// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
// Date        : Thu Nov 07 18:55:37 2019
// Host        : LAPTOP-7OA3IQ4P running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_AXISEnhanced_0_1 -prefix
//               design_1_AXISEnhanced_0_1_ design_1_AXISEnhanced_0_0_sim_netlist.v
// Design      : design_1_AXISEnhanced_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "77'b00000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "77'b00000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "77'b00000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "77'b00000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "77'b00000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "77'b00000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "77'b00000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "77'b00000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "77'b00000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "77'b00000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "77'b00000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "77'b00000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "77'b00000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "77'b00000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "77'b00000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "77'b00000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "77'b00000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "77'b00000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "77'b00000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "77'b00000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "77'b00000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "77'b00000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "77'b00000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "77'b00000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "77'b00000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "77'b00000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "77'b00000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "77'b00000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "77'b00000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "77'b00000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "77'b00000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "77'b00000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "77'b00000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "77'b00000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "77'b00000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "77'b00000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "77'b00000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "77'b00000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "77'b00000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "77'b00000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "77'b00000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "77'b00000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "77'b00000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "77'b00000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "77'b00000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "77'b00000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "77'b00000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "77'b00000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "77'b00000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "77'b00000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "77'b00000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "77'b00000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "77'b00000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "77'b00000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "77'b00000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "77'b00000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "77'b00000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "77'b00000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "77'b00000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "77'b00000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "77'b00000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "77'b00000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "77'b00000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "77'b00000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "77'b00001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "77'b00010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "77'b00100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "77'b01000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "77'b10000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state8 = "77'b00000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "77'b00000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_const_lv13_400 = "13'b0010000000000" *) 
(* ap_const_lv16_0 = "16'b0000000000000000" *) (* ap_const_lv16_3FF = "16'b0000001111111111" *) (* ap_const_lv16_FC00 = "16'b1111110000000000" *) 
(* ap_const_lv2_0 = "2'b00" *) (* ap_const_lv2_1 = "2'b01" *) (* ap_const_lv2_2 = "2'b10" *) 
(* ap_const_lv2_3 = "2'b11" *) (* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) 
(* ap_const_lv32_10 = "16" *) (* ap_const_lv32_11 = "17" *) (* ap_const_lv32_12 = "18" *) 
(* ap_const_lv32_13 = "19" *) (* ap_const_lv32_14 = "20" *) (* ap_const_lv32_15 = "21" *) 
(* ap_const_lv32_16 = "22" *) (* ap_const_lv32_17 = "23" *) (* ap_const_lv32_18 = "24" *) 
(* ap_const_lv32_19 = "25" *) (* ap_const_lv32_1A = "26" *) (* ap_const_lv32_1B = "27" *) 
(* ap_const_lv32_1C = "28" *) (* ap_const_lv32_1D = "29" *) (* ap_const_lv32_1E = "30" *) 
(* ap_const_lv32_1F = "31" *) (* ap_const_lv32_2 = "2" *) (* ap_const_lv32_20 = "32" *) 
(* ap_const_lv32_21 = "33" *) (* ap_const_lv32_22 = "34" *) (* ap_const_lv32_23 = "35" *) 
(* ap_const_lv32_24 = "36" *) (* ap_const_lv32_25 = "37" *) (* ap_const_lv32_26 = "38" *) 
(* ap_const_lv32_27 = "39" *) (* ap_const_lv32_28 = "40" *) (* ap_const_lv32_29 = "41" *) 
(* ap_const_lv32_2A = "42" *) (* ap_const_lv32_2B = "43" *) (* ap_const_lv32_2C = "44" *) 
(* ap_const_lv32_2D = "45" *) (* ap_const_lv32_2E = "46" *) (* ap_const_lv32_2F = "47" *) 
(* ap_const_lv32_3 = "3" *) (* ap_const_lv32_30 = "48" *) (* ap_const_lv32_3039 = "12345" *) 
(* ap_const_lv32_31 = "49" *) (* ap_const_lv32_32 = "50" *) (* ap_const_lv32_33 = "51" *) 
(* ap_const_lv32_34 = "52" *) (* ap_const_lv32_35 = "53" *) (* ap_const_lv32_36 = "54" *) 
(* ap_const_lv32_37 = "55" *) (* ap_const_lv32_38 = "56" *) (* ap_const_lv32_39 = "57" *) 
(* ap_const_lv32_3A = "58" *) (* ap_const_lv32_3B = "59" *) (* ap_const_lv32_3C = "60" *) 
(* ap_const_lv32_3D = "61" *) (* ap_const_lv32_3E = "62" *) (* ap_const_lv32_3F = "63" *) 
(* ap_const_lv32_4 = "4" *) (* ap_const_lv32_40 = "64" *) (* ap_const_lv32_41 = "65" *) 
(* ap_const_lv32_42 = "66" *) (* ap_const_lv32_43 = "67" *) (* ap_const_lv32_44 = "68" *) 
(* ap_const_lv32_45 = "69" *) (* ap_const_lv32_46 = "70" *) (* ap_const_lv32_47 = "71" *) 
(* ap_const_lv32_48 = "72" *) (* ap_const_lv32_49 = "73" *) (* ap_const_lv32_4A = "74" *) 
(* ap_const_lv32_4B = "75" *) (* ap_const_lv32_4C = "76" *) (* ap_const_lv32_5 = "5" *) 
(* ap_const_lv32_6 = "6" *) (* ap_const_lv32_7 = "7" *) (* ap_const_lv32_8 = "8" *) 
(* ap_const_lv32_9 = "9" *) (* ap_const_lv32_A = "10" *) (* ap_const_lv32_B = "11" *) 
(* ap_const_lv32_C = "12" *) (* ap_const_lv32_D = "13" *) (* ap_const_lv32_E = "14" *) 
(* ap_const_lv32_F = "15" *) (* ap_const_lv3_0 = "3'b000" *) (* ap_const_lv3_1 = "3'b001" *) 
(* ap_const_lv3_2 = "3'b010" *) (* ap_const_lv3_3 = "3'b011" *) (* ap_const_lv3_4 = "3'b100" *) 
(* ap_const_lv3_5 = "3'b101" *) (* ap_const_lv4_0 = "4'b0000" *) (* ap_const_lv4_1 = "4'b0001" *) 
(* ap_const_lv4_D = "4'b1101" *) (* ap_const_lv5_1 = "5'b00001" *) (* ap_const_lv5_2 = "5'b00010" *) 
(* ap_const_lv6_0 = "6'b000000" *) (* ap_const_lv6_1 = "6'b000001" *) (* ap_const_lv6_24 = "6'b100100" *) 
(* ap_const_lv7_1 = "7'b0000001" *) (* ap_const_lv7_2 = "7'b0000010" *) (* ap_const_lv7_3 = "7'b0000011" *) 
(* ap_const_lv7_4 = "7'b0000100" *) (* hls_module = "yes" *) 
module design_1_AXISEnhanced_0_1_AXISEnhanced
   (ap_clk,
    ap_rst_n,
    S_AXIS_TDATA,
    S_AXIS_TVALID,
    S_AXIS_TREADY,
    S_AXIS_TLAST,
    M_AXIS_TDATA,
    M_AXIS_TVALID,
    M_AXIS_TREADY,
    M_AXIS_TLAST);
  input ap_clk;
  input ap_rst_n;
  input [31:0]S_AXIS_TDATA;
  input S_AXIS_TVALID;
  output S_AXIS_TREADY;
  input S_AXIS_TLAST;
  output [31:0]M_AXIS_TDATA;
  output M_AXIS_TVALID;
  input M_AXIS_TREADY;
  output M_AXIS_TLAST;

  wire \<const0> ;
  wire \<const1> ;
  wire AXISEnhanced_mul_hbi_U5_n_10;
  wire AXISEnhanced_mul_hbi_U5_n_11;
  wire AXISEnhanced_mul_hbi_U5_n_12;
  wire AXISEnhanced_mul_hbi_U5_n_13;
  wire AXISEnhanced_mul_hbi_U5_n_14;
  wire AXISEnhanced_mul_hbi_U5_n_15;
  wire AXISEnhanced_mul_hbi_U5_n_16;
  wire AXISEnhanced_mul_hbi_U5_n_17;
  wire AXISEnhanced_mul_hbi_U5_n_18;
  wire AXISEnhanced_mul_hbi_U5_n_19;
  wire AXISEnhanced_mul_hbi_U5_n_20;
  wire AXISEnhanced_mul_hbi_U5_n_21;
  wire AXISEnhanced_mul_hbi_U5_n_22;
  wire AXISEnhanced_mul_hbi_U5_n_31;
  wire AXISEnhanced_mul_hbi_U5_n_32;
  wire AXISEnhanced_mul_hbi_U5_n_33;
  wire AXISEnhanced_mul_hbi_U5_n_6;
  wire AXISEnhanced_mul_hbi_U5_n_7;
  wire AXISEnhanced_mul_hbi_U5_n_8;
  wire AXISEnhanced_mul_hbi_U5_n_9;
  wire [7:0]\AXISEnhanced_sigmeOg_rom_U/q0_reg ;
  wire [13:0]\^M_AXIS_TDATA ;
  wire M_AXIS_TREADY;
  wire M_AXIS_TVALID;
  wire M_AXIS_V_data_1_ack_in63_in;
  wire M_AXIS_V_data_1_load_A;
  wire M_AXIS_V_data_1_load_B;
  wire [13:0]M_AXIS_V_data_1_payload_A;
  wire \M_AXIS_V_data_1_payload_A[13]_i_1_n_6 ;
  wire [13:0]M_AXIS_V_data_1_payload_B;
  wire \M_AXIS_V_data_1_payload_B[13]_i_1_n_6 ;
  wire M_AXIS_V_data_1_sel;
  wire M_AXIS_V_data_1_sel_rd_i_1_n_6;
  wire M_AXIS_V_data_1_sel_wr;
  wire M_AXIS_V_data_1_sel_wr064_out;
  wire M_AXIS_V_data_1_sel_wr_i_1_n_6;
  wire [1:1]M_AXIS_V_data_1_state;
  wire \M_AXIS_V_data_1_state[0]_i_1_n_6 ;
  wire \M_AXIS_V_data_1_state_reg_n_6_[0] ;
  wire [1:1]M_AXIS_V_last_1_state;
  wire \M_AXIS_V_last_1_state[0]_i_1_n_6 ;
  wire \M_AXIS_V_last_1_state_reg_n_6_[1] ;
  wire [31:0]S_AXIS_TDATA;
  wire S_AXIS_TREADY;
  wire S_AXIS_TVALID;
  wire S_AXIS_V_data_0_ack_in;
  wire S_AXIS_V_data_0_load_A;
  wire S_AXIS_V_data_0_load_B;
  wire [15:0]S_AXIS_V_data_0_payload_A;
  wire [15:0]S_AXIS_V_data_0_payload_B;
  wire S_AXIS_V_data_0_sel;
  wire S_AXIS_V_data_0_sel0;
  wire S_AXIS_V_data_0_sel_rd_i_1_n_6;
  wire S_AXIS_V_data_0_sel_wr;
  wire S_AXIS_V_data_0_sel_wr_i_1_n_6;
  wire [1:1]S_AXIS_V_data_0_state;
  wire \S_AXIS_V_data_0_state[0]_i_1_n_6 ;
  wire \S_AXIS_V_data_0_state[0]_i_2_n_6 ;
  wire \S_AXIS_V_data_0_state_reg_n_6_[0] ;
  wire [1:1]S_AXIS_V_last_0_state;
  wire \S_AXIS_V_last_0_state[0]_i_1_n_6 ;
  wire \S_AXIS_V_last_0_state_reg_n_6_[0] ;
  wire \ap_CS_fsm[10]_i_2_n_6 ;
  wire \ap_CS_fsm[15]_i_1_n_6 ;
  wire \ap_CS_fsm[23]_i_1_n_6 ;
  wire \ap_CS_fsm[39]_i_1_n_6 ;
  wire \ap_CS_fsm[47]_i_1_n_6 ;
  wire \ap_CS_fsm[4]_i_2_n_6 ;
  wire \ap_CS_fsm[55]_i_1_n_6 ;
  wire \ap_CS_fsm[76]_i_10_n_6 ;
  wire \ap_CS_fsm[76]_i_11_n_6 ;
  wire \ap_CS_fsm[76]_i_12_n_6 ;
  wire \ap_CS_fsm[76]_i_13_n_6 ;
  wire \ap_CS_fsm[76]_i_14_n_6 ;
  wire \ap_CS_fsm[76]_i_15_n_6 ;
  wire \ap_CS_fsm[76]_i_16_n_6 ;
  wire \ap_CS_fsm[76]_i_17_n_6 ;
  wire \ap_CS_fsm[76]_i_18_n_6 ;
  wire \ap_CS_fsm[76]_i_19_n_6 ;
  wire \ap_CS_fsm[76]_i_20_n_6 ;
  wire \ap_CS_fsm[76]_i_21_n_6 ;
  wire \ap_CS_fsm[76]_i_2_n_6 ;
  wire \ap_CS_fsm[76]_i_3_n_6 ;
  wire \ap_CS_fsm[76]_i_4_n_6 ;
  wire \ap_CS_fsm[76]_i_5_n_6 ;
  wire \ap_CS_fsm[76]_i_6_n_6 ;
  wire \ap_CS_fsm[76]_i_7_n_6 ;
  wire \ap_CS_fsm[76]_i_8_n_6 ;
  wire \ap_CS_fsm[76]_i_9_n_6 ;
  wire \ap_CS_fsm[8]_i_2_n_6 ;
  wire \ap_CS_fsm[8]_i_3_n_6 ;
  wire \ap_CS_fsm[9]_i_2_n_6 ;
  wire \ap_CS_fsm_reg_n_6_[12] ;
  wire \ap_CS_fsm_reg_n_6_[49] ;
  wire \ap_CS_fsm_reg_n_6_[60] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [76:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire i_1_reg_452041_out;
  wire \i_1_reg_452[0]_i_1_n_6 ;
  wire \i_1_reg_452[1]_i_1_n_6 ;
  wire \i_1_reg_452[2]_i_1_n_6 ;
  wire \i_1_reg_452_reg_n_6_[2] ;
  wire [3:0]i_2_cast_reg_1918_reg__0;
  wire i_2_reg_485;
  wire \i_2_reg_485_reg_n_6_[0] ;
  wire \i_2_reg_485_reg_n_6_[1] ;
  wire \i_2_reg_485_reg_n_6_[2] ;
  wire \i_2_reg_485_reg_n_6_[3] ;
  wire [3:0]i_3_fu_746_p2;
  wire [3:0]i_3_reg_1866;
  wire [2:0]i_4_fu_807_p2;
  wire [2:0]i_4_reg_1892;
  wire i_4_reg_18920;
  wire [3:0]i_5_fu_866_p2;
  wire [3:0]i_5_reg_1926;
  wire i_reg_430;
  wire i_reg_4300;
  wire icmp1_fu_1051_p2;
  wire icmp1_reg_1994;
  wire \icmp1_reg_1994[0]_i_1_n_6 ;
  wire \icmp1_reg_1994[0]_i_4_n_6 ;
  wire \icmp1_reg_1994[0]_i_5_n_6 ;
  wire \icmp1_reg_1994[0]_i_6_n_6 ;
  wire \icmp1_reg_1994[0]_i_7_n_6 ;
  wire \icmp1_reg_1994[0]_i_8_n_6 ;
  wire \icmp1_reg_1994_reg[0]_i_3_n_9 ;
  wire icmp2_fu_1165_p2;
  wire icmp2_reg_2035;
  wire \icmp2_reg_2035[0]_i_1_n_6 ;
  wire \icmp2_reg_2035[0]_i_4_n_6 ;
  wire \icmp2_reg_2035[0]_i_5_n_6 ;
  wire \icmp2_reg_2035[0]_i_6_n_6 ;
  wire \icmp2_reg_2035[0]_i_7_n_6 ;
  wire \icmp2_reg_2035[0]_i_8_n_6 ;
  wire \icmp2_reg_2035_reg[0]_i_3_n_9 ;
  wire icmp3_fu_1279_p2;
  wire icmp3_reg_2076;
  wire \icmp3_reg_2076[0]_i_1_n_6 ;
  wire \icmp3_reg_2076[0]_i_4_n_6 ;
  wire \icmp3_reg_2076[0]_i_5_n_6 ;
  wire \icmp3_reg_2076[0]_i_6_n_6 ;
  wire \icmp3_reg_2076[0]_i_7_n_6 ;
  wire \icmp3_reg_2076[0]_i_8_n_6 ;
  wire \icmp3_reg_2076_reg[0]_i_3_n_9 ;
  wire icmp4_reg_2117;
  wire \icmp4_reg_2117[0]_i_1_n_6 ;
  wire \icmp4_reg_2117[0]_i_2_n_6 ;
  wire \icmp4_reg_2117[0]_i_4_n_6 ;
  wire \icmp4_reg_2117[0]_i_5_n_6 ;
  wire \icmp4_reg_2117[0]_i_6_n_6 ;
  wire \icmp4_reg_2117[0]_i_7_n_6 ;
  wire \icmp4_reg_2117[0]_i_8_n_6 ;
  wire \icmp4_reg_2117_reg[0]_i_3_n_9 ;
  wire icmp5_fu_1497_p2;
  wire icmp5_reg_2158;
  wire \icmp5_reg_2158[0]_i_1_n_6 ;
  wire \icmp5_reg_2158[0]_i_4_n_6 ;
  wire \icmp5_reg_2158[0]_i_5_n_6 ;
  wire \icmp5_reg_2158[0]_i_6_n_6 ;
  wire \icmp5_reg_2158[0]_i_7_n_6 ;
  wire \icmp5_reg_2158[0]_i_8_n_6 ;
  wire \icmp5_reg_2158_reg[0]_i_3_n_9 ;
  wire icmp6_fu_1607_p2;
  wire icmp6_reg_2204;
  wire \icmp6_reg_2204[0]_i_1_n_6 ;
  wire \icmp6_reg_2204[0]_i_4_n_6 ;
  wire \icmp6_reg_2204[0]_i_5_n_6 ;
  wire \icmp6_reg_2204[0]_i_6_n_6 ;
  wire \icmp6_reg_2204[0]_i_7_n_6 ;
  wire \icmp6_reg_2204[0]_i_8_n_6 ;
  wire \icmp6_reg_2204_reg[0]_i_3_n_9 ;
  wire icmp7_fu_1728_p2;
  wire icmp7_reg_2260;
  wire \icmp7_reg_2260[0]_i_1_n_6 ;
  wire \icmp7_reg_2260[0]_i_4_n_6 ;
  wire \icmp7_reg_2260[0]_i_5_n_6 ;
  wire \icmp7_reg_2260[0]_i_6_n_6 ;
  wire \icmp7_reg_2260[0]_i_7_n_6 ;
  wire \icmp7_reg_2260[0]_i_8_n_6 ;
  wire \icmp7_reg_2260_reg[0]_i_3_n_9 ;
  wire icmp_reg_1953;
  wire \icmp_reg_1953[0]_i_1_n_6 ;
  wire \icmp_reg_1953[0]_i_2_n_6 ;
  wire \j_1_reg_463[0]_i_1_n_6 ;
  wire \j_1_reg_463[1]_i_1_n_6 ;
  wire \j_1_reg_463[1]_i_2_n_6 ;
  wire \j_1_reg_463_reg_n_6_[0] ;
  wire \j_1_reg_463_reg_n_6_[1] ;
  wire j_2_1_reg_533;
  wire j_2_2_reg_557;
  wire j_2_3_reg_581;
  wire j_2_4_reg_605;
  wire [2:0]j_2_fu_772_p2;
  wire [2:0]j_2_reg_1879;
  wire j_3_1_reg_653;
  wire \j_3_1_reg_653_reg_n_6_[2] ;
  wire j_3_2_reg_677;
  wire \j_3_2_reg_677_reg_n_6_[2] ;
  wire [1:0]j_3_fu_833_p2;
  wire [1:0]j_3_reg_1905;
  wire j_4_reg_629;
  wire \j_4_reg_629_reg_n_6_[2] ;
  wire [3:0]j_6_1_fu_1029_p2;
  wire [3:0]j_6_1_reg_1980;
  wire [3:0]j_6_2_fu_1143_p2;
  wire [3:0]j_6_2_reg_2021;
  wire [3:0]j_6_3_fu_1257_p2;
  wire [3:0]j_6_3_reg_2062;
  wire [3:0]j_6_4_fu_1371_p2;
  wire [3:0]j_6_4_reg_2103;
  wire [3:0]j_6_fu_915_p2;
  wire [3:0]j_6_reg_1939;
  wire [2:0]j_7_1_reg_2190;
  wire \j_7_1_reg_2190[0]_i_1_n_6 ;
  wire \j_7_1_reg_2190[1]_i_1_n_6 ;
  wire \j_7_1_reg_2190[2]_i_1_n_6 ;
  wire [2:0]j_7_2_reg_2246;
  wire \j_7_2_reg_2246[0]_i_1_n_6 ;
  wire \j_7_2_reg_2246[1]_i_1_n_6 ;
  wire \j_7_2_reg_2246[2]_i_1_n_6 ;
  wire [2:0]j_7_reg_2144;
  wire \j_7_reg_2144[0]_i_1_n_6 ;
  wire \j_7_reg_2144[1]_i_1_n_6 ;
  wire \j_7_reg_2144[2]_i_1_n_6 ;
  wire j_reg_441;
  wire \j_reg_441[0]_i_1_n_6 ;
  wire \j_reg_441[1]_i_1_n_6 ;
  wire \j_reg_441[2]_i_1_n_6 ;
  wire \j_reg_441_reg_n_6_[0] ;
  wire \j_reg_441_reg_n_6_[1] ;
  wire \j_reg_441_reg_n_6_[2] ;
  wire j_s_reg_509;
  wire [5:0]k_1_fu_850_p2;
  wire [5:0]k_1_reg_1913;
  wire k_1_reg_19130;
  wire k_reg_474;
  wire \k_reg_474[5]_i_1_n_6 ;
  wire \k_reg_474_reg_n_6_[0] ;
  wire \k_reg_474_reg_n_6_[1] ;
  wire \k_reg_474_reg_n_6_[2] ;
  wire \k_reg_474_reg_n_6_[3] ;
  wire \k_reg_474_reg_n_6_[4] ;
  wire \k_reg_474_reg_n_6_[5] ;
  wire [15:0]p_0_in;
  wire [5:2]p_shl2_cast_fu_894_p1;
  wire [5:2]p_shl3_cast_fu_1002_p1;
  wire [5:2]p_shl4_cast_fu_1116_p1;
  wire [5:2]p_shl5_cast_fu_1230_p1;
  wire [5:2]p_shl6_cast_fu_1344_p1;
  wire [5:2]p_shl_cast_fu_730_p1;
  wire [7:0]reg_708;
  wire reg_7080;
  wire sigmoid_arr_U_n_14;
  wire sigmoid_arr_U_n_15;
  wire sigmoid_arr_U_n_16;
  wire sigmoid_arr_U_n_17;
  wire sigmoid_arr_U_n_26;
  wire sigmoid_arr_U_n_27;
  wire sigmoid_arr_U_n_28;
  wire sigmoid_arr_U_n_29;
  wire sigmoid_arr_U_n_30;
  wire sigmoid_arr_U_n_31;
  wire sigmoid_arr_U_n_32;
  wire sigmoid_arr_U_n_33;
  wire sigmoid_arr_U_n_34;
  wire sigmoid_arr_U_n_35;
  wire sigmoid_arr_U_n_36;
  wire sigmoid_arr_U_n_37;
  wire sigmoid_arr_U_n_38;
  wire sigmoid_arr_U_n_39;
  wire sigmoid_arr_U_n_40;
  wire sigmoid_arr_U_n_41;
  wire sigmoid_arr_U_n_42;
  wire sigmoid_arr_U_n_43;
  wire sigmoid_arr_U_n_44;
  wire sigmoid_arr_U_n_45;
  wire test_data_U_n_10;
  wire test_data_U_n_11;
  wire test_data_U_n_12;
  wire test_data_U_n_13;
  wire test_data_U_n_14;
  wire test_data_U_n_15;
  wire test_data_U_n_16;
  wire test_data_U_n_17;
  wire test_data_U_n_18;
  wire test_data_U_n_19;
  wire test_data_U_n_20;
  wire test_data_U_n_21;
  wire test_data_U_n_6;
  wire test_data_U_n_7;
  wire test_data_U_n_8;
  wire test_data_U_n_9;
  wire [15:0]test_data_d0;
  wire test_data_we0;
  wire [15:0]tmp_10_1_reg_2208;
  wire [15:0]tmp_10_2_reg_2264;
  wire [10:0]tmp_17_1_reg_2218;
  wire [10:10]tmp_17_2_cast_fu_1766_p1;
  wire tmp_17_fu_1481_p2;
  wire \tmp_17_reg_2154[0]_i_1_n_6 ;
  wire \tmp_17_reg_2154_reg_n_6_[0] ;
  wire tmp_18_1_reg_2228;
  wire [6:2]tmp_1_fu_734_p2;
  wire [6:0]tmp_1_reg_1858;
  wire [15:0]tmp_21_reg_2162;
  wire [6:0]tmp_23_fu_756_p2;
  wire [10:0]tmp_24_reg_2172;
  wire tmp_2_1_fu_1035_p2;
  wire \tmp_2_1_reg_1990[0]_i_1_n_6 ;
  wire \tmp_2_1_reg_1990[0]_i_2_n_6 ;
  wire \tmp_2_1_reg_1990_reg_n_6_[0] ;
  wire tmp_2_2_fu_1149_p2;
  wire \tmp_2_2_reg_2031[0]_i_1_n_6 ;
  wire \tmp_2_2_reg_2031_reg_n_6_[0] ;
  wire tmp_2_3_fu_1263_p2;
  wire \tmp_2_3_reg_2072[0]_i_1_n_6 ;
  wire \tmp_2_3_reg_2072_reg_n_6_[0] ;
  wire tmp_2_4_fu_1377_p2;
  wire \tmp_2_4_reg_2113[0]_i_1_n_6 ;
  wire \tmp_2_4_reg_2113_reg_n_6_[0] ;
  wire tmp_2_fu_921_p2;
  wire \tmp_2_reg_1949[0]_i_1_n_6 ;
  wire \tmp_2_reg_1949[0]_i_3_n_6 ;
  wire \tmp_2_reg_1949[0]_i_4_n_6 ;
  wire \tmp_2_reg_1949[0]_i_5_n_6 ;
  wire \tmp_2_reg_1949[0]_i_6_n_6 ;
  wire \tmp_2_reg_1949[0]_i_7_n_6 ;
  wire \tmp_2_reg_1949_reg[0]_i_2_n_9 ;
  wire \tmp_2_reg_1949_reg_n_6_[0] ;
  wire [3:0]tmp_30_cast_fu_822_p1;
  wire [5:0]tmp_31_fu_927_p4;
  wire [3:2]tmp_3_fu_787_p3;
  wire [3:2]tmp_45_fu_1450_p3;
  wire [3:2]tmp_47_fu_1554_p3;
  wire [15:0]tmp_4_1_reg_1998;
  wire [15:0]tmp_4_2_reg_2039;
  wire [15:0]tmp_4_3_reg_2080;
  wire [15:0]tmp_4_4_reg_2121;
  wire [15:0]tmp_4_reg_1957;
  wire [3:2]tmp_50_fu_1675_p3;
  wire [5:0]tmp_53_fu_1041_p4;
  wire [5:0]tmp_55_fu_1155_p4;
  wire [5:0]tmp_57_fu_1269_p4;
  wire [5:0]tmp_59_fu_1383_p4;
  wire [5:0]tmp_61_fu_1487_p4;
  wire [5:0]tmp_63_fu_1597_p4;
  wire [5:0]tmp_65_fu_1718_p4;
  wire [3:2]tmp_6_fu_795_p2;
  wire [3:0]tmp_6_reg_1884;
  wire tmp_8_1_fu_1591_p2;
  wire \tmp_8_1_reg_2200[0]_i_1_n_6 ;
  wire \tmp_8_1_reg_2200_reg_n_6_[0] ;
  wire tmp_8_2_fu_1712_p2;
  wire \tmp_8_2_reg_2256[0]_i_1_n_6 ;
  wire \tmp_8_2_reg_2256_reg_n_6_[0] ;
  wire \values_hidden_layer_1_reg_592[0]_i_2_n_6 ;
  wire \values_hidden_layer_1_reg_592[0]_i_3_n_6 ;
  wire \values_hidden_layer_1_reg_592[0]_i_4_n_6 ;
  wire \values_hidden_layer_1_reg_592[0]_i_5_n_6 ;
  wire \values_hidden_layer_1_reg_592[12]_i_2_n_6 ;
  wire \values_hidden_layer_1_reg_592[12]_i_3_n_6 ;
  wire \values_hidden_layer_1_reg_592[12]_i_4_n_6 ;
  wire \values_hidden_layer_1_reg_592[12]_i_5_n_6 ;
  wire \values_hidden_layer_1_reg_592[4]_i_2_n_6 ;
  wire \values_hidden_layer_1_reg_592[4]_i_3_n_6 ;
  wire \values_hidden_layer_1_reg_592[4]_i_4_n_6 ;
  wire \values_hidden_layer_1_reg_592[4]_i_5_n_6 ;
  wire \values_hidden_layer_1_reg_592[8]_i_2_n_6 ;
  wire \values_hidden_layer_1_reg_592[8]_i_3_n_6 ;
  wire \values_hidden_layer_1_reg_592[8]_i_4_n_6 ;
  wire \values_hidden_layer_1_reg_592[8]_i_5_n_6 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_10 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_11 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_12 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_13 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_6 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_7 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_8 ;
  wire \values_hidden_layer_1_reg_592_reg[0]_i_1_n_9 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_10 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_11 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_12 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_13 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_7 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_8 ;
  wire \values_hidden_layer_1_reg_592_reg[12]_i_1_n_9 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_10 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_11 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_12 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_13 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_6 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_7 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_8 ;
  wire \values_hidden_layer_1_reg_592_reg[4]_i_1_n_9 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_10 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_11 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_12 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_13 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_6 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_7 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_8 ;
  wire \values_hidden_layer_1_reg_592_reg[8]_i_1_n_9 ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[0] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[1] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[2] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[3] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[4] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[5] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[6] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[7] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[8] ;
  wire \values_hidden_layer_1_reg_592_reg_n_6_[9] ;
  wire \values_hidden_layer_2_reg_496[0]_i_2_n_6 ;
  wire \values_hidden_layer_2_reg_496[0]_i_3_n_6 ;
  wire \values_hidden_layer_2_reg_496[0]_i_4_n_6 ;
  wire \values_hidden_layer_2_reg_496[0]_i_5_n_6 ;
  wire \values_hidden_layer_2_reg_496[12]_i_2_n_6 ;
  wire \values_hidden_layer_2_reg_496[12]_i_3_n_6 ;
  wire \values_hidden_layer_2_reg_496[12]_i_4_n_6 ;
  wire \values_hidden_layer_2_reg_496[12]_i_5_n_6 ;
  wire \values_hidden_layer_2_reg_496[4]_i_2_n_6 ;
  wire \values_hidden_layer_2_reg_496[4]_i_3_n_6 ;
  wire \values_hidden_layer_2_reg_496[4]_i_4_n_6 ;
  wire \values_hidden_layer_2_reg_496[4]_i_5_n_6 ;
  wire \values_hidden_layer_2_reg_496[8]_i_2_n_6 ;
  wire \values_hidden_layer_2_reg_496[8]_i_3_n_6 ;
  wire \values_hidden_layer_2_reg_496[8]_i_4_n_6 ;
  wire \values_hidden_layer_2_reg_496[8]_i_5_n_6 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_10 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_11 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_12 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_13 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_6 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_7 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_8 ;
  wire \values_hidden_layer_2_reg_496_reg[0]_i_1_n_9 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_10 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_11 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_12 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_13 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_7 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_8 ;
  wire \values_hidden_layer_2_reg_496_reg[12]_i_1_n_9 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_10 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_11 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_12 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_13 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_6 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_7 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_8 ;
  wire \values_hidden_layer_2_reg_496_reg[4]_i_1_n_9 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_10 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_11 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_12 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_13 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_6 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_7 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_8 ;
  wire \values_hidden_layer_2_reg_496_reg[8]_i_1_n_9 ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[0] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[1] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[2] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[3] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[4] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[5] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[6] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[7] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[8] ;
  wire \values_hidden_layer_2_reg_496_reg_n_6_[9] ;
  wire \values_hidden_layer_5_reg_520[0]_i_2_n_6 ;
  wire \values_hidden_layer_5_reg_520[0]_i_3_n_6 ;
  wire \values_hidden_layer_5_reg_520[0]_i_4_n_6 ;
  wire \values_hidden_layer_5_reg_520[0]_i_5_n_6 ;
  wire \values_hidden_layer_5_reg_520[12]_i_2_n_6 ;
  wire \values_hidden_layer_5_reg_520[12]_i_3_n_6 ;
  wire \values_hidden_layer_5_reg_520[12]_i_4_n_6 ;
  wire \values_hidden_layer_5_reg_520[12]_i_5_n_6 ;
  wire \values_hidden_layer_5_reg_520[4]_i_2_n_6 ;
  wire \values_hidden_layer_5_reg_520[4]_i_3_n_6 ;
  wire \values_hidden_layer_5_reg_520[4]_i_4_n_6 ;
  wire \values_hidden_layer_5_reg_520[4]_i_5_n_6 ;
  wire \values_hidden_layer_5_reg_520[8]_i_2_n_6 ;
  wire \values_hidden_layer_5_reg_520[8]_i_3_n_6 ;
  wire \values_hidden_layer_5_reg_520[8]_i_4_n_6 ;
  wire \values_hidden_layer_5_reg_520[8]_i_5_n_6 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_10 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_11 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_12 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_13 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_6 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_7 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_8 ;
  wire \values_hidden_layer_5_reg_520_reg[0]_i_1_n_9 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_10 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_11 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_12 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_13 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_7 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_8 ;
  wire \values_hidden_layer_5_reg_520_reg[12]_i_1_n_9 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_10 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_11 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_12 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_13 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_6 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_7 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_8 ;
  wire \values_hidden_layer_5_reg_520_reg[4]_i_1_n_9 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_10 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_11 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_12 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_13 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_6 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_7 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_8 ;
  wire \values_hidden_layer_5_reg_520_reg[8]_i_1_n_9 ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[0] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[1] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[2] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[3] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[4] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[5] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[6] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[7] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[8] ;
  wire \values_hidden_layer_5_reg_520_reg_n_6_[9] ;
  wire \values_hidden_layer_7_reg_568[0]_i_2_n_6 ;
  wire \values_hidden_layer_7_reg_568[0]_i_3_n_6 ;
  wire \values_hidden_layer_7_reg_568[0]_i_4_n_6 ;
  wire \values_hidden_layer_7_reg_568[0]_i_5_n_6 ;
  wire \values_hidden_layer_7_reg_568[12]_i_2_n_6 ;
  wire \values_hidden_layer_7_reg_568[12]_i_3_n_6 ;
  wire \values_hidden_layer_7_reg_568[12]_i_4_n_6 ;
  wire \values_hidden_layer_7_reg_568[12]_i_5_n_6 ;
  wire \values_hidden_layer_7_reg_568[4]_i_2_n_6 ;
  wire \values_hidden_layer_7_reg_568[4]_i_3_n_6 ;
  wire \values_hidden_layer_7_reg_568[4]_i_4_n_6 ;
  wire \values_hidden_layer_7_reg_568[4]_i_5_n_6 ;
  wire \values_hidden_layer_7_reg_568[8]_i_2_n_6 ;
  wire \values_hidden_layer_7_reg_568[8]_i_3_n_6 ;
  wire \values_hidden_layer_7_reg_568[8]_i_4_n_6 ;
  wire \values_hidden_layer_7_reg_568[8]_i_5_n_6 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_10 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_11 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_12 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_13 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_6 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_7 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_8 ;
  wire \values_hidden_layer_7_reg_568_reg[0]_i_1_n_9 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_10 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_11 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_12 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_13 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_7 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_8 ;
  wire \values_hidden_layer_7_reg_568_reg[12]_i_1_n_9 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_10 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_11 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_12 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_13 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_6 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_7 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_8 ;
  wire \values_hidden_layer_7_reg_568_reg[4]_i_1_n_9 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_10 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_11 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_12 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_13 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_6 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_7 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_8 ;
  wire \values_hidden_layer_7_reg_568_reg[8]_i_1_n_9 ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[0] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[1] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[2] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[3] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[4] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[5] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[6] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[7] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[8] ;
  wire \values_hidden_layer_7_reg_568_reg_n_6_[9] ;
  wire \values_hidden_layer_8_reg_544[0]_i_2_n_6 ;
  wire \values_hidden_layer_8_reg_544[0]_i_3_n_6 ;
  wire \values_hidden_layer_8_reg_544[0]_i_4_n_6 ;
  wire \values_hidden_layer_8_reg_544[0]_i_5_n_6 ;
  wire \values_hidden_layer_8_reg_544[12]_i_2_n_6 ;
  wire \values_hidden_layer_8_reg_544[12]_i_3_n_6 ;
  wire \values_hidden_layer_8_reg_544[12]_i_4_n_6 ;
  wire \values_hidden_layer_8_reg_544[12]_i_5_n_6 ;
  wire \values_hidden_layer_8_reg_544[4]_i_2_n_6 ;
  wire \values_hidden_layer_8_reg_544[4]_i_3_n_6 ;
  wire \values_hidden_layer_8_reg_544[4]_i_4_n_6 ;
  wire \values_hidden_layer_8_reg_544[4]_i_5_n_6 ;
  wire \values_hidden_layer_8_reg_544[8]_i_2_n_6 ;
  wire \values_hidden_layer_8_reg_544[8]_i_3_n_6 ;
  wire \values_hidden_layer_8_reg_544[8]_i_4_n_6 ;
  wire \values_hidden_layer_8_reg_544[8]_i_5_n_6 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_10 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_11 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_12 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_13 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_6 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_7 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_8 ;
  wire \values_hidden_layer_8_reg_544_reg[0]_i_1_n_9 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_10 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_11 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_12 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_13 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_7 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_8 ;
  wire \values_hidden_layer_8_reg_544_reg[12]_i_1_n_9 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_10 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_11 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_12 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_13 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_6 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_7 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_8 ;
  wire \values_hidden_layer_8_reg_544_reg[4]_i_1_n_9 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_10 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_11 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_12 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_13 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_6 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_7 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_8 ;
  wire \values_hidden_layer_8_reg_544_reg[8]_i_1_n_9 ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[0] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[1] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[2] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[3] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[4] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[5] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[6] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[7] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[8] ;
  wire \values_hidden_layer_8_reg_544_reg_n_6_[9] ;
  wire values_hidden_layer_U_n_10;
  wire values_hidden_layer_U_n_11;
  wire values_hidden_layer_U_n_12;
  wire values_hidden_layer_U_n_13;
  wire values_hidden_layer_U_n_14;
  wire values_hidden_layer_U_n_15;
  wire values_hidden_layer_U_n_16;
  wire values_hidden_layer_U_n_17;
  wire values_hidden_layer_U_n_18;
  wire values_hidden_layer_U_n_19;
  wire values_hidden_layer_U_n_20;
  wire values_hidden_layer_U_n_21;
  wire values_hidden_layer_U_n_22;
  wire values_hidden_layer_U_n_23;
  wire values_hidden_layer_U_n_24;
  wire values_hidden_layer_U_n_25;
  wire values_hidden_layer_U_n_26;
  wire values_hidden_layer_U_n_27;
  wire values_hidden_layer_U_n_28;
  wire values_hidden_layer_U_n_29;
  wire values_hidden_layer_U_n_30;
  wire values_hidden_layer_U_n_31;
  wire values_hidden_layer_U_n_32;
  wire values_hidden_layer_U_n_33;
  wire values_hidden_layer_U_n_7;
  wire values_hidden_layer_U_n_8;
  wire values_hidden_layer_U_n_9;
  wire values_hidden_layer_ce0;
  wire \values_output_layer_2_reg_616[0]_i_2_n_6 ;
  wire \values_output_layer_2_reg_616[0]_i_3_n_6 ;
  wire \values_output_layer_2_reg_616[0]_i_4_n_6 ;
  wire \values_output_layer_2_reg_616[0]_i_5_n_6 ;
  wire \values_output_layer_2_reg_616[12]_i_2_n_6 ;
  wire \values_output_layer_2_reg_616[12]_i_3_n_6 ;
  wire \values_output_layer_2_reg_616[12]_i_4_n_6 ;
  wire \values_output_layer_2_reg_616[12]_i_5_n_6 ;
  wire \values_output_layer_2_reg_616[4]_i_2_n_6 ;
  wire \values_output_layer_2_reg_616[4]_i_3_n_6 ;
  wire \values_output_layer_2_reg_616[4]_i_4_n_6 ;
  wire \values_output_layer_2_reg_616[4]_i_5_n_6 ;
  wire \values_output_layer_2_reg_616[8]_i_2_n_6 ;
  wire \values_output_layer_2_reg_616[8]_i_3_n_6 ;
  wire \values_output_layer_2_reg_616[8]_i_4_n_6 ;
  wire \values_output_layer_2_reg_616[8]_i_5_n_6 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_10 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_11 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_12 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_13 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_6 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_7 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_8 ;
  wire \values_output_layer_2_reg_616_reg[0]_i_1_n_9 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_10 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_11 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_12 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_13 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_7 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_8 ;
  wire \values_output_layer_2_reg_616_reg[12]_i_1_n_9 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_10 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_11 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_12 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_13 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_6 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_7 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_8 ;
  wire \values_output_layer_2_reg_616_reg[4]_i_1_n_9 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_10 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_11 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_12 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_13 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_6 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_7 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_8 ;
  wire \values_output_layer_2_reg_616_reg[8]_i_1_n_9 ;
  wire \values_output_layer_2_reg_616_reg_n_6_[0] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[1] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[2] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[3] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[4] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[5] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[6] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[7] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[8] ;
  wire \values_output_layer_2_reg_616_reg_n_6_[9] ;
  wire \values_output_layer_5_reg_640[0]_i_2_n_6 ;
  wire \values_output_layer_5_reg_640[0]_i_3_n_6 ;
  wire \values_output_layer_5_reg_640[0]_i_4_n_6 ;
  wire \values_output_layer_5_reg_640[0]_i_5_n_6 ;
  wire \values_output_layer_5_reg_640[12]_i_2_n_6 ;
  wire \values_output_layer_5_reg_640[12]_i_3_n_6 ;
  wire \values_output_layer_5_reg_640[12]_i_4_n_6 ;
  wire \values_output_layer_5_reg_640[12]_i_5_n_6 ;
  wire \values_output_layer_5_reg_640[4]_i_2_n_6 ;
  wire \values_output_layer_5_reg_640[4]_i_3_n_6 ;
  wire \values_output_layer_5_reg_640[4]_i_4_n_6 ;
  wire \values_output_layer_5_reg_640[4]_i_5_n_6 ;
  wire \values_output_layer_5_reg_640[8]_i_2_n_6 ;
  wire \values_output_layer_5_reg_640[8]_i_3_n_6 ;
  wire \values_output_layer_5_reg_640[8]_i_4_n_6 ;
  wire \values_output_layer_5_reg_640[8]_i_5_n_6 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_10 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_11 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_12 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_13 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_6 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_7 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_8 ;
  wire \values_output_layer_5_reg_640_reg[0]_i_1_n_9 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_10 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_11 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_12 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_13 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_7 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_8 ;
  wire \values_output_layer_5_reg_640_reg[12]_i_1_n_9 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_10 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_11 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_12 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_13 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_6 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_7 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_8 ;
  wire \values_output_layer_5_reg_640_reg[4]_i_1_n_9 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_10 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_11 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_12 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_13 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_6 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_7 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_8 ;
  wire \values_output_layer_5_reg_640_reg[8]_i_1_n_9 ;
  wire \values_output_layer_5_reg_640_reg_n_6_[0] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[1] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[2] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[3] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[4] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[5] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[6] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[7] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[8] ;
  wire \values_output_layer_5_reg_640_reg_n_6_[9] ;
  wire \values_output_layer_8_reg_664[0]_i_2_n_6 ;
  wire \values_output_layer_8_reg_664[0]_i_3_n_6 ;
  wire \values_output_layer_8_reg_664[0]_i_4_n_6 ;
  wire \values_output_layer_8_reg_664[0]_i_5_n_6 ;
  wire \values_output_layer_8_reg_664[12]_i_2_n_6 ;
  wire \values_output_layer_8_reg_664[12]_i_3_n_6 ;
  wire \values_output_layer_8_reg_664[12]_i_4_n_6 ;
  wire \values_output_layer_8_reg_664[12]_i_5_n_6 ;
  wire \values_output_layer_8_reg_664[4]_i_2_n_6 ;
  wire \values_output_layer_8_reg_664[4]_i_3_n_6 ;
  wire \values_output_layer_8_reg_664[4]_i_4_n_6 ;
  wire \values_output_layer_8_reg_664[4]_i_5_n_6 ;
  wire \values_output_layer_8_reg_664[8]_i_2_n_6 ;
  wire \values_output_layer_8_reg_664[8]_i_3_n_6 ;
  wire \values_output_layer_8_reg_664[8]_i_4_n_6 ;
  wire \values_output_layer_8_reg_664[8]_i_5_n_6 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_10 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_11 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_12 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_13 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_6 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_7 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_8 ;
  wire \values_output_layer_8_reg_664_reg[0]_i_1_n_9 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_10 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_11 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_12 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_13 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_7 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_8 ;
  wire \values_output_layer_8_reg_664_reg[12]_i_1_n_9 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_10 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_11 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_12 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_13 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_6 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_7 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_8 ;
  wire \values_output_layer_8_reg_664_reg[4]_i_1_n_9 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_10 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_11 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_12 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_13 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_6 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_7 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_8 ;
  wire \values_output_layer_8_reg_664_reg[8]_i_1_n_9 ;
  wire \values_output_layer_8_reg_664_reg_n_6_[0] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[1] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[2] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[3] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[4] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[5] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[6] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[7] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[8] ;
  wire \values_output_layer_8_reg_664_reg_n_6_[9] ;
  wire values_output_layer_U_n_10;
  wire values_output_layer_U_n_11;
  wire values_output_layer_U_n_12;
  wire values_output_layer_U_n_13;
  wire values_output_layer_U_n_14;
  wire values_output_layer_U_n_15;
  wire values_output_layer_U_n_16;
  wire values_output_layer_U_n_17;
  wire values_output_layer_U_n_18;
  wire values_output_layer_U_n_19;
  wire values_output_layer_U_n_20;
  wire values_output_layer_U_n_21;
  wire values_output_layer_U_n_22;
  wire values_output_layer_U_n_24;
  wire values_output_layer_U_n_25;
  wire values_output_layer_U_n_26;
  wire values_output_layer_U_n_27;
  wire values_output_layer_U_n_28;
  wire values_output_layer_U_n_29;
  wire values_output_layer_U_n_30;
  wire values_output_layer_U_n_31;
  wire values_output_layer_U_n_32;
  wire values_output_layer_U_n_33;
  wire values_output_layer_U_n_6;
  wire values_output_layer_U_n_7;
  wire values_output_layer_U_n_8;
  wire values_output_layer_U_n_9;
  wire weights_HO_U_n_10;
  wire weights_HO_U_n_11;
  wire weights_HO_U_n_12;
  wire weights_HO_U_n_13;
  wire weights_HO_U_n_14;
  wire weights_HO_U_n_15;
  wire weights_HO_U_n_16;
  wire weights_HO_U_n_17;
  wire weights_HO_U_n_18;
  wire weights_HO_U_n_19;
  wire weights_HO_U_n_20;
  wire weights_HO_U_n_21;
  wire weights_HO_U_n_6;
  wire weights_HO_U_n_7;
  wire weights_HO_U_n_8;
  wire weights_HO_U_n_9;
  wire [3:0]weights_HO_addr_reg_1897;
  wire weights_HO_we0;
  wire weights_IH_U_n_23;
  wire weights_IH_U_n_24;
  wire [6:0]weights_IH_addr_reg_1871;
  wire \weights_IH_addr_reg_1871[6]_i_2_n_6 ;
  wire [15:0]weights_IH_q0;
  wire weights_IH_we0;
  wire [3:2]\NLW_icmp1_reg_1994_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp1_reg_1994_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp2_reg_2035_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp2_reg_2035_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp3_reg_2076_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp3_reg_2076_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp4_reg_2117_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp4_reg_2117_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp5_reg_2158_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp5_reg_2158_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp6_reg_2204_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp6_reg_2204_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp7_reg_2260_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp7_reg_2260_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_reg_1949_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1949_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_values_hidden_layer_1_reg_592_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_hidden_layer_2_reg_496_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_hidden_layer_5_reg_520_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_hidden_layer_7_reg_568_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_hidden_layer_8_reg_544_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_output_layer_2_reg_616_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_output_layer_5_reg_640_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_values_output_layer_8_reg_664_reg[12]_i_1_CO_UNCONNECTED ;

  assign M_AXIS_TDATA[31] = \<const0> ;
  assign M_AXIS_TDATA[30] = \<const0> ;
  assign M_AXIS_TDATA[29] = \<const0> ;
  assign M_AXIS_TDATA[28] = \<const0> ;
  assign M_AXIS_TDATA[27] = \<const0> ;
  assign M_AXIS_TDATA[26] = \<const0> ;
  assign M_AXIS_TDATA[25] = \<const0> ;
  assign M_AXIS_TDATA[24] = \<const0> ;
  assign M_AXIS_TDATA[23] = \<const0> ;
  assign M_AXIS_TDATA[22] = \<const0> ;
  assign M_AXIS_TDATA[21] = \<const0> ;
  assign M_AXIS_TDATA[20] = \<const0> ;
  assign M_AXIS_TDATA[19] = \<const0> ;
  assign M_AXIS_TDATA[18] = \<const0> ;
  assign M_AXIS_TDATA[17] = \<const0> ;
  assign M_AXIS_TDATA[16] = \<const0> ;
  assign M_AXIS_TDATA[15] = \<const0> ;
  assign M_AXIS_TDATA[14] = \<const0> ;
  assign M_AXIS_TDATA[13] = \^M_AXIS_TDATA [13];
  assign M_AXIS_TDATA[12] = \^M_AXIS_TDATA [13];
  assign M_AXIS_TDATA[11] = \<const0> ;
  assign M_AXIS_TDATA[10] = \<const0> ;
  assign M_AXIS_TDATA[9] = \<const0> ;
  assign M_AXIS_TDATA[8] = \<const0> ;
  assign M_AXIS_TDATA[7] = \<const0> ;
  assign M_AXIS_TDATA[6] = \<const0> ;
  assign M_AXIS_TDATA[5] = \^M_AXIS_TDATA [13];
  assign M_AXIS_TDATA[4] = \^M_AXIS_TDATA [13];
  assign M_AXIS_TDATA[3] = \^M_AXIS_TDATA [13];
  assign M_AXIS_TDATA[2] = \<const0> ;
  assign M_AXIS_TDATA[1:0] = \^M_AXIS_TDATA [1:0];
  assign M_AXIS_TLAST = \<const1> ;
  design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi AXISEnhanced_mul_hbi_U0
       (.A({test_data_U_n_6,test_data_U_n_7,test_data_U_n_8,test_data_U_n_9,test_data_U_n_10,test_data_U_n_11,test_data_U_n_12,test_data_U_n_13,test_data_U_n_14,test_data_U_n_15,test_data_U_n_16,test_data_U_n_17,test_data_U_n_18,test_data_U_n_19,test_data_U_n_20,test_data_U_n_21}),
        .D(p_0_in),
        .DOADO(weights_IH_q0),
        .Q({ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state21,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_6_[12] ,ap_CS_fsm_state12}),
        .ap_clk(ap_clk),
        .p_0_in(test_data_we0));
  design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_0 AXISEnhanced_mul_hbi_U5
       (.A({values_hidden_layer_U_n_7,values_hidden_layer_U_n_8,values_hidden_layer_U_n_9,values_hidden_layer_U_n_10,values_hidden_layer_U_n_11,values_hidden_layer_U_n_12,values_hidden_layer_U_n_13,values_hidden_layer_U_n_14,values_hidden_layer_U_n_15,values_hidden_layer_U_n_16,values_hidden_layer_U_n_17,values_hidden_layer_U_n_18,values_hidden_layer_U_n_19,values_hidden_layer_U_n_20,values_hidden_layer_U_n_21,values_hidden_layer_U_n_22}),
        .B({weights_HO_U_n_6,weights_HO_U_n_7,weights_HO_U_n_8,weights_HO_U_n_9,weights_HO_U_n_10,weights_HO_U_n_11,weights_HO_U_n_12,weights_HO_U_n_13,weights_HO_U_n_14,weights_HO_U_n_15,weights_HO_U_n_16,weights_HO_U_n_17,weights_HO_U_n_18,weights_HO_U_n_19,weights_HO_U_n_20,weights_HO_U_n_21}),
        .D({AXISEnhanced_mul_hbi_U5_n_6,AXISEnhanced_mul_hbi_U5_n_7,AXISEnhanced_mul_hbi_U5_n_8,AXISEnhanced_mul_hbi_U5_n_9,AXISEnhanced_mul_hbi_U5_n_10,AXISEnhanced_mul_hbi_U5_n_11,AXISEnhanced_mul_hbi_U5_n_12,AXISEnhanced_mul_hbi_U5_n_13,AXISEnhanced_mul_hbi_U5_n_14,AXISEnhanced_mul_hbi_U5_n_15,AXISEnhanced_mul_hbi_U5_n_16,AXISEnhanced_mul_hbi_U5_n_17,AXISEnhanced_mul_hbi_U5_n_18,AXISEnhanced_mul_hbi_U5_n_19,AXISEnhanced_mul_hbi_U5_n_20,AXISEnhanced_mul_hbi_U5_n_21}),
        .E(values_hidden_layer_ce0),
        .Q({ap_CS_fsm_state70,ap_CS_fsm_state69,\ap_CS_fsm_reg_n_6_[60] ,ap_CS_fsm_state60,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state48,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state40,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state32,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state24,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state16,ap_CS_fsm_state12,ap_CS_fsm_state7}),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .ap_clk(ap_clk),
        .d0(d0[15:8]),
        .icmp1_reg_1994(icmp1_reg_1994),
        .icmp2_reg_2035(icmp2_reg_2035),
        .icmp3_reg_2076(icmp3_reg_2076),
        .icmp4_reg_2117(icmp4_reg_2117),
        .icmp_reg_1953(icmp_reg_1953),
        .p(AXISEnhanced_mul_hbi_U5_n_22),
        .p_0(AXISEnhanced_mul_hbi_U5_n_31),
        .p_1(AXISEnhanced_mul_hbi_U5_n_32),
        .\q0_reg[5] (AXISEnhanced_mul_hbi_U5_n_33),
        .\tmp_2_1_reg_1990_reg[0] (\tmp_2_1_reg_1990_reg_n_6_[0] ),
        .\tmp_2_2_reg_2031_reg[0] (\tmp_2_2_reg_2031_reg_n_6_[0] ),
        .\tmp_2_3_reg_2072_reg[0] (\tmp_2_3_reg_2072_reg_n_6_[0] ),
        .\tmp_2_4_reg_2113_reg[0] (\tmp_2_4_reg_2113_reg_n_6_[0] ),
        .\tmp_2_reg_1949_reg[0] (\tmp_2_reg_1949_reg_n_6_[0] ),
        .tmp_31_fu_927_p4(tmp_31_fu_927_p4),
        .tmp_53_fu_1041_p4(tmp_53_fu_1041_p4),
        .tmp_55_fu_1155_p4(tmp_55_fu_1155_p4),
        .tmp_57_fu_1269_p4(tmp_57_fu_1269_p4),
        .tmp_59_fu_1383_p4(tmp_59_fu_1383_p4),
        .\values_hidden_layer_1_reg_592_reg[8] (\values_hidden_layer_1_reg_592_reg_n_6_[8] ),
        .\values_hidden_layer_1_reg_592_reg[9] (\values_hidden_layer_1_reg_592_reg_n_6_[9] ),
        .\values_hidden_layer_2_reg_496_reg[8] (\values_hidden_layer_2_reg_496_reg_n_6_[8] ),
        .\values_hidden_layer_2_reg_496_reg[9] (\values_hidden_layer_2_reg_496_reg_n_6_[9] ),
        .\values_hidden_layer_5_reg_520_reg[8] (\values_hidden_layer_5_reg_520_reg_n_6_[8] ),
        .\values_hidden_layer_5_reg_520_reg[9] (\values_hidden_layer_5_reg_520_reg_n_6_[9] ),
        .\values_hidden_layer_7_reg_568_reg[8] (\values_hidden_layer_7_reg_568_reg_n_6_[8] ),
        .\values_hidden_layer_7_reg_568_reg[9] (\values_hidden_layer_7_reg_568_reg_n_6_[9] ),
        .\values_hidden_layer_8_reg_544_reg[8] (\values_hidden_layer_8_reg_544_reg_n_6_[8] ),
        .\values_hidden_layer_8_reg_544_reg[9] (\values_hidden_layer_8_reg_544_reg_n_6_[9] ));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[0]_INST_0 
       (.I0(M_AXIS_V_data_1_payload_B[0]),
        .I1(M_AXIS_V_data_1_payload_A[0]),
        .I2(M_AXIS_V_data_1_sel),
        .O(\^M_AXIS_TDATA [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[1]_INST_0 
       (.I0(M_AXIS_V_data_1_payload_B[1]),
        .I1(M_AXIS_V_data_1_payload_A[1]),
        .I2(M_AXIS_V_data_1_sel),
        .O(\^M_AXIS_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[3]_INST_0 
       (.I0(M_AXIS_V_data_1_payload_B[13]),
        .I1(M_AXIS_V_data_1_payload_A[13]),
        .I2(M_AXIS_V_data_1_sel),
        .O(\^M_AXIS_TDATA [13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hDFDD1011)) 
    \M_AXIS_V_data_1_payload_A[13]_i_1 
       (.I0(ap_CS_fsm_state76),
        .I1(M_AXIS_V_data_1_sel_wr),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .I3(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .I4(M_AXIS_V_data_1_payload_A[13]),
        .O(\M_AXIS_V_data_1_payload_A[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \M_AXIS_V_data_1_payload_A[1]_i_3 
       (.I0(M_AXIS_V_data_1_sel_wr),
        .I1(M_AXIS_V_data_1_ack_in63_in),
        .I2(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .O(M_AXIS_V_data_1_load_A));
  FDRE \M_AXIS_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sigmoid_arr_U_n_15),
        .Q(M_AXIS_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \M_AXIS_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\M_AXIS_V_data_1_payload_A[13]_i_1_n_6 ),
        .Q(M_AXIS_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \M_AXIS_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sigmoid_arr_U_n_14),
        .Q(M_AXIS_V_data_1_payload_A[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7F774044)) 
    \M_AXIS_V_data_1_payload_B[13]_i_1 
       (.I0(ap_CS_fsm_state76),
        .I1(M_AXIS_V_data_1_sel_wr),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .I3(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .I4(M_AXIS_V_data_1_payload_B[13]),
        .O(\M_AXIS_V_data_1_payload_B[13]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \M_AXIS_V_data_1_payload_B[1]_i_2 
       (.I0(M_AXIS_V_data_1_sel_wr),
        .I1(M_AXIS_V_data_1_ack_in63_in),
        .I2(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .O(M_AXIS_V_data_1_load_B));
  FDRE \M_AXIS_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sigmoid_arr_U_n_17),
        .Q(M_AXIS_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \M_AXIS_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\M_AXIS_V_data_1_payload_B[13]_i_1_n_6 ),
        .Q(M_AXIS_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \M_AXIS_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sigmoid_arr_U_n_16),
        .Q(M_AXIS_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    M_AXIS_V_data_1_sel_rd_i_1
       (.I0(M_AXIS_TREADY),
        .I1(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .I2(M_AXIS_V_data_1_sel),
        .O(M_AXIS_V_data_1_sel_rd_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    M_AXIS_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(M_AXIS_V_data_1_sel_rd_i_1_n_6),
        .Q(M_AXIS_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    M_AXIS_V_data_1_sel_wr_i_1
       (.I0(M_AXIS_V_data_1_sel_wr064_out),
        .I1(M_AXIS_V_data_1_sel_wr),
        .O(M_AXIS_V_data_1_sel_wr_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    M_AXIS_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(M_AXIS_V_data_1_sel_wr_i_1_n_6),
        .Q(M_AXIS_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA20A0)) 
    \M_AXIS_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(M_AXIS_TREADY),
        .I2(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .I3(M_AXIS_V_data_1_ack_in63_in),
        .I4(M_AXIS_V_data_1_sel_wr064_out),
        .O(\M_AXIS_V_data_1_state[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \M_AXIS_V_data_1_state[1]_i_1 
       (.I0(M_AXIS_TREADY),
        .I1(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .I3(M_AXIS_V_data_1_sel_wr064_out),
        .O(M_AXIS_V_data_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \M_AXIS_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\M_AXIS_V_data_1_state[0]_i_1_n_6 ),
        .Q(\M_AXIS_V_data_1_state_reg_n_6_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \M_AXIS_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M_AXIS_V_data_1_state),
        .Q(M_AXIS_V_data_1_ack_in63_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8AAA8080)) 
    \M_AXIS_V_last_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(M_AXIS_V_data_1_sel_wr064_out),
        .I2(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I3(M_AXIS_TREADY),
        .I4(M_AXIS_TVALID),
        .O(\M_AXIS_V_last_1_state[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hA0A0E0A0A0A0A0A0)) 
    \M_AXIS_V_last_1_state[0]_i_2 
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state5),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .I3(tmp_3_fu_787_p3[2]),
        .I4(tmp_3_fu_787_p3[3]),
        .I5(\i_1_reg_452_reg_n_6_[2] ),
        .O(M_AXIS_V_data_1_sel_wr064_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \M_AXIS_V_last_1_state[1]_i_1 
       (.I0(M_AXIS_V_data_1_sel_wr064_out),
        .I1(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I2(M_AXIS_TREADY),
        .I3(M_AXIS_TVALID),
        .O(M_AXIS_V_last_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \M_AXIS_V_last_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\M_AXIS_V_last_1_state[0]_i_1_n_6 ),
        .Q(M_AXIS_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \M_AXIS_V_last_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(M_AXIS_V_last_1_state),
        .Q(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h45)) 
    \S_AXIS_V_data_0_payload_A[15]_i_1 
       (.I0(S_AXIS_V_data_0_sel_wr),
        .I1(S_AXIS_V_data_0_ack_in),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .O(S_AXIS_V_data_0_load_A));
  FDRE \S_AXIS_V_data_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[0]),
        .Q(S_AXIS_V_data_0_payload_A[0]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[10]),
        .Q(S_AXIS_V_data_0_payload_A[10]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[11]),
        .Q(S_AXIS_V_data_0_payload_A[11]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[12]),
        .Q(S_AXIS_V_data_0_payload_A[12]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[13]),
        .Q(S_AXIS_V_data_0_payload_A[13]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[14]),
        .Q(S_AXIS_V_data_0_payload_A[14]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[15]),
        .Q(S_AXIS_V_data_0_payload_A[15]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[1]),
        .Q(S_AXIS_V_data_0_payload_A[1]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[2]),
        .Q(S_AXIS_V_data_0_payload_A[2]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[3]),
        .Q(S_AXIS_V_data_0_payload_A[3]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[4]),
        .Q(S_AXIS_V_data_0_payload_A[4]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[5]),
        .Q(S_AXIS_V_data_0_payload_A[5]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[6]),
        .Q(S_AXIS_V_data_0_payload_A[6]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[7]),
        .Q(S_AXIS_V_data_0_payload_A[7]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[8]),
        .Q(S_AXIS_V_data_0_payload_A[8]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_A),
        .D(S_AXIS_TDATA[9]),
        .Q(S_AXIS_V_data_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \S_AXIS_V_data_0_payload_B[15]_i_1 
       (.I0(S_AXIS_V_data_0_sel_wr),
        .I1(S_AXIS_V_data_0_ack_in),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .O(S_AXIS_V_data_0_load_B));
  FDRE \S_AXIS_V_data_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[0]),
        .Q(S_AXIS_V_data_0_payload_B[0]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[10]),
        .Q(S_AXIS_V_data_0_payload_B[10]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[11]),
        .Q(S_AXIS_V_data_0_payload_B[11]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[12]),
        .Q(S_AXIS_V_data_0_payload_B[12]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[13]),
        .Q(S_AXIS_V_data_0_payload_B[13]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[14]),
        .Q(S_AXIS_V_data_0_payload_B[14]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[15]),
        .Q(S_AXIS_V_data_0_payload_B[15]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[1]),
        .Q(S_AXIS_V_data_0_payload_B[1]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[2]),
        .Q(S_AXIS_V_data_0_payload_B[2]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[3]),
        .Q(S_AXIS_V_data_0_payload_B[3]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[4]),
        .Q(S_AXIS_V_data_0_payload_B[4]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[5]),
        .Q(S_AXIS_V_data_0_payload_B[5]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[6]),
        .Q(S_AXIS_V_data_0_payload_B[6]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[7]),
        .Q(S_AXIS_V_data_0_payload_B[7]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[8]),
        .Q(S_AXIS_V_data_0_payload_B[8]),
        .R(1'b0));
  FDRE \S_AXIS_V_data_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(S_AXIS_V_data_0_load_B),
        .D(S_AXIS_TDATA[9]),
        .Q(S_AXIS_V_data_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0F1FF0E0)) 
    S_AXIS_V_data_0_sel_rd_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state4),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(ap_CS_fsm_state11),
        .I4(S_AXIS_V_data_0_sel),
        .O(S_AXIS_V_data_0_sel_rd_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    S_AXIS_V_data_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(S_AXIS_V_data_0_sel_rd_i_1_n_6),
        .Q(S_AXIS_V_data_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    S_AXIS_V_data_0_sel_wr_i_1
       (.I0(S_AXIS_TVALID),
        .I1(S_AXIS_V_data_0_ack_in),
        .I2(S_AXIS_V_data_0_sel_wr),
        .O(S_AXIS_V_data_0_sel_wr_i_1_n_6));
  FDRE #(
    .INIT(1'b0)) 
    S_AXIS_V_data_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(S_AXIS_V_data_0_sel_wr_i_1_n_6),
        .Q(S_AXIS_V_data_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCCCCC088)) 
    \S_AXIS_V_data_0_state[0]_i_1 
       (.I0(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I1(ap_rst_n),
        .I2(S_AXIS_TVALID),
        .I3(S_AXIS_V_data_0_ack_in),
        .I4(\S_AXIS_V_data_0_state[0]_i_2_n_6 ),
        .O(\S_AXIS_V_data_0_state[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \S_AXIS_V_data_0_state[0]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state4),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(ap_CS_fsm_state11),
        .O(\S_AXIS_V_data_0_state[0]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4FF)) 
    \S_AXIS_V_data_0_state[1]_i_1 
       (.I0(S_AXIS_TVALID),
        .I1(S_AXIS_V_data_0_ack_in),
        .I2(ap_CS_fsm_state11),
        .I3(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state7),
        .O(S_AXIS_V_data_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \S_AXIS_V_data_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\S_AXIS_V_data_0_state[0]_i_1_n_6 ),
        .Q(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \S_AXIS_V_data_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S_AXIS_V_data_0_state),
        .Q(S_AXIS_V_data_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8AAA8080)) 
    \S_AXIS_V_last_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(S_AXIS_TVALID),
        .I2(S_AXIS_TREADY),
        .I3(S_AXIS_V_data_0_sel0),
        .I4(\S_AXIS_V_last_0_state_reg_n_6_[0] ),
        .O(\S_AXIS_V_last_0_state[0]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \S_AXIS_V_last_0_state[0]_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state7),
        .O(S_AXIS_V_data_0_sel0));
  LUT1 #(
    .INIT(2'h1)) 
    \S_AXIS_V_last_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFFF)) 
    \S_AXIS_V_last_0_state[1]_i_2 
       (.I0(S_AXIS_TVALID),
        .I1(S_AXIS_TREADY),
        .I2(test_data_we0),
        .I3(weights_IH_we0),
        .I4(weights_HO_we0),
        .I5(\S_AXIS_V_last_0_state_reg_n_6_[0] ),
        .O(S_AXIS_V_last_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \S_AXIS_V_last_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\S_AXIS_V_last_0_state[0]_i_1_n_6 ),
        .Q(\S_AXIS_V_last_0_state_reg_n_6_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \S_AXIS_V_last_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(S_AXIS_V_last_0_state),
        .Q(S_AXIS_TREADY),
        .R(ap_rst_n_inv));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(M_AXIS_V_data_1_ack_in63_in),
        .I1(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I2(ap_CS_fsm_state9),
        .I3(\ap_CS_fsm[9]_i_2_n_6 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[10]_i_2_n_6 ),
        .I1(ap_CS_fsm_state11),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(ap_CS_fsm_state10),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(\i_2_reg_485_reg_n_6_[3] ),
        .I2(\i_2_reg_485_reg_n_6_[2] ),
        .I3(\i_2_reg_485_reg_n_6_[0] ),
        .I4(\i_2_reg_485_reg_n_6_[1] ),
        .O(\ap_CS_fsm[10]_i_2_n_6 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\i_2_reg_485_reg_n_6_[1] ),
        .I1(\i_2_reg_485_reg_n_6_[0] ),
        .I2(\i_2_reg_485_reg_n_6_[2] ),
        .I3(\i_2_reg_485_reg_n_6_[3] ),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state15),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(p_shl2_cast_fu_894_p1[3]),
        .I2(p_shl2_cast_fu_894_p1[5]),
        .I3(p_shl2_cast_fu_894_p1[4]),
        .I4(p_shl2_cast_fu_894_p1[2]),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(p_shl2_cast_fu_894_p1[3]),
        .I1(p_shl2_cast_fu_894_p1[5]),
        .I2(p_shl2_cast_fu_894_p1[4]),
        .I3(p_shl2_cast_fu_894_p1[2]),
        .I4(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[15]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state23),
        .O(ap_NS_fsm[19]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(ap_CS_fsm_state3),
        .I2(\j_reg_441_reg_n_6_[2] ),
        .I3(\j_reg_441_reg_n_6_[0] ),
        .I4(\j_reg_441_reg_n_6_[1] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(p_shl3_cast_fu_1002_p1[3]),
        .I2(p_shl3_cast_fu_1002_p1[2]),
        .I3(p_shl3_cast_fu_1002_p1[4]),
        .I4(p_shl3_cast_fu_1002_p1[5]),
        .O(ap_NS_fsm[20]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(p_shl3_cast_fu_1002_p1[3]),
        .I1(p_shl3_cast_fu_1002_p1[2]),
        .I2(p_shl3_cast_fu_1002_p1[4]),
        .I3(p_shl3_cast_fu_1002_p1[5]),
        .I4(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[23]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state31),
        .O(ap_NS_fsm[27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(p_shl4_cast_fu_1116_p1[5]),
        .I2(p_shl4_cast_fu_1116_p1[2]),
        .I3(p_shl4_cast_fu_1116_p1[4]),
        .I4(p_shl4_cast_fu_1116_p1[3]),
        .O(ap_NS_fsm[28]));
  LUT6 #(
    .INIT(64'hFF7FFF7FFFFF0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(p_shl_cast_fu_730_p1[2]),
        .I1(p_shl_cast_fu_730_p1[4]),
        .I2(p_shl_cast_fu_730_p1[5]),
        .I3(p_shl_cast_fu_730_p1[3]),
        .I4(weights_IH_we0),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(p_shl4_cast_fu_1116_p1[5]),
        .I2(p_shl4_cast_fu_1116_p1[2]),
        .I3(p_shl4_cast_fu_1116_p1[4]),
        .I4(p_shl4_cast_fu_1116_p1[3]),
        .O(ap_NS_fsm[31]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state39),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(p_shl5_cast_fu_1230_p1[3]),
        .I2(p_shl5_cast_fu_1230_p1[5]),
        .I3(p_shl5_cast_fu_1230_p1[4]),
        .I4(p_shl5_cast_fu_1230_p1[2]),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(p_shl5_cast_fu_1230_p1[3]),
        .I1(p_shl5_cast_fu_1230_p1[5]),
        .I2(p_shl5_cast_fu_1230_p1[4]),
        .I3(p_shl5_cast_fu_1230_p1[2]),
        .I4(ap_CS_fsm_state36),
        .O(\ap_CS_fsm[39]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hF700F7FFF700F700)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\j_reg_441_reg_n_6_[2] ),
        .I1(\j_reg_441_reg_n_6_[0] ),
        .I2(\j_reg_441_reg_n_6_[1] ),
        .I3(ap_CS_fsm_state3),
        .I4(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state47),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(p_shl6_cast_fu_1344_p1[4]),
        .I2(p_shl6_cast_fu_1344_p1[2]),
        .I3(p_shl6_cast_fu_1344_p1[5]),
        .I4(p_shl6_cast_fu_1344_p1[3]),
        .O(ap_NS_fsm[44]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(p_shl6_cast_fu_1344_p1[4]),
        .I1(p_shl6_cast_fu_1344_p1[2]),
        .I2(p_shl6_cast_fu_1344_p1[5]),
        .I3(p_shl6_cast_fu_1344_p1[3]),
        .I4(ap_CS_fsm_state44),
        .O(\ap_CS_fsm[47]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_6 ),
        .I1(i_4_reg_18920),
        .I2(ap_CS_fsm_state2),
        .I3(i_1_reg_452041_out),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(p_shl_cast_fu_730_p1[3]),
        .I1(p_shl_cast_fu_730_p1[5]),
        .I2(p_shl_cast_fu_730_p1[4]),
        .I3(p_shl_cast_fu_730_p1[2]),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[4]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\j_1_reg_463_reg_n_6_[1] ),
        .I2(\j_1_reg_463_reg_n_6_[0] ),
        .O(i_1_reg_452041_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state55),
        .O(ap_NS_fsm[51]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_CS_fsm_state52),
        .I1(\j_4_reg_629_reg_n_6_[2] ),
        .I2(tmp_45_fu_1450_p3[2]),
        .I3(tmp_45_fu_1450_p3[3]),
        .O(ap_NS_fsm[52]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(\j_4_reg_629_reg_n_6_[2] ),
        .I1(tmp_45_fu_1450_p3[2]),
        .I2(tmp_45_fu_1450_p3[3]),
        .I3(ap_CS_fsm_state52),
        .O(\ap_CS_fsm[55]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state63),
        .O(ap_NS_fsm[59]));
  LUT6 #(
    .INIT(64'hDFFFDF00DF00DF00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\i_1_reg_452_reg_n_6_[2] ),
        .I1(tmp_3_fu_787_p3[3]),
        .I2(tmp_3_fu_787_p3[2]),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state7),
        .I5(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(ap_CS_fsm_state60),
        .I1(tmp_47_fu_1554_p3[3]),
        .I2(\j_3_1_reg_653_reg_n_6_[2] ),
        .I3(tmp_47_fu_1554_p3[2]),
        .O(ap_NS_fsm[60]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(\j_3_1_reg_653_reg_n_6_[2] ),
        .I1(tmp_47_fu_1554_p3[3]),
        .I2(tmp_47_fu_1554_p3[2]),
        .I3(ap_CS_fsm_state60),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state72),
        .O(ap_NS_fsm[68]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(ap_CS_fsm_state69),
        .I1(\j_3_2_reg_677_reg_n_6_[2] ),
        .I2(tmp_50_fu_1675_p3[2]),
        .I3(tmp_50_fu_1675_p3[3]),
        .O(ap_NS_fsm[69]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h70707F70)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[0] ),
        .I1(\j_1_reg_463_reg_n_6_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(tmp_50_fu_1675_p3[3]),
        .I1(tmp_50_fu_1675_p3[2]),
        .I2(\j_3_2_reg_677_reg_n_6_[2] ),
        .I3(ap_CS_fsm_state69),
        .O(ap_NS_fsm[72]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(ap_CS_fsm_state75),
        .I1(M_AXIS_V_data_1_ack_in63_in),
        .I2(ap_CS_fsm_state76),
        .O(ap_NS_fsm[75]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(\ap_CS_fsm[76]_i_2_n_6 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(\ap_CS_fsm[76]_i_3_n_6 ),
        .I5(\ap_CS_fsm[76]_i_4_n_6 ),
        .O(ap_NS_fsm[76]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_10 
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state67),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state68),
        .O(\ap_CS_fsm[76]_i_10_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_11 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state49),
        .O(\ap_CS_fsm[76]_i_11_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[76]_i_12 
       (.I0(ap_CS_fsm_state57),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state55),
        .I4(\ap_CS_fsm[76]_i_19_n_6 ),
        .O(\ap_CS_fsm[76]_i_12_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_13 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state1),
        .I3(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[76]_i_13_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[76]_i_14 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state15),
        .I4(\ap_CS_fsm[76]_i_20_n_6 ),
        .O(\ap_CS_fsm[76]_i_14_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_15 
       (.I0(\ap_CS_fsm_reg_n_6_[12] ),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state28),
        .O(\ap_CS_fsm[76]_i_15_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[76]_i_16 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state46),
        .I3(ap_CS_fsm_state45),
        .I4(\ap_CS_fsm[76]_i_21_n_6 ),
        .O(\ap_CS_fsm[76]_i_16_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[76]_i_17 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[76]_i_17_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_18 
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state47),
        .O(\ap_CS_fsm[76]_i_18_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_19 
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state38),
        .I2(\ap_CS_fsm_reg_n_6_[49] ),
        .I3(ap_CS_fsm_state43),
        .O(\ap_CS_fsm[76]_i_19_n_6 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[76]_i_2 
       (.I0(\ap_CS_fsm[76]_i_5_n_6 ),
        .I1(\ap_CS_fsm[76]_i_6_n_6 ),
        .I2(\ap_CS_fsm[76]_i_7_n_6 ),
        .I3(\ap_CS_fsm[76]_i_8_n_6 ),
        .O(\ap_CS_fsm[76]_i_2_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_20 
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[76]_i_20_n_6 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_21 
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state60),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state64),
        .O(\ap_CS_fsm[76]_i_21_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF6)) 
    \ap_CS_fsm[76]_i_3 
       (.I0(ap_CS_fsm_state76),
        .I1(M_AXIS_V_data_1_ack_in63_in),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[76]_i_3_n_6 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[76]_i_4 
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state70),
        .I3(\ap_CS_fsm[76]_i_9_n_6 ),
        .I4(\ap_CS_fsm[76]_i_10_n_6 ),
        .O(\ap_CS_fsm[76]_i_4_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[76]_i_5 
       (.I0(\ap_CS_fsm[76]_i_11_n_6 ),
        .I1(ap_CS_fsm_state58),
        .I2(\ap_CS_fsm_reg_n_6_[60] ),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state4),
        .I5(\ap_CS_fsm[76]_i_12_n_6 ),
        .O(\ap_CS_fsm[76]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[76]_i_6 
       (.I0(\ap_CS_fsm[76]_i_13_n_6 ),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state21),
        .I5(\ap_CS_fsm[76]_i_14_n_6 ),
        .O(\ap_CS_fsm[76]_i_6_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[76]_i_7 
       (.I0(\ap_CS_fsm[76]_i_15_n_6 ),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state25),
        .I5(\ap_CS_fsm[76]_i_16_n_6 ),
        .O(\ap_CS_fsm[76]_i_7_n_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[76]_i_8 
       (.I0(\ap_CS_fsm[76]_i_17_n_6 ),
        .I1(\ap_CS_fsm[76]_i_18_n_6 ),
        .I2(ap_CS_fsm_state48),
        .I3(ap_CS_fsm_state36),
        .I4(ap_CS_fsm_state59),
        .I5(ap_CS_fsm_state44),
        .O(\ap_CS_fsm[76]_i_8_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[76]_i_9 
       (.I0(ap_CS_fsm_state75),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state74),
        .O(\ap_CS_fsm[76]_i_9_n_6 ));
  LUT6 #(
    .INIT(64'h2000200000FF0000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(tmp_3_fu_787_p3[2]),
        .I1(tmp_3_fu_787_p3[3]),
        .I2(\i_1_reg_452_reg_n_6_[2] ),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state8),
        .I5(M_AXIS_V_data_1_ack_in63_in),
        .O(ap_NS_fsm[7]));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm[76]_i_2_n_6 ),
        .I1(\ap_CS_fsm[8]_i_2_n_6 ),
        .I2(\ap_CS_fsm[76]_i_4_n_6 ),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hFFFAFAFAFEFFFEFF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm[8]_i_3_n_6 ),
        .I3(ap_CS_fsm_state9),
        .I4(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I5(M_AXIS_V_data_1_ack_in63_in),
        .O(\ap_CS_fsm[8]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[8]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2_n_6 ),
        .I1(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .I3(ap_CS_fsm_state9),
        .I4(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I5(ap_CS_fsm_state11),
        .O(ap_NS_fsm[9]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\k_reg_474_reg_n_6_[0] ),
        .I1(\k_reg_474_reg_n_6_[1] ),
        .I2(\k_reg_474_reg_n_6_[3] ),
        .I3(\k_reg_474_reg_n_6_[5] ),
        .I4(\k_reg_474_reg_n_6_[4] ),
        .I5(\k_reg_474_reg_n_6_[2] ),
        .O(\ap_CS_fsm[9]_i_2_n_6 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg_n_6_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[12] ),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[15]_i_1_n_6 ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[23]_i_1_n_6 ),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[39]_i_1_n_6 ),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[47]_i_1_n_6 ),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(\ap_CS_fsm_reg_n_6_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[49] ),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[55]_i_1_n_6 ),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(\ap_CS_fsm_reg_n_6_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_6_[60] ),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \i_1_reg_452[0]_i_1 
       (.I0(tmp_3_fu_787_p3[2]),
        .I1(\j_1_reg_463_reg_n_6_[0] ),
        .I2(\j_1_reg_463_reg_n_6_[1] ),
        .I3(ap_CS_fsm_state6),
        .I4(i_4_reg_1892[0]),
        .I5(\ap_CS_fsm[4]_i_2_n_6 ),
        .O(\i_1_reg_452[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \i_1_reg_452[1]_i_1 
       (.I0(tmp_3_fu_787_p3[3]),
        .I1(\j_1_reg_463_reg_n_6_[0] ),
        .I2(\j_1_reg_463_reg_n_6_[1] ),
        .I3(ap_CS_fsm_state6),
        .I4(i_4_reg_1892[1]),
        .I5(\ap_CS_fsm[4]_i_2_n_6 ),
        .O(\i_1_reg_452[1]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \i_1_reg_452[2]_i_1 
       (.I0(\i_1_reg_452_reg_n_6_[2] ),
        .I1(\j_1_reg_463_reg_n_6_[0] ),
        .I2(\j_1_reg_463_reg_n_6_[1] ),
        .I3(ap_CS_fsm_state6),
        .I4(i_4_reg_1892[2]),
        .I5(\ap_CS_fsm[4]_i_2_n_6 ),
        .O(\i_1_reg_452[2]_i_1_n_6 ));
  FDRE \i_1_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_reg_452[0]_i_1_n_6 ),
        .Q(tmp_3_fu_787_p3[2]),
        .R(1'b0));
  FDRE \i_1_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_reg_452[1]_i_1_n_6 ),
        .Q(tmp_3_fu_787_p3[3]),
        .R(1'b0));
  FDRE \i_1_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_reg_452[2]_i_1_n_6 ),
        .Q(\i_1_reg_452_reg_n_6_[2] ),
        .R(1'b0));
  FDRE \i_2_cast_reg_1918_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_2_reg_485_reg_n_6_[0] ),
        .Q(i_2_cast_reg_1918_reg__0[0]),
        .R(1'b0));
  FDRE \i_2_cast_reg_1918_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_2_reg_485_reg_n_6_[1] ),
        .Q(i_2_cast_reg_1918_reg__0[1]),
        .R(1'b0));
  FDRE \i_2_cast_reg_1918_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_2_reg_485_reg_n_6_[2] ),
        .Q(i_2_cast_reg_1918_reg__0[2]),
        .R(1'b0));
  FDRE \i_2_cast_reg_1918_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_2_reg_485_reg_n_6_[3] ),
        .Q(i_2_cast_reg_1918_reg__0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \i_2_reg_485[3]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2_n_6 ),
        .I1(ap_CS_fsm_state9),
        .I2(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I3(M_AXIS_V_data_1_ack_in63_in),
        .I4(ap_CS_fsm_state11),
        .I5(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .O(i_2_reg_485));
  FDRE \i_2_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(test_data_we0),
        .D(i_5_reg_1926[0]),
        .Q(\i_2_reg_485_reg_n_6_[0] ),
        .R(i_2_reg_485));
  FDRE \i_2_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(test_data_we0),
        .D(i_5_reg_1926[1]),
        .Q(\i_2_reg_485_reg_n_6_[1] ),
        .R(i_2_reg_485));
  FDRE \i_2_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(test_data_we0),
        .D(i_5_reg_1926[2]),
        .Q(\i_2_reg_485_reg_n_6_[2] ),
        .R(i_2_reg_485));
  FDRE \i_2_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(test_data_we0),
        .D(i_5_reg_1926[3]),
        .Q(\i_2_reg_485_reg_n_6_[3] ),
        .R(i_2_reg_485));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1866[0]_i_1 
       (.I0(p_shl_cast_fu_730_p1[2]),
        .O(i_3_fu_746_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_1866[1]_i_1 
       (.I0(p_shl_cast_fu_730_p1[3]),
        .I1(p_shl_cast_fu_730_p1[2]),
        .O(i_3_fu_746_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_1866[2]_i_1 
       (.I0(p_shl_cast_fu_730_p1[4]),
        .I1(p_shl_cast_fu_730_p1[2]),
        .I2(p_shl_cast_fu_730_p1[3]),
        .O(i_3_fu_746_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_1866[3]_i_1 
       (.I0(p_shl_cast_fu_730_p1[5]),
        .I1(p_shl_cast_fu_730_p1[4]),
        .I2(p_shl_cast_fu_730_p1[3]),
        .I3(p_shl_cast_fu_730_p1[2]),
        .O(i_3_fu_746_p2[3]));
  FDRE \i_3_reg_1866_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_746_p2[0]),
        .Q(i_3_reg_1866[0]),
        .R(1'b0));
  FDRE \i_3_reg_1866_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_746_p2[1]),
        .Q(i_3_reg_1866[1]),
        .R(1'b0));
  FDRE \i_3_reg_1866_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_746_p2[2]),
        .Q(i_3_reg_1866[2]),
        .R(1'b0));
  FDRE \i_3_reg_1866_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_3_fu_746_p2[3]),
        .Q(i_3_reg_1866[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_1892[0]_i_1 
       (.I0(tmp_3_fu_787_p3[2]),
        .O(i_4_fu_807_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_1892[1]_i_1 
       (.I0(tmp_3_fu_787_p3[2]),
        .I1(tmp_3_fu_787_p3[3]),
        .O(i_4_fu_807_p2[1]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \i_4_reg_1892[2]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\i_1_reg_452_reg_n_6_[2] ),
        .I2(tmp_3_fu_787_p3[3]),
        .I3(tmp_3_fu_787_p3[2]),
        .I4(M_AXIS_V_data_1_ack_in63_in),
        .O(i_4_reg_18920));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_4_reg_1892[2]_i_2 
       (.I0(\i_1_reg_452_reg_n_6_[2] ),
        .I1(tmp_3_fu_787_p3[3]),
        .I2(tmp_3_fu_787_p3[2]),
        .O(i_4_fu_807_p2[2]));
  FDRE \i_4_reg_1892_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(i_4_fu_807_p2[0]),
        .Q(i_4_reg_1892[0]),
        .R(1'b0));
  FDRE \i_4_reg_1892_reg[1] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(i_4_fu_807_p2[1]),
        .Q(i_4_reg_1892[1]),
        .R(1'b0));
  FDRE \i_4_reg_1892_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(i_4_fu_807_p2[2]),
        .Q(i_4_reg_1892[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_reg_1926[0]_i_1 
       (.I0(\i_2_reg_485_reg_n_6_[0] ),
        .O(i_5_fu_866_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_5_reg_1926[1]_i_1 
       (.I0(\i_2_reg_485_reg_n_6_[1] ),
        .I1(\i_2_reg_485_reg_n_6_[0] ),
        .O(i_5_fu_866_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_5_reg_1926[2]_i_1 
       (.I0(\i_2_reg_485_reg_n_6_[2] ),
        .I1(\i_2_reg_485_reg_n_6_[0] ),
        .I2(\i_2_reg_485_reg_n_6_[1] ),
        .O(i_5_fu_866_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_5_reg_1926[3]_i_1 
       (.I0(\i_2_reg_485_reg_n_6_[3] ),
        .I1(\i_2_reg_485_reg_n_6_[1] ),
        .I2(\i_2_reg_485_reg_n_6_[0] ),
        .I3(\i_2_reg_485_reg_n_6_[2] ),
        .O(i_5_fu_866_p2[3]));
  FDRE \i_5_reg_1926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_5_fu_866_p2[0]),
        .Q(i_5_reg_1926[0]),
        .R(1'b0));
  FDRE \i_5_reg_1926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_5_fu_866_p2[1]),
        .Q(i_5_reg_1926[1]),
        .R(1'b0));
  FDRE \i_5_reg_1926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_5_fu_866_p2[2]),
        .Q(i_5_reg_1926[2]),
        .R(1'b0));
  FDRE \i_5_reg_1926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_5_fu_866_p2[3]),
        .Q(i_5_reg_1926[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \i_reg_430[3]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(ap_CS_fsm_state3),
        .I2(\j_reg_441_reg_n_6_[2] ),
        .I3(\j_reg_441_reg_n_6_[0] ),
        .I4(\j_reg_441_reg_n_6_[1] ),
        .O(i_reg_430));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_430[3]_i_2 
       (.I0(\j_reg_441_reg_n_6_[1] ),
        .I1(\j_reg_441_reg_n_6_[0] ),
        .I2(\j_reg_441_reg_n_6_[2] ),
        .I3(ap_CS_fsm_state3),
        .O(i_reg_4300));
  FDRE \i_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_4300),
        .D(i_3_reg_1866[0]),
        .Q(p_shl_cast_fu_730_p1[2]),
        .R(i_reg_430));
  FDRE \i_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_4300),
        .D(i_3_reg_1866[1]),
        .Q(p_shl_cast_fu_730_p1[3]),
        .R(i_reg_430));
  FDRE \i_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_4300),
        .D(i_3_reg_1866[2]),
        .Q(p_shl_cast_fu_730_p1[4]),
        .R(i_reg_430));
  FDRE \i_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_4300),
        .D(i_3_reg_1866[3]),
        .Q(p_shl_cast_fu_730_p1[5]),
        .R(i_reg_430));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp1_reg_1994[0]_i_1 
       (.I0(icmp1_fu_1051_p2),
        .I1(\ap_CS_fsm[23]_i_1_n_6 ),
        .I2(tmp_2_1_fu_1035_p2),
        .I3(icmp1_reg_1994),
        .O(\icmp1_reg_1994[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp1_reg_1994[0]_i_2 
       (.I0(tmp_53_fu_1041_p4[0]),
        .I1(tmp_53_fu_1041_p4[4]),
        .I2(tmp_53_fu_1041_p4[3]),
        .I3(tmp_53_fu_1041_p4[2]),
        .I4(tmp_53_fu_1041_p4[1]),
        .I5(tmp_53_fu_1041_p4[5]),
        .O(icmp1_fu_1051_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp1_reg_1994[0]_i_4 
       (.I0(tmp_53_fu_1041_p4[1]),
        .I1(tmp_53_fu_1041_p4[0]),
        .O(\icmp1_reg_1994[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp1_reg_1994[0]_i_5 
       (.I0(tmp_53_fu_1041_p4[5]),
        .I1(tmp_53_fu_1041_p4[4]),
        .O(\icmp1_reg_1994[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp1_reg_1994[0]_i_6 
       (.I0(tmp_53_fu_1041_p4[2]),
        .I1(tmp_53_fu_1041_p4[3]),
        .O(\icmp1_reg_1994[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp1_reg_1994[0]_i_7 
       (.I0(tmp_53_fu_1041_p4[4]),
        .I1(tmp_53_fu_1041_p4[5]),
        .O(\icmp1_reg_1994[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp1_reg_1994[0]_i_8 
       (.I0(tmp_53_fu_1041_p4[3]),
        .I1(tmp_53_fu_1041_p4[2]),
        .O(\icmp1_reg_1994[0]_i_8_n_6 ));
  FDRE \icmp1_reg_1994_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp1_reg_1994[0]_i_1_n_6 ),
        .Q(icmp1_reg_1994),
        .R(1'b0));
  CARRY4 \icmp1_reg_1994_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp1_reg_1994_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_2_1_fu_1035_p2,\icmp1_reg_1994_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp1_reg_1994[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp1_reg_1994[0]_i_5_n_6 ,\icmp1_reg_1994[0]_i_6_n_6 }),
        .O(\NLW_icmp1_reg_1994_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp1_reg_1994[0]_i_7_n_6 ,\icmp1_reg_1994[0]_i_8_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp2_reg_2035[0]_i_1 
       (.I0(icmp2_fu_1165_p2),
        .I1(ap_NS_fsm[31]),
        .I2(tmp_2_2_fu_1149_p2),
        .I3(icmp2_reg_2035),
        .O(\icmp2_reg_2035[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp2_reg_2035[0]_i_2 
       (.I0(tmp_55_fu_1155_p4[0]),
        .I1(tmp_55_fu_1155_p4[4]),
        .I2(tmp_55_fu_1155_p4[3]),
        .I3(tmp_55_fu_1155_p4[2]),
        .I4(tmp_55_fu_1155_p4[1]),
        .I5(tmp_55_fu_1155_p4[5]),
        .O(icmp2_fu_1165_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp2_reg_2035[0]_i_4 
       (.I0(tmp_55_fu_1155_p4[1]),
        .I1(tmp_55_fu_1155_p4[0]),
        .O(\icmp2_reg_2035[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp2_reg_2035[0]_i_5 
       (.I0(tmp_55_fu_1155_p4[5]),
        .I1(tmp_55_fu_1155_p4[4]),
        .O(\icmp2_reg_2035[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp2_reg_2035[0]_i_6 
       (.I0(tmp_55_fu_1155_p4[2]),
        .I1(tmp_55_fu_1155_p4[3]),
        .O(\icmp2_reg_2035[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp2_reg_2035[0]_i_7 
       (.I0(tmp_55_fu_1155_p4[4]),
        .I1(tmp_55_fu_1155_p4[5]),
        .O(\icmp2_reg_2035[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp2_reg_2035[0]_i_8 
       (.I0(tmp_55_fu_1155_p4[3]),
        .I1(tmp_55_fu_1155_p4[2]),
        .O(\icmp2_reg_2035[0]_i_8_n_6 ));
  FDRE \icmp2_reg_2035_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp2_reg_2035[0]_i_1_n_6 ),
        .Q(icmp2_reg_2035),
        .R(1'b0));
  CARRY4 \icmp2_reg_2035_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp2_reg_2035_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_2_2_fu_1149_p2,\icmp2_reg_2035_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp2_reg_2035[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp2_reg_2035[0]_i_5_n_6 ,\icmp2_reg_2035[0]_i_6_n_6 }),
        .O(\NLW_icmp2_reg_2035_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp2_reg_2035[0]_i_7_n_6 ,\icmp2_reg_2035[0]_i_8_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp3_reg_2076[0]_i_1 
       (.I0(icmp3_fu_1279_p2),
        .I1(\ap_CS_fsm[39]_i_1_n_6 ),
        .I2(tmp_2_3_fu_1263_p2),
        .I3(icmp3_reg_2076),
        .O(\icmp3_reg_2076[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp3_reg_2076[0]_i_2 
       (.I0(tmp_57_fu_1269_p4[0]),
        .I1(tmp_57_fu_1269_p4[4]),
        .I2(tmp_57_fu_1269_p4[3]),
        .I3(tmp_57_fu_1269_p4[2]),
        .I4(tmp_57_fu_1269_p4[1]),
        .I5(tmp_57_fu_1269_p4[5]),
        .O(icmp3_fu_1279_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp3_reg_2076[0]_i_4 
       (.I0(tmp_57_fu_1269_p4[1]),
        .I1(tmp_57_fu_1269_p4[0]),
        .O(\icmp3_reg_2076[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp3_reg_2076[0]_i_5 
       (.I0(tmp_57_fu_1269_p4[5]),
        .I1(tmp_57_fu_1269_p4[4]),
        .O(\icmp3_reg_2076[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp3_reg_2076[0]_i_6 
       (.I0(tmp_57_fu_1269_p4[2]),
        .I1(tmp_57_fu_1269_p4[3]),
        .O(\icmp3_reg_2076[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp3_reg_2076[0]_i_7 
       (.I0(tmp_57_fu_1269_p4[4]),
        .I1(tmp_57_fu_1269_p4[5]),
        .O(\icmp3_reg_2076[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp3_reg_2076[0]_i_8 
       (.I0(tmp_57_fu_1269_p4[3]),
        .I1(tmp_57_fu_1269_p4[2]),
        .O(\icmp3_reg_2076[0]_i_8_n_6 ));
  FDRE \icmp3_reg_2076_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp3_reg_2076[0]_i_1_n_6 ),
        .Q(icmp3_reg_2076),
        .R(1'b0));
  CARRY4 \icmp3_reg_2076_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp3_reg_2076_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_2_3_fu_1263_p2,\icmp3_reg_2076_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp3_reg_2076[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp3_reg_2076[0]_i_5_n_6 ,\icmp3_reg_2076[0]_i_6_n_6 }),
        .O(\NLW_icmp3_reg_2076_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp3_reg_2076[0]_i_7_n_6 ,\icmp3_reg_2076[0]_i_8_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp4_reg_2117[0]_i_1 
       (.I0(\icmp4_reg_2117[0]_i_2_n_6 ),
        .I1(\ap_CS_fsm[47]_i_1_n_6 ),
        .I2(tmp_2_4_fu_1377_p2),
        .I3(icmp4_reg_2117),
        .O(\icmp4_reg_2117[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \icmp4_reg_2117[0]_i_2 
       (.I0(tmp_59_fu_1383_p4[5]),
        .I1(tmp_59_fu_1383_p4[3]),
        .I2(tmp_59_fu_1383_p4[2]),
        .I3(tmp_59_fu_1383_p4[1]),
        .I4(tmp_59_fu_1383_p4[0]),
        .I5(tmp_59_fu_1383_p4[4]),
        .O(\icmp4_reg_2117[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp4_reg_2117[0]_i_4 
       (.I0(tmp_59_fu_1383_p4[1]),
        .I1(tmp_59_fu_1383_p4[0]),
        .O(\icmp4_reg_2117[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp4_reg_2117[0]_i_5 
       (.I0(tmp_59_fu_1383_p4[5]),
        .I1(tmp_59_fu_1383_p4[4]),
        .O(\icmp4_reg_2117[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp4_reg_2117[0]_i_6 
       (.I0(tmp_59_fu_1383_p4[2]),
        .I1(tmp_59_fu_1383_p4[3]),
        .O(\icmp4_reg_2117[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp4_reg_2117[0]_i_7 
       (.I0(tmp_59_fu_1383_p4[4]),
        .I1(tmp_59_fu_1383_p4[5]),
        .O(\icmp4_reg_2117[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp4_reg_2117[0]_i_8 
       (.I0(tmp_59_fu_1383_p4[3]),
        .I1(tmp_59_fu_1383_p4[2]),
        .O(\icmp4_reg_2117[0]_i_8_n_6 ));
  FDRE \icmp4_reg_2117_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp4_reg_2117[0]_i_1_n_6 ),
        .Q(icmp4_reg_2117),
        .R(1'b0));
  CARRY4 \icmp4_reg_2117_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp4_reg_2117_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_2_4_fu_1377_p2,\icmp4_reg_2117_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp4_reg_2117[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp4_reg_2117[0]_i_5_n_6 ,\icmp4_reg_2117[0]_i_6_n_6 }),
        .O(\NLW_icmp4_reg_2117_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp4_reg_2117[0]_i_7_n_6 ,\icmp4_reg_2117[0]_i_8_n_6 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp5_reg_2158[0]_i_1 
       (.I0(icmp5_fu_1497_p2),
        .I1(\ap_CS_fsm[55]_i_1_n_6 ),
        .I2(tmp_17_fu_1481_p2),
        .I3(icmp5_reg_2158),
        .O(\icmp5_reg_2158[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp5_reg_2158[0]_i_2 
       (.I0(tmp_61_fu_1487_p4[0]),
        .I1(tmp_61_fu_1487_p4[4]),
        .I2(tmp_61_fu_1487_p4[3]),
        .I3(tmp_61_fu_1487_p4[2]),
        .I4(tmp_61_fu_1487_p4[1]),
        .I5(tmp_61_fu_1487_p4[5]),
        .O(icmp5_fu_1497_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp5_reg_2158[0]_i_4 
       (.I0(tmp_61_fu_1487_p4[1]),
        .I1(tmp_61_fu_1487_p4[0]),
        .O(\icmp5_reg_2158[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp5_reg_2158[0]_i_5 
       (.I0(tmp_61_fu_1487_p4[5]),
        .I1(tmp_61_fu_1487_p4[4]),
        .O(\icmp5_reg_2158[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp5_reg_2158[0]_i_6 
       (.I0(tmp_61_fu_1487_p4[2]),
        .I1(tmp_61_fu_1487_p4[3]),
        .O(\icmp5_reg_2158[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp5_reg_2158[0]_i_7 
       (.I0(tmp_61_fu_1487_p4[4]),
        .I1(tmp_61_fu_1487_p4[5]),
        .O(\icmp5_reg_2158[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp5_reg_2158[0]_i_8 
       (.I0(tmp_61_fu_1487_p4[3]),
        .I1(tmp_61_fu_1487_p4[2]),
        .O(\icmp5_reg_2158[0]_i_8_n_6 ));
  FDRE \icmp5_reg_2158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp5_reg_2158[0]_i_1_n_6 ),
        .Q(icmp5_reg_2158),
        .R(1'b0));
  CARRY4 \icmp5_reg_2158_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp5_reg_2158_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_17_fu_1481_p2,\icmp5_reg_2158_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp5_reg_2158[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp5_reg_2158[0]_i_5_n_6 ,\icmp5_reg_2158[0]_i_6_n_6 }),
        .O(\NLW_icmp5_reg_2158_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp5_reg_2158[0]_i_7_n_6 ,\icmp5_reg_2158[0]_i_8_n_6 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp6_reg_2204[0]_i_1 
       (.I0(icmp6_fu_1607_p2),
        .I1(ap_NS_fsm[63]),
        .I2(tmp_8_1_fu_1591_p2),
        .I3(icmp6_reg_2204),
        .O(\icmp6_reg_2204[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp6_reg_2204[0]_i_2 
       (.I0(tmp_63_fu_1597_p4[0]),
        .I1(tmp_63_fu_1597_p4[4]),
        .I2(tmp_63_fu_1597_p4[3]),
        .I3(tmp_63_fu_1597_p4[2]),
        .I4(tmp_63_fu_1597_p4[1]),
        .I5(tmp_63_fu_1597_p4[5]),
        .O(icmp6_fu_1607_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp6_reg_2204[0]_i_4 
       (.I0(tmp_63_fu_1597_p4[1]),
        .I1(tmp_63_fu_1597_p4[0]),
        .O(\icmp6_reg_2204[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp6_reg_2204[0]_i_5 
       (.I0(tmp_63_fu_1597_p4[5]),
        .I1(tmp_63_fu_1597_p4[4]),
        .O(\icmp6_reg_2204[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp6_reg_2204[0]_i_6 
       (.I0(tmp_63_fu_1597_p4[2]),
        .I1(tmp_63_fu_1597_p4[3]),
        .O(\icmp6_reg_2204[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp6_reg_2204[0]_i_7 
       (.I0(tmp_63_fu_1597_p4[4]),
        .I1(tmp_63_fu_1597_p4[5]),
        .O(\icmp6_reg_2204[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp6_reg_2204[0]_i_8 
       (.I0(tmp_63_fu_1597_p4[3]),
        .I1(tmp_63_fu_1597_p4[2]),
        .O(\icmp6_reg_2204[0]_i_8_n_6 ));
  FDRE \icmp6_reg_2204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp6_reg_2204[0]_i_1_n_6 ),
        .Q(icmp6_reg_2204),
        .R(1'b0));
  CARRY4 \icmp6_reg_2204_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp6_reg_2204_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_8_1_fu_1591_p2,\icmp6_reg_2204_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp6_reg_2204[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp6_reg_2204[0]_i_5_n_6 ,\icmp6_reg_2204[0]_i_6_n_6 }),
        .O(\NLW_icmp6_reg_2204_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp6_reg_2204[0]_i_7_n_6 ,\icmp6_reg_2204[0]_i_8_n_6 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp7_reg_2260[0]_i_1 
       (.I0(icmp7_fu_1728_p2),
        .I1(ap_NS_fsm[72]),
        .I2(tmp_8_2_fu_1712_p2),
        .I3(icmp7_reg_2260),
        .O(\icmp7_reg_2260[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \icmp7_reg_2260[0]_i_2 
       (.I0(tmp_65_fu_1718_p4[0]),
        .I1(tmp_65_fu_1718_p4[4]),
        .I2(tmp_65_fu_1718_p4[3]),
        .I3(tmp_65_fu_1718_p4[2]),
        .I4(tmp_65_fu_1718_p4[1]),
        .I5(tmp_65_fu_1718_p4[5]),
        .O(icmp7_fu_1728_p2));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp7_reg_2260[0]_i_4 
       (.I0(tmp_65_fu_1718_p4[1]),
        .I1(tmp_65_fu_1718_p4[0]),
        .O(\icmp7_reg_2260[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp7_reg_2260[0]_i_5 
       (.I0(tmp_65_fu_1718_p4[5]),
        .I1(tmp_65_fu_1718_p4[4]),
        .O(\icmp7_reg_2260[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp7_reg_2260[0]_i_6 
       (.I0(tmp_65_fu_1718_p4[2]),
        .I1(tmp_65_fu_1718_p4[3]),
        .O(\icmp7_reg_2260[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp7_reg_2260[0]_i_7 
       (.I0(tmp_65_fu_1718_p4[4]),
        .I1(tmp_65_fu_1718_p4[5]),
        .O(\icmp7_reg_2260[0]_i_7_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp7_reg_2260[0]_i_8 
       (.I0(tmp_65_fu_1718_p4[3]),
        .I1(tmp_65_fu_1718_p4[2]),
        .O(\icmp7_reg_2260[0]_i_8_n_6 ));
  FDRE \icmp7_reg_2260_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp7_reg_2260[0]_i_1_n_6 ),
        .Q(icmp7_reg_2260),
        .R(1'b0));
  CARRY4 \icmp7_reg_2260_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\NLW_icmp7_reg_2260_reg[0]_i_3_CO_UNCONNECTED [3:2],tmp_8_2_fu_1712_p2,\icmp7_reg_2260_reg[0]_i_3_n_9 }),
        .CYINIT(\icmp7_reg_2260[0]_i_4_n_6 ),
        .DI({1'b0,1'b0,\icmp7_reg_2260[0]_i_5_n_6 ,\icmp7_reg_2260[0]_i_6_n_6 }),
        .O(\NLW_icmp7_reg_2260_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp7_reg_2260[0]_i_7_n_6 ,\icmp7_reg_2260[0]_i_8_n_6 }));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_reg_1953[0]_i_1 
       (.I0(\icmp_reg_1953[0]_i_2_n_6 ),
        .I1(\ap_CS_fsm[15]_i_1_n_6 ),
        .I2(tmp_2_fu_921_p2),
        .I3(icmp_reg_1953),
        .O(\icmp_reg_1953[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \icmp_reg_1953[0]_i_2 
       (.I0(tmp_31_fu_927_p4[5]),
        .I1(tmp_31_fu_927_p4[3]),
        .I2(tmp_31_fu_927_p4[2]),
        .I3(tmp_31_fu_927_p4[1]),
        .I4(tmp_31_fu_927_p4[0]),
        .I5(tmp_31_fu_927_p4[4]),
        .O(\icmp_reg_1953[0]_i_2_n_6 ));
  FDRE \icmp_reg_1953_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1953[0]_i_1_n_6 ),
        .Q(icmp_reg_1953),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000CAAACAAACAAA)) 
    \j_1_reg_463[0]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[0] ),
        .I1(j_3_reg_1905[0]),
        .I2(ap_CS_fsm_state7),
        .I3(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I4(\j_1_reg_463[1]_i_2_n_6 ),
        .I5(ap_CS_fsm_state5),
        .O(\j_1_reg_463[0]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'hC000CAAACAAACAAA)) 
    \j_1_reg_463[1]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[1] ),
        .I1(j_3_reg_1905[1]),
        .I2(ap_CS_fsm_state7),
        .I3(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I4(\j_1_reg_463[1]_i_2_n_6 ),
        .I5(ap_CS_fsm_state5),
        .O(\j_1_reg_463[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \j_1_reg_463[1]_i_2 
       (.I0(\i_1_reg_452_reg_n_6_[2] ),
        .I1(tmp_3_fu_787_p3[3]),
        .I2(tmp_3_fu_787_p3[2]),
        .O(\j_1_reg_463[1]_i_2_n_6 ));
  FDRE \j_1_reg_463_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_reg_463[0]_i_1_n_6 ),
        .Q(\j_1_reg_463_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \j_1_reg_463_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_reg_463[1]_i_1_n_6 ),
        .Q(\j_1_reg_463_reg_n_6_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_2_1_reg_533[3]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state23),
        .O(j_2_1_reg_533));
  FDRE \j_2_1_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_6_1_reg_1980[0]),
        .Q(p_shl3_cast_fu_1002_p1[2]),
        .R(j_2_1_reg_533));
  FDRE \j_2_1_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_6_1_reg_1980[1]),
        .Q(p_shl3_cast_fu_1002_p1[3]),
        .R(j_2_1_reg_533));
  FDRE \j_2_1_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_6_1_reg_1980[2]),
        .Q(p_shl3_cast_fu_1002_p1[4]),
        .R(j_2_1_reg_533));
  FDRE \j_2_1_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(j_6_1_reg_1980[3]),
        .Q(p_shl3_cast_fu_1002_p1[5]),
        .R(j_2_1_reg_533));
  LUT2 #(
    .INIT(4'h2)) 
    \j_2_2_reg_557[3]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(ap_CS_fsm_state31),
        .O(j_2_2_reg_557));
  FDRE \j_2_2_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(j_6_2_reg_2021[0]),
        .Q(p_shl4_cast_fu_1116_p1[2]),
        .R(j_2_2_reg_557));
  FDRE \j_2_2_reg_557_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(j_6_2_reg_2021[1]),
        .Q(p_shl4_cast_fu_1116_p1[3]),
        .R(j_2_2_reg_557));
  FDRE \j_2_2_reg_557_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(j_6_2_reg_2021[2]),
        .Q(p_shl4_cast_fu_1116_p1[4]),
        .R(j_2_2_reg_557));
  FDRE \j_2_2_reg_557_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(j_6_2_reg_2021[3]),
        .Q(p_shl4_cast_fu_1116_p1[5]),
        .R(j_2_2_reg_557));
  LUT2 #(
    .INIT(4'h2)) 
    \j_2_3_reg_581[3]_i_1 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state39),
        .O(j_2_3_reg_581));
  FDRE \j_2_3_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(j_6_3_reg_2062[0]),
        .Q(p_shl5_cast_fu_1230_p1[2]),
        .R(j_2_3_reg_581));
  FDRE \j_2_3_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(j_6_3_reg_2062[1]),
        .Q(p_shl5_cast_fu_1230_p1[3]),
        .R(j_2_3_reg_581));
  FDRE \j_2_3_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(j_6_3_reg_2062[2]),
        .Q(p_shl5_cast_fu_1230_p1[4]),
        .R(j_2_3_reg_581));
  FDRE \j_2_3_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(j_6_3_reg_2062[3]),
        .Q(p_shl5_cast_fu_1230_p1[5]),
        .R(j_2_3_reg_581));
  LUT2 #(
    .INIT(4'h2)) 
    \j_2_4_reg_605[3]_i_1 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state47),
        .O(j_2_4_reg_605));
  FDRE \j_2_4_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(j_6_4_reg_2103[0]),
        .Q(p_shl6_cast_fu_1344_p1[2]),
        .R(j_2_4_reg_605));
  FDRE \j_2_4_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(j_6_4_reg_2103[1]),
        .Q(p_shl6_cast_fu_1344_p1[3]),
        .R(j_2_4_reg_605));
  FDRE \j_2_4_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(j_6_4_reg_2103[2]),
        .Q(p_shl6_cast_fu_1344_p1[4]),
        .R(j_2_4_reg_605));
  FDRE \j_2_4_reg_605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(j_6_4_reg_2103[3]),
        .Q(p_shl6_cast_fu_1344_p1[5]),
        .R(j_2_4_reg_605));
  LUT1 #(
    .INIT(2'h1)) 
    \j_2_reg_1879[0]_i_1 
       (.I0(\j_reg_441_reg_n_6_[0] ),
        .O(j_2_fu_772_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_2_reg_1879[1]_i_1 
       (.I0(\j_reg_441_reg_n_6_[1] ),
        .I1(\j_reg_441_reg_n_6_[0] ),
        .O(j_2_fu_772_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_2_reg_1879[2]_i_1 
       (.I0(\j_reg_441_reg_n_6_[2] ),
        .I1(\j_reg_441_reg_n_6_[0] ),
        .I2(\j_reg_441_reg_n_6_[1] ),
        .O(j_2_fu_772_p2[2]));
  FDRE \j_2_reg_1879_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(j_2_fu_772_p2[0]),
        .Q(j_2_reg_1879[0]),
        .R(1'b0));
  FDRE \j_2_reg_1879_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(j_2_fu_772_p2[1]),
        .Q(j_2_reg_1879[1]),
        .R(1'b0));
  FDRE \j_2_reg_1879_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(j_2_fu_772_p2[2]),
        .Q(j_2_reg_1879[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_3_1_reg_653[2]_i_1 
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state63),
        .O(j_3_1_reg_653));
  FDRE \j_3_1_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(j_7_1_reg_2190[0]),
        .Q(tmp_47_fu_1554_p3[2]),
        .R(j_3_1_reg_653));
  FDRE \j_3_1_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(j_7_1_reg_2190[1]),
        .Q(tmp_47_fu_1554_p3[3]),
        .R(j_3_1_reg_653));
  FDRE \j_3_1_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(j_7_1_reg_2190[2]),
        .Q(\j_3_1_reg_653_reg_n_6_[2] ),
        .R(j_3_1_reg_653));
  LUT2 #(
    .INIT(4'h2)) 
    \j_3_2_reg_677[2]_i_1 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state72),
        .O(j_3_2_reg_677));
  FDRE \j_3_2_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(j_7_2_reg_2246[0]),
        .Q(tmp_50_fu_1675_p3[2]),
        .R(j_3_2_reg_677));
  FDRE \j_3_2_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(j_7_2_reg_2246[1]),
        .Q(tmp_50_fu_1675_p3[3]),
        .R(j_3_2_reg_677));
  FDRE \j_3_2_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(j_7_2_reg_2246[2]),
        .Q(\j_3_2_reg_677_reg_n_6_[2] ),
        .R(j_3_2_reg_677));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_3_reg_1905[0]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[0] ),
        .O(j_3_fu_833_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_3_reg_1905[1]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[0] ),
        .I1(\j_1_reg_463_reg_n_6_[1] ),
        .O(j_3_fu_833_p2[1]));
  FDRE \j_3_reg_1905_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(j_3_fu_833_p2[0]),
        .Q(j_3_reg_1905[0]),
        .R(1'b0));
  FDRE \j_3_reg_1905_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(j_3_fu_833_p2[1]),
        .Q(j_3_reg_1905[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \j_4_reg_629[2]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state55),
        .O(j_4_reg_629));
  FDRE \j_4_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(j_7_reg_2144[0]),
        .Q(tmp_45_fu_1450_p3[2]),
        .R(j_4_reg_629));
  FDRE \j_4_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(j_7_reg_2144[1]),
        .Q(tmp_45_fu_1450_p3[3]),
        .R(j_4_reg_629));
  FDRE \j_4_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(j_7_reg_2144[2]),
        .Q(\j_4_reg_629_reg_n_6_[2] ),
        .R(j_4_reg_629));
  LUT1 #(
    .INIT(2'h1)) 
    \j_6_1_reg_1980[0]_i_1 
       (.I0(p_shl3_cast_fu_1002_p1[2]),
        .O(j_6_1_fu_1029_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_6_1_reg_1980[1]_i_1 
       (.I0(p_shl3_cast_fu_1002_p1[3]),
        .I1(p_shl3_cast_fu_1002_p1[2]),
        .O(j_6_1_fu_1029_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_6_1_reg_1980[2]_i_1 
       (.I0(p_shl3_cast_fu_1002_p1[4]),
        .I1(p_shl3_cast_fu_1002_p1[2]),
        .I2(p_shl3_cast_fu_1002_p1[3]),
        .O(j_6_1_fu_1029_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_6_1_reg_1980[3]_i_1 
       (.I0(p_shl3_cast_fu_1002_p1[5]),
        .I1(p_shl3_cast_fu_1002_p1[3]),
        .I2(p_shl3_cast_fu_1002_p1[4]),
        .I3(p_shl3_cast_fu_1002_p1[2]),
        .O(j_6_1_fu_1029_p2[3]));
  FDRE \j_6_1_reg_1980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(j_6_1_fu_1029_p2[0]),
        .Q(j_6_1_reg_1980[0]),
        .R(1'b0));
  FDRE \j_6_1_reg_1980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(j_6_1_fu_1029_p2[1]),
        .Q(j_6_1_reg_1980[1]),
        .R(1'b0));
  FDRE \j_6_1_reg_1980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(j_6_1_fu_1029_p2[2]),
        .Q(j_6_1_reg_1980[2]),
        .R(1'b0));
  FDRE \j_6_1_reg_1980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(j_6_1_fu_1029_p2[3]),
        .Q(j_6_1_reg_1980[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_6_2_reg_2021[0]_i_1 
       (.I0(p_shl4_cast_fu_1116_p1[2]),
        .O(j_6_2_fu_1143_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_6_2_reg_2021[1]_i_1 
       (.I0(p_shl4_cast_fu_1116_p1[3]),
        .I1(p_shl4_cast_fu_1116_p1[2]),
        .O(j_6_2_fu_1143_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_6_2_reg_2021[2]_i_1 
       (.I0(p_shl4_cast_fu_1116_p1[4]),
        .I1(p_shl4_cast_fu_1116_p1[2]),
        .I2(p_shl4_cast_fu_1116_p1[3]),
        .O(j_6_2_fu_1143_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_6_2_reg_2021[3]_i_1 
       (.I0(p_shl4_cast_fu_1116_p1[5]),
        .I1(p_shl4_cast_fu_1116_p1[3]),
        .I2(p_shl4_cast_fu_1116_p1[4]),
        .I3(p_shl4_cast_fu_1116_p1[2]),
        .O(j_6_2_fu_1143_p2[3]));
  FDRE \j_6_2_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(j_6_2_fu_1143_p2[0]),
        .Q(j_6_2_reg_2021[0]),
        .R(1'b0));
  FDRE \j_6_2_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(j_6_2_fu_1143_p2[1]),
        .Q(j_6_2_reg_2021[1]),
        .R(1'b0));
  FDRE \j_6_2_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(j_6_2_fu_1143_p2[2]),
        .Q(j_6_2_reg_2021[2]),
        .R(1'b0));
  FDRE \j_6_2_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(j_6_2_fu_1143_p2[3]),
        .Q(j_6_2_reg_2021[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_6_3_reg_2062[0]_i_1 
       (.I0(p_shl5_cast_fu_1230_p1[2]),
        .O(j_6_3_fu_1257_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_6_3_reg_2062[1]_i_1 
       (.I0(p_shl5_cast_fu_1230_p1[3]),
        .I1(p_shl5_cast_fu_1230_p1[2]),
        .O(j_6_3_fu_1257_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_6_3_reg_2062[2]_i_1 
       (.I0(p_shl5_cast_fu_1230_p1[4]),
        .I1(p_shl5_cast_fu_1230_p1[2]),
        .I2(p_shl5_cast_fu_1230_p1[3]),
        .O(j_6_3_fu_1257_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_6_3_reg_2062[3]_i_1 
       (.I0(p_shl5_cast_fu_1230_p1[5]),
        .I1(p_shl5_cast_fu_1230_p1[4]),
        .I2(p_shl5_cast_fu_1230_p1[2]),
        .I3(p_shl5_cast_fu_1230_p1[3]),
        .O(j_6_3_fu_1257_p2[3]));
  FDRE \j_6_3_reg_2062_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(j_6_3_fu_1257_p2[0]),
        .Q(j_6_3_reg_2062[0]),
        .R(1'b0));
  FDRE \j_6_3_reg_2062_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(j_6_3_fu_1257_p2[1]),
        .Q(j_6_3_reg_2062[1]),
        .R(1'b0));
  FDRE \j_6_3_reg_2062_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(j_6_3_fu_1257_p2[2]),
        .Q(j_6_3_reg_2062[2]),
        .R(1'b0));
  FDRE \j_6_3_reg_2062_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(j_6_3_fu_1257_p2[3]),
        .Q(j_6_3_reg_2062[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_6_4_reg_2103[0]_i_1 
       (.I0(p_shl6_cast_fu_1344_p1[2]),
        .O(j_6_4_fu_1371_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_6_4_reg_2103[1]_i_1 
       (.I0(p_shl6_cast_fu_1344_p1[3]),
        .I1(p_shl6_cast_fu_1344_p1[2]),
        .O(j_6_4_fu_1371_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_6_4_reg_2103[2]_i_1 
       (.I0(p_shl6_cast_fu_1344_p1[4]),
        .I1(p_shl6_cast_fu_1344_p1[2]),
        .I2(p_shl6_cast_fu_1344_p1[3]),
        .O(j_6_4_fu_1371_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_6_4_reg_2103[3]_i_1 
       (.I0(p_shl6_cast_fu_1344_p1[5]),
        .I1(p_shl6_cast_fu_1344_p1[4]),
        .I2(p_shl6_cast_fu_1344_p1[2]),
        .I3(p_shl6_cast_fu_1344_p1[3]),
        .O(j_6_4_fu_1371_p2[3]));
  FDRE \j_6_4_reg_2103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(j_6_4_fu_1371_p2[0]),
        .Q(j_6_4_reg_2103[0]),
        .R(1'b0));
  FDRE \j_6_4_reg_2103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(j_6_4_fu_1371_p2[1]),
        .Q(j_6_4_reg_2103[1]),
        .R(1'b0));
  FDRE \j_6_4_reg_2103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(j_6_4_fu_1371_p2[2]),
        .Q(j_6_4_reg_2103[2]),
        .R(1'b0));
  FDRE \j_6_4_reg_2103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state44),
        .D(j_6_4_fu_1371_p2[3]),
        .Q(j_6_4_reg_2103[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_6_reg_1939[0]_i_1 
       (.I0(p_shl2_cast_fu_894_p1[2]),
        .O(j_6_fu_915_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_6_reg_1939[1]_i_1 
       (.I0(p_shl2_cast_fu_894_p1[3]),
        .I1(p_shl2_cast_fu_894_p1[2]),
        .O(j_6_fu_915_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_6_reg_1939[2]_i_1 
       (.I0(p_shl2_cast_fu_894_p1[4]),
        .I1(p_shl2_cast_fu_894_p1[2]),
        .I2(p_shl2_cast_fu_894_p1[3]),
        .O(j_6_fu_915_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_6_reg_1939[3]_i_1 
       (.I0(p_shl2_cast_fu_894_p1[5]),
        .I1(p_shl2_cast_fu_894_p1[4]),
        .I2(p_shl2_cast_fu_894_p1[3]),
        .I3(p_shl2_cast_fu_894_p1[2]),
        .O(j_6_fu_915_p2[3]));
  FDRE \j_6_reg_1939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(j_6_fu_915_p2[0]),
        .Q(j_6_reg_1939[0]),
        .R(1'b0));
  FDRE \j_6_reg_1939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(j_6_fu_915_p2[1]),
        .Q(j_6_reg_1939[1]),
        .R(1'b0));
  FDRE \j_6_reg_1939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(j_6_fu_915_p2[2]),
        .Q(j_6_reg_1939[2]),
        .R(1'b0));
  FDRE \j_6_reg_1939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(j_6_fu_915_p2[3]),
        .Q(j_6_reg_1939[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_7_1_reg_2190[0]_i_1 
       (.I0(tmp_47_fu_1554_p3[2]),
        .I1(ap_CS_fsm_state60),
        .I2(j_7_1_reg_2190[0]),
        .O(\j_7_1_reg_2190[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_7_1_reg_2190[1]_i_1 
       (.I0(tmp_47_fu_1554_p3[3]),
        .I1(tmp_47_fu_1554_p3[2]),
        .I2(ap_CS_fsm_state60),
        .I3(j_7_1_reg_2190[1]),
        .O(\j_7_1_reg_2190[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \j_7_1_reg_2190[2]_i_1 
       (.I0(\j_3_1_reg_653_reg_n_6_[2] ),
        .I1(tmp_47_fu_1554_p3[2]),
        .I2(tmp_47_fu_1554_p3[3]),
        .I3(ap_CS_fsm_state60),
        .I4(j_7_1_reg_2190[2]),
        .O(\j_7_1_reg_2190[2]_i_1_n_6 ));
  FDRE \j_7_1_reg_2190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_1_reg_2190[0]_i_1_n_6 ),
        .Q(j_7_1_reg_2190[0]),
        .R(1'b0));
  FDRE \j_7_1_reg_2190_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_1_reg_2190[1]_i_1_n_6 ),
        .Q(j_7_1_reg_2190[1]),
        .R(1'b0));
  FDRE \j_7_1_reg_2190_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_1_reg_2190[2]_i_1_n_6 ),
        .Q(j_7_1_reg_2190[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_7_2_reg_2246[0]_i_1 
       (.I0(tmp_50_fu_1675_p3[2]),
        .I1(ap_CS_fsm_state69),
        .I2(j_7_2_reg_2246[0]),
        .O(\j_7_2_reg_2246[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_7_2_reg_2246[1]_i_1 
       (.I0(tmp_50_fu_1675_p3[3]),
        .I1(tmp_50_fu_1675_p3[2]),
        .I2(ap_CS_fsm_state69),
        .I3(j_7_2_reg_2246[1]),
        .O(\j_7_2_reg_2246[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \j_7_2_reg_2246[2]_i_1 
       (.I0(\j_3_2_reg_677_reg_n_6_[2] ),
        .I1(tmp_50_fu_1675_p3[2]),
        .I2(tmp_50_fu_1675_p3[3]),
        .I3(ap_CS_fsm_state69),
        .I4(j_7_2_reg_2246[2]),
        .O(\j_7_2_reg_2246[2]_i_1_n_6 ));
  FDRE \j_7_2_reg_2246_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_2_reg_2246[0]_i_1_n_6 ),
        .Q(j_7_2_reg_2246[0]),
        .R(1'b0));
  FDRE \j_7_2_reg_2246_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_2_reg_2246[1]_i_1_n_6 ),
        .Q(j_7_2_reg_2246[1]),
        .R(1'b0));
  FDRE \j_7_2_reg_2246_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_2_reg_2246[2]_i_1_n_6 ),
        .Q(j_7_2_reg_2246[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_7_reg_2144[0]_i_1 
       (.I0(tmp_45_fu_1450_p3[2]),
        .I1(ap_CS_fsm_state52),
        .I2(j_7_reg_2144[0]),
        .O(\j_7_reg_2144[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_7_reg_2144[1]_i_1 
       (.I0(tmp_45_fu_1450_p3[3]),
        .I1(tmp_45_fu_1450_p3[2]),
        .I2(ap_CS_fsm_state52),
        .I3(j_7_reg_2144[1]),
        .O(\j_7_reg_2144[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \j_7_reg_2144[2]_i_1 
       (.I0(\j_4_reg_629_reg_n_6_[2] ),
        .I1(tmp_45_fu_1450_p3[2]),
        .I2(tmp_45_fu_1450_p3[3]),
        .I3(ap_CS_fsm_state52),
        .I4(j_7_reg_2144[2]),
        .O(\j_7_reg_2144[2]_i_1_n_6 ));
  FDRE \j_7_reg_2144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_reg_2144[0]_i_1_n_6 ),
        .Q(j_7_reg_2144[0]),
        .R(1'b0));
  FDRE \j_7_reg_2144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_reg_2144[1]_i_1_n_6 ),
        .Q(j_7_reg_2144[1]),
        .R(1'b0));
  FDRE \j_7_reg_2144_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_7_reg_2144[2]_i_1_n_6 ),
        .Q(j_7_reg_2144[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \j_reg_441[0]_i_1 
       (.I0(\j_reg_441_reg_n_6_[0] ),
        .I1(ap_CS_fsm_state4),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(j_2_reg_1879[0]),
        .I4(j_reg_441),
        .O(\j_reg_441[0]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \j_reg_441[1]_i_1 
       (.I0(\j_reg_441_reg_n_6_[1] ),
        .I1(ap_CS_fsm_state4),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(j_2_reg_1879[1]),
        .I4(j_reg_441),
        .O(\j_reg_441[1]_i_1_n_6 ));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \j_reg_441[2]_i_1 
       (.I0(\j_reg_441_reg_n_6_[2] ),
        .I1(ap_CS_fsm_state4),
        .I2(\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .I3(j_2_reg_1879[2]),
        .I4(j_reg_441),
        .O(\j_reg_441[2]_i_1_n_6 ));
  LUT6 #(
    .INIT(64'h4444444404444444)) 
    \j_reg_441[2]_i_2 
       (.I0(weights_IH_we0),
        .I1(ap_CS_fsm_state2),
        .I2(p_shl_cast_fu_730_p1[2]),
        .I3(p_shl_cast_fu_730_p1[4]),
        .I4(p_shl_cast_fu_730_p1[5]),
        .I5(p_shl_cast_fu_730_p1[3]),
        .O(j_reg_441));
  FDRE \j_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_reg_441[0]_i_1_n_6 ),
        .Q(\j_reg_441_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \j_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_reg_441[1]_i_1_n_6 ),
        .Q(\j_reg_441_reg_n_6_[1] ),
        .R(1'b0));
  FDRE \j_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_reg_441[2]_i_1_n_6 ),
        .Q(\j_reg_441_reg_n_6_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \j_s_reg_509[3]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(\i_2_reg_485_reg_n_6_[1] ),
        .I2(\i_2_reg_485_reg_n_6_[0] ),
        .I3(\i_2_reg_485_reg_n_6_[2] ),
        .I4(\i_2_reg_485_reg_n_6_[3] ),
        .I5(ap_CS_fsm_state10),
        .O(j_s_reg_509));
  FDRE \j_s_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_6_reg_1939[0]),
        .Q(p_shl2_cast_fu_894_p1[2]),
        .R(j_s_reg_509));
  FDRE \j_s_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_6_reg_1939[1]),
        .Q(p_shl2_cast_fu_894_p1[3]),
        .R(j_s_reg_509));
  FDRE \j_s_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_6_reg_1939[2]),
        .Q(p_shl2_cast_fu_894_p1[4]),
        .R(j_s_reg_509));
  FDRE \j_s_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_6_reg_1939[3]),
        .Q(p_shl2_cast_fu_894_p1[5]),
        .R(j_s_reg_509));
  LUT1 #(
    .INIT(2'h1)) 
    \k_1_reg_1913[0]_i_1 
       (.I0(\k_reg_474_reg_n_6_[0] ),
        .O(k_1_fu_850_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_1_reg_1913[1]_i_1 
       (.I0(\k_reg_474_reg_n_6_[1] ),
        .I1(\k_reg_474_reg_n_6_[0] ),
        .O(k_1_fu_850_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_1_reg_1913[2]_i_1 
       (.I0(\k_reg_474_reg_n_6_[2] ),
        .I1(\k_reg_474_reg_n_6_[0] ),
        .I2(\k_reg_474_reg_n_6_[1] ),
        .O(k_1_fu_850_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \k_1_reg_1913[3]_i_1 
       (.I0(\k_reg_474_reg_n_6_[3] ),
        .I1(\k_reg_474_reg_n_6_[1] ),
        .I2(\k_reg_474_reg_n_6_[0] ),
        .I3(\k_reg_474_reg_n_6_[2] ),
        .O(k_1_fu_850_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \k_1_reg_1913[4]_i_1 
       (.I0(\k_reg_474_reg_n_6_[4] ),
        .I1(\k_reg_474_reg_n_6_[2] ),
        .I2(\k_reg_474_reg_n_6_[0] ),
        .I3(\k_reg_474_reg_n_6_[1] ),
        .I4(\k_reg_474_reg_n_6_[3] ),
        .O(k_1_fu_850_p2[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \k_1_reg_1913[5]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\M_AXIS_V_last_1_state_reg_n_6_[1] ),
        .I2(M_AXIS_V_data_1_ack_in63_in),
        .O(k_1_reg_19130));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \k_1_reg_1913[5]_i_2 
       (.I0(\k_reg_474_reg_n_6_[5] ),
        .I1(\k_reg_474_reg_n_6_[3] ),
        .I2(\k_reg_474_reg_n_6_[1] ),
        .I3(\k_reg_474_reg_n_6_[0] ),
        .I4(\k_reg_474_reg_n_6_[2] ),
        .I5(\k_reg_474_reg_n_6_[4] ),
        .O(k_1_fu_850_p2[5]));
  FDRE \k_1_reg_1913_reg[0] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[0]),
        .Q(k_1_reg_1913[0]),
        .R(1'b0));
  FDRE \k_1_reg_1913_reg[1] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[1]),
        .Q(k_1_reg_1913[1]),
        .R(1'b0));
  FDRE \k_1_reg_1913_reg[2] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[2]),
        .Q(k_1_reg_1913[2]),
        .R(1'b0));
  FDRE \k_1_reg_1913_reg[3] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[3]),
        .Q(k_1_reg_1913[3]),
        .R(1'b0));
  FDRE \k_1_reg_1913_reg[4] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[4]),
        .Q(k_1_reg_1913[4]),
        .R(1'b0));
  FDRE \k_1_reg_1913_reg[5] 
       (.C(ap_clk),
        .CE(k_1_reg_19130),
        .D(k_1_fu_850_p2[5]),
        .Q(k_1_reg_1913[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \k_reg_474[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(M_AXIS_V_data_1_ack_in63_in),
        .I2(ap_CS_fsm_state77),
        .O(\k_reg_474[5]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k_reg_474[5]_i_2 
       (.I0(M_AXIS_V_data_1_ack_in63_in),
        .I1(ap_CS_fsm_state77),
        .O(k_reg_474));
  FDRE \k_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[0]),
        .Q(\k_reg_474_reg_n_6_[0] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  FDRE \k_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[1]),
        .Q(\k_reg_474_reg_n_6_[1] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  FDRE \k_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[2]),
        .Q(\k_reg_474_reg_n_6_[2] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  FDRE \k_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[3]),
        .Q(\k_reg_474_reg_n_6_[3] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  FDRE \k_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[4]),
        .Q(\k_reg_474_reg_n_6_[4] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  FDRE \k_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(k_reg_474),
        .D(k_1_reg_1913[5]),
        .Q(\k_reg_474_reg_n_6_[5] ),
        .R(\k_reg_474[5]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_708[7]_i_1 
       (.I0(ap_CS_fsm_state59),
        .I1(ap_CS_fsm_state68),
        .O(reg_7080));
  FDRE \reg_708_reg[0] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [0]),
        .Q(reg_708[0]),
        .R(1'b0));
  FDRE \reg_708_reg[1] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [1]),
        .Q(reg_708[1]),
        .R(1'b0));
  FDRE \reg_708_reg[2] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [2]),
        .Q(reg_708[2]),
        .R(1'b0));
  FDRE \reg_708_reg[3] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [3]),
        .Q(reg_708[3]),
        .R(1'b0));
  FDRE \reg_708_reg[4] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [4]),
        .Q(reg_708[4]),
        .R(1'b0));
  FDRE \reg_708_reg[5] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [5]),
        .Q(reg_708[5]),
        .R(1'b0));
  FDRE \reg_708_reg[6] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [6]),
        .Q(reg_708[6]),
        .R(1'b0));
  FDRE \reg_708_reg[7] 
       (.C(ap_clk),
        .CE(reg_7080),
        .D(\AXISEnhanced_sigmeOg_rom_U/q0_reg [7]),
        .Q(reg_708[7]),
        .R(1'b0));
  design_1_AXISEnhanced_0_1_AXISEnhanced_sigmeOg sigmoid_arr_U
       (.ADDRARDADDR({values_output_layer_U_n_12,values_output_layer_U_n_13,values_output_layer_U_n_14,values_output_layer_U_n_15,values_output_layer_U_n_16,values_output_layer_U_n_17,values_output_layer_U_n_18,values_output_layer_U_n_19,values_output_layer_U_n_20,values_output_layer_U_n_21,values_output_layer_U_n_22}),
        .DOADO(\AXISEnhanced_sigmeOg_rom_U/q0_reg ),
        .M_AXIS_V_data_1_load_A(M_AXIS_V_data_1_load_A),
        .M_AXIS_V_data_1_load_B(M_AXIS_V_data_1_load_B),
        .M_AXIS_V_data_1_payload_A(M_AXIS_V_data_1_payload_A[1:0]),
        .\M_AXIS_V_data_1_payload_A_reg[0] (sigmoid_arr_U_n_15),
        .\M_AXIS_V_data_1_payload_A_reg[1] (sigmoid_arr_U_n_14),
        .M_AXIS_V_data_1_payload_B(M_AXIS_V_data_1_payload_B[1:0]),
        .\M_AXIS_V_data_1_payload_B_reg[0] (sigmoid_arr_U_n_17),
        .\M_AXIS_V_data_1_payload_B_reg[1] (sigmoid_arr_U_n_16),
        .Q({ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state69,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state51,\ap_CS_fsm_reg_n_6_[49] ,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18}),
        .\ap_CS_fsm_reg[18] (AXISEnhanced_mul_hbi_U5_n_33),
        .\ap_CS_fsm_reg[19] (AXISEnhanced_mul_hbi_U5_n_32),
        .\ap_CS_fsm_reg[34] (AXISEnhanced_mul_hbi_U5_n_31),
        .\ap_CS_fsm_reg[59] (values_output_layer_U_n_9),
        .\ap_CS_fsm_reg[59]_0 (values_output_layer_U_n_8),
        .\ap_CS_fsm_reg[66] (values_output_layer_U_n_11),
        .\ap_CS_fsm_reg[68] (values_output_layer_U_n_10),
        .ap_clk(ap_clk),
        .d0(d0[7:0]),
        .q0_reg(sigmoid_arr_U_n_34),
        .\q0_reg[10] ({values_hidden_layer_U_n_23,values_hidden_layer_U_n_24,values_hidden_layer_U_n_25,values_hidden_layer_U_n_26,values_hidden_layer_U_n_27,values_hidden_layer_U_n_28,values_hidden_layer_U_n_29,values_hidden_layer_U_n_30,values_hidden_layer_U_n_31,values_hidden_layer_U_n_32,values_hidden_layer_U_n_33}),
        .\q0_reg[7] ({sigmoid_arr_U_n_26,sigmoid_arr_U_n_27,sigmoid_arr_U_n_28,sigmoid_arr_U_n_29,sigmoid_arr_U_n_30,sigmoid_arr_U_n_31,sigmoid_arr_U_n_32,sigmoid_arr_U_n_33}),
        .q0_reg_0(sigmoid_arr_U_n_35),
        .q0_reg_1(sigmoid_arr_U_n_36),
        .q0_reg_2(sigmoid_arr_U_n_37),
        .q0_reg_3(sigmoid_arr_U_n_38),
        .q0_reg_4(sigmoid_arr_U_n_39),
        .q0_reg_5(sigmoid_arr_U_n_40),
        .q0_reg_6(sigmoid_arr_U_n_41),
        .q0_reg_7(sigmoid_arr_U_n_42),
        .q0_reg_8(sigmoid_arr_U_n_43),
        .q0_reg_9(sigmoid_arr_U_n_44),
        .\reg_708_reg[7] (reg_708),
        .\tmp_17_1_reg_2218_reg[10] (tmp_17_1_reg_2218),
        .\tmp_17_reg_2154_reg[0] (values_output_layer_U_n_6),
        .tmp_18_1_reg_2228(tmp_18_1_reg_2228),
        .\tmp_18_1_reg_2228_reg[0] (sigmoid_arr_U_n_45),
        .\tmp_24_reg_2172_reg[10] (tmp_24_reg_2172),
        .\values_hidden_layer_1_reg_592_reg[0] (\values_hidden_layer_1_reg_592_reg_n_6_[0] ),
        .\values_hidden_layer_1_reg_592_reg[1] (\values_hidden_layer_1_reg_592_reg_n_6_[1] ),
        .\values_hidden_layer_1_reg_592_reg[2] (\values_hidden_layer_1_reg_592_reg_n_6_[2] ),
        .\values_hidden_layer_1_reg_592_reg[3] (\values_hidden_layer_1_reg_592_reg_n_6_[3] ),
        .\values_hidden_layer_1_reg_592_reg[4] (\values_hidden_layer_1_reg_592_reg_n_6_[4] ),
        .\values_hidden_layer_1_reg_592_reg[5] (\values_hidden_layer_1_reg_592_reg_n_6_[5] ),
        .\values_hidden_layer_1_reg_592_reg[6] (\values_hidden_layer_1_reg_592_reg_n_6_[6] ),
        .\values_hidden_layer_1_reg_592_reg[7] (\values_hidden_layer_1_reg_592_reg_n_6_[7] ),
        .\values_hidden_layer_2_reg_496_reg[0] (\values_hidden_layer_2_reg_496_reg_n_6_[0] ),
        .\values_hidden_layer_2_reg_496_reg[1] (\values_hidden_layer_2_reg_496_reg_n_6_[1] ),
        .\values_hidden_layer_2_reg_496_reg[2] (\values_hidden_layer_2_reg_496_reg_n_6_[2] ),
        .\values_hidden_layer_2_reg_496_reg[3] (\values_hidden_layer_2_reg_496_reg_n_6_[3] ),
        .\values_hidden_layer_2_reg_496_reg[4] (\values_hidden_layer_2_reg_496_reg_n_6_[4] ),
        .\values_hidden_layer_2_reg_496_reg[5] (\values_hidden_layer_2_reg_496_reg_n_6_[5] ),
        .\values_hidden_layer_2_reg_496_reg[6] (\values_hidden_layer_2_reg_496_reg_n_6_[6] ),
        .\values_hidden_layer_2_reg_496_reg[7] (\values_hidden_layer_2_reg_496_reg_n_6_[7] ),
        .\values_hidden_layer_5_reg_520_reg[0] (\values_hidden_layer_5_reg_520_reg_n_6_[0] ),
        .\values_hidden_layer_5_reg_520_reg[1] (\values_hidden_layer_5_reg_520_reg_n_6_[1] ),
        .\values_hidden_layer_5_reg_520_reg[2] (\values_hidden_layer_5_reg_520_reg_n_6_[2] ),
        .\values_hidden_layer_5_reg_520_reg[3] (\values_hidden_layer_5_reg_520_reg_n_6_[3] ),
        .\values_hidden_layer_5_reg_520_reg[4] (\values_hidden_layer_5_reg_520_reg_n_6_[4] ),
        .\values_hidden_layer_5_reg_520_reg[5] (\values_hidden_layer_5_reg_520_reg_n_6_[5] ),
        .\values_hidden_layer_5_reg_520_reg[6] (\values_hidden_layer_5_reg_520_reg_n_6_[6] ),
        .\values_hidden_layer_5_reg_520_reg[7] (\values_hidden_layer_5_reg_520_reg_n_6_[7] ),
        .\values_hidden_layer_7_reg_568_reg[0] (\values_hidden_layer_7_reg_568_reg_n_6_[0] ),
        .\values_hidden_layer_7_reg_568_reg[1] (\values_hidden_layer_7_reg_568_reg_n_6_[1] ),
        .\values_hidden_layer_7_reg_568_reg[2] (\values_hidden_layer_7_reg_568_reg_n_6_[2] ),
        .\values_hidden_layer_7_reg_568_reg[3] (\values_hidden_layer_7_reg_568_reg_n_6_[3] ),
        .\values_hidden_layer_7_reg_568_reg[4] (\values_hidden_layer_7_reg_568_reg_n_6_[4] ),
        .\values_hidden_layer_7_reg_568_reg[5] (\values_hidden_layer_7_reg_568_reg_n_6_[5] ),
        .\values_hidden_layer_7_reg_568_reg[6] (\values_hidden_layer_7_reg_568_reg_n_6_[6] ),
        .\values_hidden_layer_7_reg_568_reg[7] (\values_hidden_layer_7_reg_568_reg_n_6_[7] ),
        .\values_hidden_layer_8_reg_544_reg[0] (\values_hidden_layer_8_reg_544_reg_n_6_[0] ),
        .\values_hidden_layer_8_reg_544_reg[1] (\values_hidden_layer_8_reg_544_reg_n_6_[1] ),
        .\values_hidden_layer_8_reg_544_reg[2] (\values_hidden_layer_8_reg_544_reg_n_6_[2] ),
        .\values_hidden_layer_8_reg_544_reg[3] (\values_hidden_layer_8_reg_544_reg_n_6_[3] ),
        .\values_hidden_layer_8_reg_544_reg[4] (\values_hidden_layer_8_reg_544_reg_n_6_[4] ),
        .\values_hidden_layer_8_reg_544_reg[5] (\values_hidden_layer_8_reg_544_reg_n_6_[5] ),
        .\values_hidden_layer_8_reg_544_reg[6] (\values_hidden_layer_8_reg_544_reg_n_6_[6] ),
        .\values_hidden_layer_8_reg_544_reg[7] (\values_hidden_layer_8_reg_544_reg_n_6_[7] ),
        .\values_output_layer_2_reg_616_reg[0] (\values_output_layer_2_reg_616_reg_n_6_[0] ),
        .\values_output_layer_2_reg_616_reg[1] (\values_output_layer_2_reg_616_reg_n_6_[1] ),
        .\values_output_layer_2_reg_616_reg[2] (\values_output_layer_2_reg_616_reg_n_6_[2] ),
        .\values_output_layer_2_reg_616_reg[3] (\values_output_layer_2_reg_616_reg_n_6_[3] ),
        .\values_output_layer_2_reg_616_reg[4] (\values_output_layer_2_reg_616_reg_n_6_[4] ),
        .\values_output_layer_2_reg_616_reg[5] (\values_output_layer_2_reg_616_reg_n_6_[5] ),
        .\values_output_layer_2_reg_616_reg[6] (\values_output_layer_2_reg_616_reg_n_6_[6] ),
        .\values_output_layer_2_reg_616_reg[7] (\values_output_layer_2_reg_616_reg_n_6_[7] ),
        .\values_output_layer_5_reg_640_reg[0] (\values_output_layer_5_reg_640_reg_n_6_[0] ),
        .\values_output_layer_5_reg_640_reg[1] (\values_output_layer_5_reg_640_reg_n_6_[1] ),
        .\values_output_layer_5_reg_640_reg[2] (\values_output_layer_5_reg_640_reg_n_6_[2] ),
        .\values_output_layer_5_reg_640_reg[3] (\values_output_layer_5_reg_640_reg_n_6_[3] ),
        .\values_output_layer_5_reg_640_reg[4] (\values_output_layer_5_reg_640_reg_n_6_[4] ),
        .\values_output_layer_5_reg_640_reg[5] (\values_output_layer_5_reg_640_reg_n_6_[5] ),
        .\values_output_layer_5_reg_640_reg[6] (\values_output_layer_5_reg_640_reg_n_6_[6] ),
        .\values_output_layer_5_reg_640_reg[7] (\values_output_layer_5_reg_640_reg_n_6_[7] ),
        .\values_output_layer_8_reg_664_reg[0] (\values_output_layer_8_reg_664_reg_n_6_[0] ),
        .\values_output_layer_8_reg_664_reg[1] (\values_output_layer_8_reg_664_reg_n_6_[1] ),
        .\values_output_layer_8_reg_664_reg[2] (\values_output_layer_8_reg_664_reg_n_6_[2] ),
        .\values_output_layer_8_reg_664_reg[3] (\values_output_layer_8_reg_664_reg_n_6_[3] ),
        .\values_output_layer_8_reg_664_reg[4] (\values_output_layer_8_reg_664_reg_n_6_[4] ),
        .\values_output_layer_8_reg_664_reg[5] (\values_output_layer_8_reg_664_reg_n_6_[5] ),
        .\values_output_layer_8_reg_664_reg[6] (\values_output_layer_8_reg_664_reg_n_6_[6] ),
        .\values_output_layer_8_reg_664_reg[7] (\values_output_layer_8_reg_664_reg_n_6_[7] ));
  design_1_AXISEnhanced_0_1_AXISEnhanced_testdEe test_data_U
       (.A({test_data_U_n_6,test_data_U_n_7,test_data_U_n_8,test_data_U_n_9,test_data_U_n_10,test_data_U_n_11,test_data_U_n_12,test_data_U_n_13,test_data_U_n_14,test_data_U_n_15,test_data_U_n_16,test_data_U_n_17,test_data_U_n_18,test_data_U_n_19,test_data_U_n_20,test_data_U_n_21}),
        .Q(S_AXIS_V_data_0_payload_B),
        .\S_AXIS_V_data_0_payload_A_reg[15] (S_AXIS_V_data_0_payload_A),
        .S_AXIS_V_data_0_sel(S_AXIS_V_data_0_sel),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .\ap_CS_fsm_reg[27] (weights_IH_U_n_23),
        .\ap_CS_fsm_reg[27]_0 (weights_IH_U_n_24),
        .\ap_CS_fsm_reg[43] ({ap_CS_fsm_state44,ap_CS_fsm_state36,ap_CS_fsm_state28,ap_CS_fsm_state20,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .d0(test_data_d0),
        .\i_2_cast_reg_1918_reg[3] (i_2_cast_reg_1918_reg__0),
        .\j_2_1_reg_533_reg[3] (p_shl3_cast_fu_1002_p1),
        .\j_2_2_reg_557_reg[3] (p_shl4_cast_fu_1116_p1[5:3]),
        .\j_2_3_reg_581_reg[3] (p_shl5_cast_fu_1230_p1),
        .\j_2_4_reg_605_reg[3] (p_shl6_cast_fu_1344_p1[5:3]),
        .\j_s_reg_509_reg[3] (p_shl2_cast_fu_894_p1),
        .p_0_in(test_data_we0));
  FDRE \tmp_10_1_reg_2208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_21),
        .Q(tmp_10_1_reg_2208[0]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_11),
        .Q(tmp_10_1_reg_2208[10]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_10),
        .Q(tmp_10_1_reg_2208[11]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_9),
        .Q(tmp_10_1_reg_2208[12]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_8),
        .Q(tmp_10_1_reg_2208[13]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_7),
        .Q(tmp_10_1_reg_2208[14]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_6),
        .Q(tmp_10_1_reg_2208[15]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_20),
        .Q(tmp_10_1_reg_2208[1]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_19),
        .Q(tmp_10_1_reg_2208[2]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_18),
        .Q(tmp_10_1_reg_2208[3]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_17),
        .Q(tmp_10_1_reg_2208[4]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_16),
        .Q(tmp_10_1_reg_2208[5]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_15),
        .Q(tmp_10_1_reg_2208[6]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_14),
        .Q(tmp_10_1_reg_2208[7]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_13),
        .Q(tmp_10_1_reg_2208[8]),
        .R(1'b0));
  FDRE \tmp_10_1_reg_2208_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(AXISEnhanced_mul_hbi_U5_n_12),
        .Q(tmp_10_1_reg_2208[9]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_21),
        .Q(tmp_10_2_reg_2264[0]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_11),
        .Q(tmp_10_2_reg_2264[10]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_10),
        .Q(tmp_10_2_reg_2264[11]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_9),
        .Q(tmp_10_2_reg_2264[12]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_8),
        .Q(tmp_10_2_reg_2264[13]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_7),
        .Q(tmp_10_2_reg_2264[14]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_6),
        .Q(tmp_10_2_reg_2264[15]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_20),
        .Q(tmp_10_2_reg_2264[1]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_19),
        .Q(tmp_10_2_reg_2264[2]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_18),
        .Q(tmp_10_2_reg_2264[3]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_17),
        .Q(tmp_10_2_reg_2264[4]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_16),
        .Q(tmp_10_2_reg_2264[5]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_15),
        .Q(tmp_10_2_reg_2264[6]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_14),
        .Q(tmp_10_2_reg_2264[7]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_13),
        .Q(tmp_10_2_reg_2264[8]),
        .R(1'b0));
  FDRE \tmp_10_2_reg_2264_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(AXISEnhanced_mul_hbi_U5_n_12),
        .Q(tmp_10_2_reg_2264[9]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_33),
        .Q(tmp_17_1_reg_2218[0]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(tmp_17_2_cast_fu_1766_p1),
        .Q(tmp_17_1_reg_2218[10]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_32),
        .Q(tmp_17_1_reg_2218[1]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_31),
        .Q(tmp_17_1_reg_2218[2]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_30),
        .Q(tmp_17_1_reg_2218[3]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_29),
        .Q(tmp_17_1_reg_2218[4]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_28),
        .Q(tmp_17_1_reg_2218[5]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_27),
        .Q(tmp_17_1_reg_2218[6]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_26),
        .Q(tmp_17_1_reg_2218[7]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_25),
        .Q(tmp_17_1_reg_2218[8]),
        .R(1'b0));
  FDRE \tmp_17_1_reg_2218_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(values_output_layer_U_n_24),
        .Q(tmp_17_1_reg_2218[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_17_reg_2154[0]_i_1 
       (.I0(tmp_17_fu_1481_p2),
        .I1(\j_4_reg_629_reg_n_6_[2] ),
        .I2(tmp_45_fu_1450_p3[2]),
        .I3(tmp_45_fu_1450_p3[3]),
        .I4(ap_CS_fsm_state52),
        .I5(\tmp_17_reg_2154_reg_n_6_[0] ),
        .O(\tmp_17_reg_2154[0]_i_1_n_6 ));
  FDRE \tmp_17_reg_2154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_17_reg_2154[0]_i_1_n_6 ),
        .Q(\tmp_17_reg_2154_reg_n_6_[0] ),
        .R(1'b0));
  FDRE \tmp_18_1_reg_2228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sigmoid_arr_U_n_45),
        .Q(tmp_18_1_reg_2228),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_reg_1858[2]_i_1 
       (.I0(p_shl_cast_fu_730_p1[4]),
        .I1(p_shl_cast_fu_730_p1[2]),
        .O(tmp_1_fu_734_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_1_reg_1858[3]_i_1 
       (.I0(p_shl_cast_fu_730_p1[2]),
        .I1(p_shl_cast_fu_730_p1[4]),
        .I2(p_shl_cast_fu_730_p1[3]),
        .I3(p_shl_cast_fu_730_p1[5]),
        .O(tmp_1_fu_734_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h1A70)) 
    \tmp_1_reg_1858[4]_i_1 
       (.I0(p_shl_cast_fu_730_p1[3]),
        .I1(p_shl_cast_fu_730_p1[2]),
        .I2(p_shl_cast_fu_730_p1[4]),
        .I3(p_shl_cast_fu_730_p1[5]),
        .O(tmp_1_fu_734_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h644C)) 
    \tmp_1_reg_1858[5]_i_1 
       (.I0(p_shl_cast_fu_730_p1[4]),
        .I1(p_shl_cast_fu_730_p1[5]),
        .I2(p_shl_cast_fu_730_p1[2]),
        .I3(p_shl_cast_fu_730_p1[3]),
        .O(tmp_1_fu_734_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \tmp_1_reg_1858[6]_i_1 
       (.I0(p_shl_cast_fu_730_p1[4]),
        .I1(p_shl_cast_fu_730_p1[5]),
        .I2(p_shl_cast_fu_730_p1[2]),
        .I3(p_shl_cast_fu_730_p1[3]),
        .O(tmp_1_fu_734_p2[6]));
  FDRE \tmp_1_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_shl_cast_fu_730_p1[2]),
        .Q(tmp_1_reg_1858[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_shl_cast_fu_730_p1[3]),
        .Q(tmp_1_reg_1858[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_1_fu_734_p2[2]),
        .Q(tmp_1_reg_1858[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_1_fu_734_p2[3]),
        .Q(tmp_1_reg_1858[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_1_fu_734_p2[4]),
        .Q(tmp_1_reg_1858[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_1_fu_734_p2[5]),
        .Q(tmp_1_reg_1858[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_1_fu_734_p2[6]),
        .Q(tmp_1_reg_1858[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_21),
        .Q(tmp_21_reg_2162[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_11),
        .Q(tmp_21_reg_2162[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_10),
        .Q(tmp_21_reg_2162[11]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_9),
        .Q(tmp_21_reg_2162[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_8),
        .Q(tmp_21_reg_2162[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_7),
        .Q(tmp_21_reg_2162[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_6),
        .Q(tmp_21_reg_2162[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_20),
        .Q(tmp_21_reg_2162[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_19),
        .Q(tmp_21_reg_2162[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_18),
        .Q(tmp_21_reg_2162[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_17),
        .Q(tmp_21_reg_2162[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_16),
        .Q(tmp_21_reg_2162[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_15),
        .Q(tmp_21_reg_2162[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_14),
        .Q(tmp_21_reg_2162[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_13),
        .Q(tmp_21_reg_2162[8]),
        .R(1'b0));
  FDRE \tmp_21_reg_2162_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(AXISEnhanced_mul_hbi_U5_n_12),
        .Q(tmp_21_reg_2162[9]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_33),
        .Q(tmp_24_reg_2172[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(tmp_17_2_cast_fu_1766_p1),
        .Q(tmp_24_reg_2172[10]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_32),
        .Q(tmp_24_reg_2172[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_31),
        .Q(tmp_24_reg_2172[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_30),
        .Q(tmp_24_reg_2172[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_29),
        .Q(tmp_24_reg_2172[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_28),
        .Q(tmp_24_reg_2172[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_27),
        .Q(tmp_24_reg_2172[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_26),
        .Q(tmp_24_reg_2172[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_25),
        .Q(tmp_24_reg_2172[8]),
        .R(1'b0));
  FDRE \tmp_24_reg_2172_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state58),
        .D(values_output_layer_U_n_24),
        .Q(tmp_24_reg_2172[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \tmp_2_1_reg_1990[0]_i_1 
       (.I0(tmp_2_1_fu_1035_p2),
        .I1(p_shl3_cast_fu_1002_p1[3]),
        .I2(\tmp_2_1_reg_1990[0]_i_2_n_6 ),
        .I3(p_shl3_cast_fu_1002_p1[5]),
        .I4(ap_CS_fsm_state20),
        .I5(\tmp_2_1_reg_1990_reg_n_6_[0] ),
        .O(\tmp_2_1_reg_1990[0]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_1_reg_1990[0]_i_2 
       (.I0(p_shl3_cast_fu_1002_p1[4]),
        .I1(p_shl3_cast_fu_1002_p1[2]),
        .O(\tmp_2_1_reg_1990[0]_i_2_n_6 ));
  FDRE \tmp_2_1_reg_1990_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_1_reg_1990[0]_i_1_n_6 ),
        .Q(\tmp_2_1_reg_1990_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_2_reg_2031[0]_i_1 
       (.I0(tmp_2_2_fu_1149_p2),
        .I1(ap_NS_fsm[31]),
        .I2(\tmp_2_2_reg_2031_reg_n_6_[0] ),
        .O(\tmp_2_2_reg_2031[0]_i_1_n_6 ));
  FDRE \tmp_2_2_reg_2031_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_2_reg_2031[0]_i_1_n_6 ),
        .Q(\tmp_2_2_reg_2031_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_3_reg_2072[0]_i_1 
       (.I0(tmp_2_3_fu_1263_p2),
        .I1(\ap_CS_fsm[39]_i_1_n_6 ),
        .I2(\tmp_2_3_reg_2072_reg_n_6_[0] ),
        .O(\tmp_2_3_reg_2072[0]_i_1_n_6 ));
  FDRE \tmp_2_3_reg_2072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_3_reg_2072[0]_i_1_n_6 ),
        .Q(\tmp_2_3_reg_2072_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_4_reg_2113[0]_i_1 
       (.I0(tmp_2_4_fu_1377_p2),
        .I1(\ap_CS_fsm[47]_i_1_n_6 ),
        .I2(\tmp_2_4_reg_2113_reg_n_6_[0] ),
        .O(\tmp_2_4_reg_2113[0]_i_1_n_6 ));
  FDRE \tmp_2_4_reg_2113_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_4_reg_2113[0]_i_1_n_6 ),
        .Q(\tmp_2_4_reg_2113_reg_n_6_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_1949[0]_i_1 
       (.I0(tmp_2_fu_921_p2),
        .I1(\ap_CS_fsm[15]_i_1_n_6 ),
        .I2(\tmp_2_reg_1949_reg_n_6_[0] ),
        .O(\tmp_2_reg_1949[0]_i_1_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_2_reg_1949[0]_i_3 
       (.I0(tmp_31_fu_927_p4[1]),
        .I1(tmp_31_fu_927_p4[0]),
        .O(\tmp_2_reg_1949[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_reg_1949[0]_i_4 
       (.I0(tmp_31_fu_927_p4[5]),
        .I1(tmp_31_fu_927_p4[4]),
        .O(\tmp_2_reg_1949[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_2_reg_1949[0]_i_5 
       (.I0(tmp_31_fu_927_p4[2]),
        .I1(tmp_31_fu_927_p4[3]),
        .O(\tmp_2_reg_1949[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_reg_1949[0]_i_6 
       (.I0(tmp_31_fu_927_p4[4]),
        .I1(tmp_31_fu_927_p4[5]),
        .O(\tmp_2_reg_1949[0]_i_6_n_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_reg_1949[0]_i_7 
       (.I0(tmp_31_fu_927_p4[3]),
        .I1(tmp_31_fu_927_p4[2]),
        .O(\tmp_2_reg_1949[0]_i_7_n_6 ));
  FDRE \tmp_2_reg_1949_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_reg_1949[0]_i_1_n_6 ),
        .Q(\tmp_2_reg_1949_reg_n_6_[0] ),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1949_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\NLW_tmp_2_reg_1949_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_2_fu_921_p2,\tmp_2_reg_1949_reg[0]_i_2_n_9 }),
        .CYINIT(\tmp_2_reg_1949[0]_i_3_n_6 ),
        .DI({1'b0,1'b0,\tmp_2_reg_1949[0]_i_4_n_6 ,\tmp_2_reg_1949[0]_i_5_n_6 }),
        .O(\NLW_tmp_2_reg_1949_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_2_reg_1949[0]_i_6_n_6 ,\tmp_2_reg_1949[0]_i_7_n_6 }));
  FDRE \tmp_4_1_reg_1998_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[0]),
        .Q(tmp_4_1_reg_1998[0]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[10]),
        .Q(tmp_4_1_reg_1998[10]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[11]),
        .Q(tmp_4_1_reg_1998[11]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[12]),
        .Q(tmp_4_1_reg_1998[12]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[13]),
        .Q(tmp_4_1_reg_1998[13]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[14]),
        .Q(tmp_4_1_reg_1998[14]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[15]),
        .Q(tmp_4_1_reg_1998[15]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[1]),
        .Q(tmp_4_1_reg_1998[1]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[2]),
        .Q(tmp_4_1_reg_1998[2]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[3]),
        .Q(tmp_4_1_reg_1998[3]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[4]),
        .Q(tmp_4_1_reg_1998[4]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[5]),
        .Q(tmp_4_1_reg_1998[5]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[6]),
        .Q(tmp_4_1_reg_1998[6]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[7]),
        .Q(tmp_4_1_reg_1998[7]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[8]),
        .Q(tmp_4_1_reg_1998[8]),
        .R(1'b0));
  FDRE \tmp_4_1_reg_1998_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_0_in[9]),
        .Q(tmp_4_1_reg_1998[9]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[0]),
        .Q(tmp_4_2_reg_2039[0]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[10]),
        .Q(tmp_4_2_reg_2039[10]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[11]),
        .Q(tmp_4_2_reg_2039[11]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[12]),
        .Q(tmp_4_2_reg_2039[12]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[13]),
        .Q(tmp_4_2_reg_2039[13]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[14]),
        .Q(tmp_4_2_reg_2039[14]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[15]),
        .Q(tmp_4_2_reg_2039[15]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[1]),
        .Q(tmp_4_2_reg_2039[1]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[2]),
        .Q(tmp_4_2_reg_2039[2]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[3]),
        .Q(tmp_4_2_reg_2039[3]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[4]),
        .Q(tmp_4_2_reg_2039[4]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[5]),
        .Q(tmp_4_2_reg_2039[5]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[6]),
        .Q(tmp_4_2_reg_2039[6]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[7]),
        .Q(tmp_4_2_reg_2039[7]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[8]),
        .Q(tmp_4_2_reg_2039[8]),
        .R(1'b0));
  FDRE \tmp_4_2_reg_2039_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(p_0_in[9]),
        .Q(tmp_4_2_reg_2039[9]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[0]),
        .Q(tmp_4_3_reg_2080[0]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[10]),
        .Q(tmp_4_3_reg_2080[10]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[11]),
        .Q(tmp_4_3_reg_2080[11]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[12]),
        .Q(tmp_4_3_reg_2080[12]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[13]),
        .Q(tmp_4_3_reg_2080[13]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[14]),
        .Q(tmp_4_3_reg_2080[14]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[15]),
        .Q(tmp_4_3_reg_2080[15]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[1]),
        .Q(tmp_4_3_reg_2080[1]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[2]),
        .Q(tmp_4_3_reg_2080[2]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[3]),
        .Q(tmp_4_3_reg_2080[3]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[4]),
        .Q(tmp_4_3_reg_2080[4]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[5]),
        .Q(tmp_4_3_reg_2080[5]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[6]),
        .Q(tmp_4_3_reg_2080[6]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[7]),
        .Q(tmp_4_3_reg_2080[7]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[8]),
        .Q(tmp_4_3_reg_2080[8]),
        .R(1'b0));
  FDRE \tmp_4_3_reg_2080_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(p_0_in[9]),
        .Q(tmp_4_3_reg_2080[9]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[0]),
        .Q(tmp_4_4_reg_2121[0]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[10]),
        .Q(tmp_4_4_reg_2121[10]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[11]),
        .Q(tmp_4_4_reg_2121[11]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[12]),
        .Q(tmp_4_4_reg_2121[12]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[13]),
        .Q(tmp_4_4_reg_2121[13]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[14]),
        .Q(tmp_4_4_reg_2121[14]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[15]),
        .Q(tmp_4_4_reg_2121[15]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[1]),
        .Q(tmp_4_4_reg_2121[1]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[2]),
        .Q(tmp_4_4_reg_2121[2]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[3]),
        .Q(tmp_4_4_reg_2121[3]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[4]),
        .Q(tmp_4_4_reg_2121[4]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[5]),
        .Q(tmp_4_4_reg_2121[5]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[6]),
        .Q(tmp_4_4_reg_2121[6]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[7]),
        .Q(tmp_4_4_reg_2121[7]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[8]),
        .Q(tmp_4_4_reg_2121[8]),
        .R(1'b0));
  FDRE \tmp_4_4_reg_2121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(p_0_in[9]),
        .Q(tmp_4_4_reg_2121[9]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[0]),
        .Q(tmp_4_reg_1957[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[10]),
        .Q(tmp_4_reg_1957[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[11]),
        .Q(tmp_4_reg_1957[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[12]),
        .Q(tmp_4_reg_1957[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[13]),
        .Q(tmp_4_reg_1957[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[14]),
        .Q(tmp_4_reg_1957[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[15]),
        .Q(tmp_4_reg_1957[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[1]),
        .Q(tmp_4_reg_1957[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[2]),
        .Q(tmp_4_reg_1957[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[3]),
        .Q(tmp_4_reg_1957[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[4]),
        .Q(tmp_4_reg_1957[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[5]),
        .Q(tmp_4_reg_1957[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[6]),
        .Q(tmp_4_reg_1957[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[7]),
        .Q(tmp_4_reg_1957[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[8]),
        .Q(tmp_4_reg_1957[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_1957_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(p_0_in[9]),
        .Q(tmp_4_reg_1957[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_6_reg_1884[2]_i_1 
       (.I0(\i_1_reg_452_reg_n_6_[2] ),
        .I1(tmp_3_fu_787_p3[2]),
        .I2(tmp_3_fu_787_p3[3]),
        .O(tmp_6_fu_795_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h58)) 
    \tmp_6_reg_1884[3]_i_1 
       (.I0(tmp_3_fu_787_p3[3]),
        .I1(tmp_3_fu_787_p3[2]),
        .I2(\i_1_reg_452_reg_n_6_[2] ),
        .O(tmp_6_fu_795_p2[3]));
  FDRE \tmp_6_reg_1884_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(tmp_3_fu_787_p3[2]),
        .Q(tmp_6_reg_1884[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1884_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(tmp_6_fu_795_p2[2]),
        .Q(tmp_6_reg_1884[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1884_reg[3] 
       (.C(ap_clk),
        .CE(i_4_reg_18920),
        .D(tmp_6_fu_795_p2[3]),
        .Q(tmp_6_reg_1884[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \tmp_8_1_reg_2200[0]_i_1 
       (.I0(tmp_8_1_fu_1591_p2),
        .I1(\j_3_1_reg_653_reg_n_6_[2] ),
        .I2(tmp_47_fu_1554_p3[3]),
        .I3(tmp_47_fu_1554_p3[2]),
        .I4(ap_CS_fsm_state60),
        .I5(\tmp_8_1_reg_2200_reg_n_6_[0] ),
        .O(\tmp_8_1_reg_2200[0]_i_1_n_6 ));
  FDRE \tmp_8_1_reg_2200_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_1_reg_2200[0]_i_1_n_6 ),
        .Q(\tmp_8_1_reg_2200_reg_n_6_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \tmp_8_2_reg_2256[0]_i_1 
       (.I0(tmp_8_2_fu_1712_p2),
        .I1(tmp_50_fu_1675_p3[3]),
        .I2(tmp_50_fu_1675_p3[2]),
        .I3(\j_3_2_reg_677_reg_n_6_[2] ),
        .I4(ap_CS_fsm_state69),
        .I5(\tmp_8_2_reg_2256_reg_n_6_[0] ),
        .O(\tmp_8_2_reg_2256[0]_i_1_n_6 ));
  FDRE \tmp_8_2_reg_2256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_2_reg_2256[0]_i_1_n_6 ),
        .Q(\tmp_8_2_reg_2256_reg_n_6_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[0]_i_2 
       (.I0(tmp_4_4_reg_2121[3]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[3] ),
        .O(\values_hidden_layer_1_reg_592[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[0]_i_3 
       (.I0(tmp_4_4_reg_2121[2]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[2] ),
        .O(\values_hidden_layer_1_reg_592[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[0]_i_4 
       (.I0(tmp_4_4_reg_2121[1]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[1] ),
        .O(\values_hidden_layer_1_reg_592[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[0]_i_5 
       (.I0(tmp_4_4_reg_2121[0]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[0] ),
        .O(\values_hidden_layer_1_reg_592[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[12]_i_2 
       (.I0(tmp_4_4_reg_2121[15]),
        .I1(tmp_59_fu_1383_p4[5]),
        .O(\values_hidden_layer_1_reg_592[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[12]_i_3 
       (.I0(tmp_4_4_reg_2121[14]),
        .I1(tmp_59_fu_1383_p4[4]),
        .O(\values_hidden_layer_1_reg_592[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[12]_i_4 
       (.I0(tmp_4_4_reg_2121[13]),
        .I1(tmp_59_fu_1383_p4[3]),
        .O(\values_hidden_layer_1_reg_592[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[12]_i_5 
       (.I0(tmp_4_4_reg_2121[12]),
        .I1(tmp_59_fu_1383_p4[2]),
        .O(\values_hidden_layer_1_reg_592[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[4]_i_2 
       (.I0(tmp_4_4_reg_2121[7]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[7] ),
        .O(\values_hidden_layer_1_reg_592[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[4]_i_3 
       (.I0(tmp_4_4_reg_2121[6]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[6] ),
        .O(\values_hidden_layer_1_reg_592[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[4]_i_4 
       (.I0(tmp_4_4_reg_2121[5]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[5] ),
        .O(\values_hidden_layer_1_reg_592[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[4]_i_5 
       (.I0(tmp_4_4_reg_2121[4]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[4] ),
        .O(\values_hidden_layer_1_reg_592[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[8]_i_2 
       (.I0(tmp_4_4_reg_2121[11]),
        .I1(tmp_59_fu_1383_p4[1]),
        .O(\values_hidden_layer_1_reg_592[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[8]_i_3 
       (.I0(tmp_4_4_reg_2121[10]),
        .I1(tmp_59_fu_1383_p4[0]),
        .O(\values_hidden_layer_1_reg_592[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[8]_i_4 
       (.I0(tmp_4_4_reg_2121[9]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[9] ),
        .O(\values_hidden_layer_1_reg_592[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_1_reg_592[8]_i_5 
       (.I0(tmp_4_4_reg_2121[8]),
        .I1(\values_hidden_layer_1_reg_592_reg_n_6_[8] ),
        .O(\values_hidden_layer_1_reg_592[8]_i_5_n_6 ));
  FDRE \values_hidden_layer_1_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[0]_i_1_n_13 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[0] ),
        .R(j_2_4_reg_605));
  CARRY4 \values_hidden_layer_1_reg_592_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_hidden_layer_1_reg_592_reg[0]_i_1_n_6 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_7 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_8 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_4_reg_2121[3:0]),
        .O({\values_hidden_layer_1_reg_592_reg[0]_i_1_n_10 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_11 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_12 ,\values_hidden_layer_1_reg_592_reg[0]_i_1_n_13 }),
        .S({\values_hidden_layer_1_reg_592[0]_i_2_n_6 ,\values_hidden_layer_1_reg_592[0]_i_3_n_6 ,\values_hidden_layer_1_reg_592[0]_i_4_n_6 ,\values_hidden_layer_1_reg_592[0]_i_5_n_6 }));
  FDRE \values_hidden_layer_1_reg_592_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[8]_i_1_n_11 ),
        .Q(tmp_59_fu_1383_p4[0]),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[8]_i_1_n_10 ),
        .Q(tmp_59_fu_1383_p4[1]),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[12]_i_1_n_13 ),
        .Q(tmp_59_fu_1383_p4[2]),
        .R(j_2_4_reg_605));
  CARRY4 \values_hidden_layer_1_reg_592_reg[12]_i_1 
       (.CI(\values_hidden_layer_1_reg_592_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_hidden_layer_1_reg_592_reg[12]_i_1_CO_UNCONNECTED [3],\values_hidden_layer_1_reg_592_reg[12]_i_1_n_7 ,\values_hidden_layer_1_reg_592_reg[12]_i_1_n_8 ,\values_hidden_layer_1_reg_592_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_4_reg_2121[14:12]}),
        .O({\values_hidden_layer_1_reg_592_reg[12]_i_1_n_10 ,\values_hidden_layer_1_reg_592_reg[12]_i_1_n_11 ,\values_hidden_layer_1_reg_592_reg[12]_i_1_n_12 ,\values_hidden_layer_1_reg_592_reg[12]_i_1_n_13 }),
        .S({\values_hidden_layer_1_reg_592[12]_i_2_n_6 ,\values_hidden_layer_1_reg_592[12]_i_3_n_6 ,\values_hidden_layer_1_reg_592[12]_i_4_n_6 ,\values_hidden_layer_1_reg_592[12]_i_5_n_6 }));
  FDRE \values_hidden_layer_1_reg_592_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[12]_i_1_n_12 ),
        .Q(tmp_59_fu_1383_p4[3]),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[12]_i_1_n_11 ),
        .Q(tmp_59_fu_1383_p4[4]),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[12]_i_1_n_10 ),
        .Q(tmp_59_fu_1383_p4[5]),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[0]_i_1_n_12 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[1] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[0]_i_1_n_11 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[2] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[0]_i_1_n_10 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[3] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[4]_i_1_n_13 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[4] ),
        .R(j_2_4_reg_605));
  CARRY4 \values_hidden_layer_1_reg_592_reg[4]_i_1 
       (.CI(\values_hidden_layer_1_reg_592_reg[0]_i_1_n_6 ),
        .CO({\values_hidden_layer_1_reg_592_reg[4]_i_1_n_6 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_7 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_8 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_4_reg_2121[7:4]),
        .O({\values_hidden_layer_1_reg_592_reg[4]_i_1_n_10 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_11 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_12 ,\values_hidden_layer_1_reg_592_reg[4]_i_1_n_13 }),
        .S({\values_hidden_layer_1_reg_592[4]_i_2_n_6 ,\values_hidden_layer_1_reg_592[4]_i_3_n_6 ,\values_hidden_layer_1_reg_592[4]_i_4_n_6 ,\values_hidden_layer_1_reg_592[4]_i_5_n_6 }));
  FDRE \values_hidden_layer_1_reg_592_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[4]_i_1_n_12 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[5] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[4]_i_1_n_11 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[6] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[4]_i_1_n_10 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[7] ),
        .R(j_2_4_reg_605));
  FDRE \values_hidden_layer_1_reg_592_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[8]_i_1_n_13 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[8] ),
        .R(j_2_4_reg_605));
  CARRY4 \values_hidden_layer_1_reg_592_reg[8]_i_1 
       (.CI(\values_hidden_layer_1_reg_592_reg[4]_i_1_n_6 ),
        .CO({\values_hidden_layer_1_reg_592_reg[8]_i_1_n_6 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_7 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_8 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_4_reg_2121[11:8]),
        .O({\values_hidden_layer_1_reg_592_reg[8]_i_1_n_10 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_11 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_12 ,\values_hidden_layer_1_reg_592_reg[8]_i_1_n_13 }),
        .S({\values_hidden_layer_1_reg_592[8]_i_2_n_6 ,\values_hidden_layer_1_reg_592[8]_i_3_n_6 ,\values_hidden_layer_1_reg_592[8]_i_4_n_6 ,\values_hidden_layer_1_reg_592[8]_i_5_n_6 }));
  FDRE \values_hidden_layer_1_reg_592_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(\values_hidden_layer_1_reg_592_reg[8]_i_1_n_12 ),
        .Q(\values_hidden_layer_1_reg_592_reg_n_6_[9] ),
        .R(j_2_4_reg_605));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[0]_i_2 
       (.I0(tmp_4_reg_1957[3]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[3] ),
        .O(\values_hidden_layer_2_reg_496[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[0]_i_3 
       (.I0(tmp_4_reg_1957[2]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[2] ),
        .O(\values_hidden_layer_2_reg_496[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[0]_i_4 
       (.I0(tmp_4_reg_1957[1]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[1] ),
        .O(\values_hidden_layer_2_reg_496[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[0]_i_5 
       (.I0(tmp_4_reg_1957[0]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[0] ),
        .O(\values_hidden_layer_2_reg_496[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[12]_i_2 
       (.I0(tmp_4_reg_1957[15]),
        .I1(tmp_31_fu_927_p4[5]),
        .O(\values_hidden_layer_2_reg_496[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[12]_i_3 
       (.I0(tmp_4_reg_1957[14]),
        .I1(tmp_31_fu_927_p4[4]),
        .O(\values_hidden_layer_2_reg_496[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[12]_i_4 
       (.I0(tmp_4_reg_1957[13]),
        .I1(tmp_31_fu_927_p4[3]),
        .O(\values_hidden_layer_2_reg_496[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[12]_i_5 
       (.I0(tmp_4_reg_1957[12]),
        .I1(tmp_31_fu_927_p4[2]),
        .O(\values_hidden_layer_2_reg_496[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[4]_i_2 
       (.I0(tmp_4_reg_1957[7]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[7] ),
        .O(\values_hidden_layer_2_reg_496[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[4]_i_3 
       (.I0(tmp_4_reg_1957[6]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[6] ),
        .O(\values_hidden_layer_2_reg_496[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[4]_i_4 
       (.I0(tmp_4_reg_1957[5]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[5] ),
        .O(\values_hidden_layer_2_reg_496[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[4]_i_5 
       (.I0(tmp_4_reg_1957[4]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[4] ),
        .O(\values_hidden_layer_2_reg_496[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[8]_i_2 
       (.I0(tmp_4_reg_1957[11]),
        .I1(tmp_31_fu_927_p4[1]),
        .O(\values_hidden_layer_2_reg_496[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[8]_i_3 
       (.I0(tmp_4_reg_1957[10]),
        .I1(tmp_31_fu_927_p4[0]),
        .O(\values_hidden_layer_2_reg_496[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[8]_i_4 
       (.I0(tmp_4_reg_1957[9]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[9] ),
        .O(\values_hidden_layer_2_reg_496[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_2_reg_496[8]_i_5 
       (.I0(tmp_4_reg_1957[8]),
        .I1(\values_hidden_layer_2_reg_496_reg_n_6_[8] ),
        .O(\values_hidden_layer_2_reg_496[8]_i_5_n_6 ));
  FDRE \values_hidden_layer_2_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[0]_i_1_n_13 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[0] ),
        .R(j_s_reg_509));
  CARRY4 \values_hidden_layer_2_reg_496_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_hidden_layer_2_reg_496_reg[0]_i_1_n_6 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_7 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_8 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_reg_1957[3:0]),
        .O({\values_hidden_layer_2_reg_496_reg[0]_i_1_n_10 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_11 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_12 ,\values_hidden_layer_2_reg_496_reg[0]_i_1_n_13 }),
        .S({\values_hidden_layer_2_reg_496[0]_i_2_n_6 ,\values_hidden_layer_2_reg_496[0]_i_3_n_6 ,\values_hidden_layer_2_reg_496[0]_i_4_n_6 ,\values_hidden_layer_2_reg_496[0]_i_5_n_6 }));
  FDRE \values_hidden_layer_2_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[8]_i_1_n_11 ),
        .Q(tmp_31_fu_927_p4[0]),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[8]_i_1_n_10 ),
        .Q(tmp_31_fu_927_p4[1]),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[12]_i_1_n_13 ),
        .Q(tmp_31_fu_927_p4[2]),
        .R(j_s_reg_509));
  CARRY4 \values_hidden_layer_2_reg_496_reg[12]_i_1 
       (.CI(\values_hidden_layer_2_reg_496_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_hidden_layer_2_reg_496_reg[12]_i_1_CO_UNCONNECTED [3],\values_hidden_layer_2_reg_496_reg[12]_i_1_n_7 ,\values_hidden_layer_2_reg_496_reg[12]_i_1_n_8 ,\values_hidden_layer_2_reg_496_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_reg_1957[14:12]}),
        .O({\values_hidden_layer_2_reg_496_reg[12]_i_1_n_10 ,\values_hidden_layer_2_reg_496_reg[12]_i_1_n_11 ,\values_hidden_layer_2_reg_496_reg[12]_i_1_n_12 ,\values_hidden_layer_2_reg_496_reg[12]_i_1_n_13 }),
        .S({\values_hidden_layer_2_reg_496[12]_i_2_n_6 ,\values_hidden_layer_2_reg_496[12]_i_3_n_6 ,\values_hidden_layer_2_reg_496[12]_i_4_n_6 ,\values_hidden_layer_2_reg_496[12]_i_5_n_6 }));
  FDRE \values_hidden_layer_2_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[12]_i_1_n_12 ),
        .Q(tmp_31_fu_927_p4[3]),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[12]_i_1_n_11 ),
        .Q(tmp_31_fu_927_p4[4]),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[12]_i_1_n_10 ),
        .Q(tmp_31_fu_927_p4[5]),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[0]_i_1_n_12 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[1] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[0]_i_1_n_11 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[2] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[0]_i_1_n_10 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[3] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[4]_i_1_n_13 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[4] ),
        .R(j_s_reg_509));
  CARRY4 \values_hidden_layer_2_reg_496_reg[4]_i_1 
       (.CI(\values_hidden_layer_2_reg_496_reg[0]_i_1_n_6 ),
        .CO({\values_hidden_layer_2_reg_496_reg[4]_i_1_n_6 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_7 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_8 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_reg_1957[7:4]),
        .O({\values_hidden_layer_2_reg_496_reg[4]_i_1_n_10 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_11 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_12 ,\values_hidden_layer_2_reg_496_reg[4]_i_1_n_13 }),
        .S({\values_hidden_layer_2_reg_496[4]_i_2_n_6 ,\values_hidden_layer_2_reg_496[4]_i_3_n_6 ,\values_hidden_layer_2_reg_496[4]_i_4_n_6 ,\values_hidden_layer_2_reg_496[4]_i_5_n_6 }));
  FDRE \values_hidden_layer_2_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[4]_i_1_n_12 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[5] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[4]_i_1_n_11 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[6] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[4]_i_1_n_10 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[7] ),
        .R(j_s_reg_509));
  FDRE \values_hidden_layer_2_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[8]_i_1_n_13 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[8] ),
        .R(j_s_reg_509));
  CARRY4 \values_hidden_layer_2_reg_496_reg[8]_i_1 
       (.CI(\values_hidden_layer_2_reg_496_reg[4]_i_1_n_6 ),
        .CO({\values_hidden_layer_2_reg_496_reg[8]_i_1_n_6 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_7 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_8 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_reg_1957[11:8]),
        .O({\values_hidden_layer_2_reg_496_reg[8]_i_1_n_10 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_11 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_12 ,\values_hidden_layer_2_reg_496_reg[8]_i_1_n_13 }),
        .S({\values_hidden_layer_2_reg_496[8]_i_2_n_6 ,\values_hidden_layer_2_reg_496[8]_i_3_n_6 ,\values_hidden_layer_2_reg_496[8]_i_4_n_6 ,\values_hidden_layer_2_reg_496[8]_i_5_n_6 }));
  FDRE \values_hidden_layer_2_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\values_hidden_layer_2_reg_496_reg[8]_i_1_n_12 ),
        .Q(\values_hidden_layer_2_reg_496_reg_n_6_[9] ),
        .R(j_s_reg_509));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[0]_i_2 
       (.I0(tmp_4_1_reg_1998[3]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[3] ),
        .O(\values_hidden_layer_5_reg_520[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[0]_i_3 
       (.I0(tmp_4_1_reg_1998[2]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[2] ),
        .O(\values_hidden_layer_5_reg_520[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[0]_i_4 
       (.I0(tmp_4_1_reg_1998[1]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[1] ),
        .O(\values_hidden_layer_5_reg_520[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[0]_i_5 
       (.I0(tmp_4_1_reg_1998[0]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[0] ),
        .O(\values_hidden_layer_5_reg_520[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[12]_i_2 
       (.I0(tmp_4_1_reg_1998[15]),
        .I1(tmp_53_fu_1041_p4[5]),
        .O(\values_hidden_layer_5_reg_520[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[12]_i_3 
       (.I0(tmp_4_1_reg_1998[14]),
        .I1(tmp_53_fu_1041_p4[4]),
        .O(\values_hidden_layer_5_reg_520[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[12]_i_4 
       (.I0(tmp_4_1_reg_1998[13]),
        .I1(tmp_53_fu_1041_p4[3]),
        .O(\values_hidden_layer_5_reg_520[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[12]_i_5 
       (.I0(tmp_4_1_reg_1998[12]),
        .I1(tmp_53_fu_1041_p4[2]),
        .O(\values_hidden_layer_5_reg_520[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[4]_i_2 
       (.I0(tmp_4_1_reg_1998[7]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[7] ),
        .O(\values_hidden_layer_5_reg_520[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[4]_i_3 
       (.I0(tmp_4_1_reg_1998[6]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[6] ),
        .O(\values_hidden_layer_5_reg_520[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[4]_i_4 
       (.I0(tmp_4_1_reg_1998[5]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[5] ),
        .O(\values_hidden_layer_5_reg_520[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[4]_i_5 
       (.I0(tmp_4_1_reg_1998[4]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[4] ),
        .O(\values_hidden_layer_5_reg_520[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[8]_i_2 
       (.I0(tmp_4_1_reg_1998[11]),
        .I1(tmp_53_fu_1041_p4[1]),
        .O(\values_hidden_layer_5_reg_520[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[8]_i_3 
       (.I0(tmp_4_1_reg_1998[10]),
        .I1(tmp_53_fu_1041_p4[0]),
        .O(\values_hidden_layer_5_reg_520[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[8]_i_4 
       (.I0(tmp_4_1_reg_1998[9]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[9] ),
        .O(\values_hidden_layer_5_reg_520[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_5_reg_520[8]_i_5 
       (.I0(tmp_4_1_reg_1998[8]),
        .I1(\values_hidden_layer_5_reg_520_reg_n_6_[8] ),
        .O(\values_hidden_layer_5_reg_520[8]_i_5_n_6 ));
  FDRE \values_hidden_layer_5_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[0]_i_1_n_13 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[0] ),
        .R(j_2_1_reg_533));
  CARRY4 \values_hidden_layer_5_reg_520_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_hidden_layer_5_reg_520_reg[0]_i_1_n_6 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_7 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_8 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_1_reg_1998[3:0]),
        .O({\values_hidden_layer_5_reg_520_reg[0]_i_1_n_10 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_11 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_12 ,\values_hidden_layer_5_reg_520_reg[0]_i_1_n_13 }),
        .S({\values_hidden_layer_5_reg_520[0]_i_2_n_6 ,\values_hidden_layer_5_reg_520[0]_i_3_n_6 ,\values_hidden_layer_5_reg_520[0]_i_4_n_6 ,\values_hidden_layer_5_reg_520[0]_i_5_n_6 }));
  FDRE \values_hidden_layer_5_reg_520_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[8]_i_1_n_11 ),
        .Q(tmp_53_fu_1041_p4[0]),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[8]_i_1_n_10 ),
        .Q(tmp_53_fu_1041_p4[1]),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[12]_i_1_n_13 ),
        .Q(tmp_53_fu_1041_p4[2]),
        .R(j_2_1_reg_533));
  CARRY4 \values_hidden_layer_5_reg_520_reg[12]_i_1 
       (.CI(\values_hidden_layer_5_reg_520_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_hidden_layer_5_reg_520_reg[12]_i_1_CO_UNCONNECTED [3],\values_hidden_layer_5_reg_520_reg[12]_i_1_n_7 ,\values_hidden_layer_5_reg_520_reg[12]_i_1_n_8 ,\values_hidden_layer_5_reg_520_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_1_reg_1998[14:12]}),
        .O({\values_hidden_layer_5_reg_520_reg[12]_i_1_n_10 ,\values_hidden_layer_5_reg_520_reg[12]_i_1_n_11 ,\values_hidden_layer_5_reg_520_reg[12]_i_1_n_12 ,\values_hidden_layer_5_reg_520_reg[12]_i_1_n_13 }),
        .S({\values_hidden_layer_5_reg_520[12]_i_2_n_6 ,\values_hidden_layer_5_reg_520[12]_i_3_n_6 ,\values_hidden_layer_5_reg_520[12]_i_4_n_6 ,\values_hidden_layer_5_reg_520[12]_i_5_n_6 }));
  FDRE \values_hidden_layer_5_reg_520_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[12]_i_1_n_12 ),
        .Q(tmp_53_fu_1041_p4[3]),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[12]_i_1_n_11 ),
        .Q(tmp_53_fu_1041_p4[4]),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[12]_i_1_n_10 ),
        .Q(tmp_53_fu_1041_p4[5]),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[0]_i_1_n_12 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[1] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[0]_i_1_n_11 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[2] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[0]_i_1_n_10 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[3] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[4]_i_1_n_13 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[4] ),
        .R(j_2_1_reg_533));
  CARRY4 \values_hidden_layer_5_reg_520_reg[4]_i_1 
       (.CI(\values_hidden_layer_5_reg_520_reg[0]_i_1_n_6 ),
        .CO({\values_hidden_layer_5_reg_520_reg[4]_i_1_n_6 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_7 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_8 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_1_reg_1998[7:4]),
        .O({\values_hidden_layer_5_reg_520_reg[4]_i_1_n_10 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_11 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_12 ,\values_hidden_layer_5_reg_520_reg[4]_i_1_n_13 }),
        .S({\values_hidden_layer_5_reg_520[4]_i_2_n_6 ,\values_hidden_layer_5_reg_520[4]_i_3_n_6 ,\values_hidden_layer_5_reg_520[4]_i_4_n_6 ,\values_hidden_layer_5_reg_520[4]_i_5_n_6 }));
  FDRE \values_hidden_layer_5_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[4]_i_1_n_12 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[5] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[4]_i_1_n_11 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[6] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[4]_i_1_n_10 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[7] ),
        .R(j_2_1_reg_533));
  FDRE \values_hidden_layer_5_reg_520_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[8]_i_1_n_13 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[8] ),
        .R(j_2_1_reg_533));
  CARRY4 \values_hidden_layer_5_reg_520_reg[8]_i_1 
       (.CI(\values_hidden_layer_5_reg_520_reg[4]_i_1_n_6 ),
        .CO({\values_hidden_layer_5_reg_520_reg[8]_i_1_n_6 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_7 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_8 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_1_reg_1998[11:8]),
        .O({\values_hidden_layer_5_reg_520_reg[8]_i_1_n_10 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_11 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_12 ,\values_hidden_layer_5_reg_520_reg[8]_i_1_n_13 }),
        .S({\values_hidden_layer_5_reg_520[8]_i_2_n_6 ,\values_hidden_layer_5_reg_520[8]_i_3_n_6 ,\values_hidden_layer_5_reg_520[8]_i_4_n_6 ,\values_hidden_layer_5_reg_520[8]_i_5_n_6 }));
  FDRE \values_hidden_layer_5_reg_520_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(\values_hidden_layer_5_reg_520_reg[8]_i_1_n_12 ),
        .Q(\values_hidden_layer_5_reg_520_reg_n_6_[9] ),
        .R(j_2_1_reg_533));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[0]_i_2 
       (.I0(tmp_4_3_reg_2080[3]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[3] ),
        .O(\values_hidden_layer_7_reg_568[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[0]_i_3 
       (.I0(tmp_4_3_reg_2080[2]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[2] ),
        .O(\values_hidden_layer_7_reg_568[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[0]_i_4 
       (.I0(tmp_4_3_reg_2080[1]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[1] ),
        .O(\values_hidden_layer_7_reg_568[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[0]_i_5 
       (.I0(tmp_4_3_reg_2080[0]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[0] ),
        .O(\values_hidden_layer_7_reg_568[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[12]_i_2 
       (.I0(tmp_4_3_reg_2080[15]),
        .I1(tmp_57_fu_1269_p4[5]),
        .O(\values_hidden_layer_7_reg_568[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[12]_i_3 
       (.I0(tmp_4_3_reg_2080[14]),
        .I1(tmp_57_fu_1269_p4[4]),
        .O(\values_hidden_layer_7_reg_568[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[12]_i_4 
       (.I0(tmp_4_3_reg_2080[13]),
        .I1(tmp_57_fu_1269_p4[3]),
        .O(\values_hidden_layer_7_reg_568[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[12]_i_5 
       (.I0(tmp_4_3_reg_2080[12]),
        .I1(tmp_57_fu_1269_p4[2]),
        .O(\values_hidden_layer_7_reg_568[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[4]_i_2 
       (.I0(tmp_4_3_reg_2080[7]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[7] ),
        .O(\values_hidden_layer_7_reg_568[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[4]_i_3 
       (.I0(tmp_4_3_reg_2080[6]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[6] ),
        .O(\values_hidden_layer_7_reg_568[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[4]_i_4 
       (.I0(tmp_4_3_reg_2080[5]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[5] ),
        .O(\values_hidden_layer_7_reg_568[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[4]_i_5 
       (.I0(tmp_4_3_reg_2080[4]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[4] ),
        .O(\values_hidden_layer_7_reg_568[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[8]_i_2 
       (.I0(tmp_4_3_reg_2080[11]),
        .I1(tmp_57_fu_1269_p4[1]),
        .O(\values_hidden_layer_7_reg_568[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[8]_i_3 
       (.I0(tmp_4_3_reg_2080[10]),
        .I1(tmp_57_fu_1269_p4[0]),
        .O(\values_hidden_layer_7_reg_568[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[8]_i_4 
       (.I0(tmp_4_3_reg_2080[9]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[9] ),
        .O(\values_hidden_layer_7_reg_568[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_7_reg_568[8]_i_5 
       (.I0(tmp_4_3_reg_2080[8]),
        .I1(\values_hidden_layer_7_reg_568_reg_n_6_[8] ),
        .O(\values_hidden_layer_7_reg_568[8]_i_5_n_6 ));
  FDRE \values_hidden_layer_7_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[0]_i_1_n_13 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[0] ),
        .R(j_2_3_reg_581));
  CARRY4 \values_hidden_layer_7_reg_568_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_hidden_layer_7_reg_568_reg[0]_i_1_n_6 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_7 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_8 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_3_reg_2080[3:0]),
        .O({\values_hidden_layer_7_reg_568_reg[0]_i_1_n_10 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_11 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_12 ,\values_hidden_layer_7_reg_568_reg[0]_i_1_n_13 }),
        .S({\values_hidden_layer_7_reg_568[0]_i_2_n_6 ,\values_hidden_layer_7_reg_568[0]_i_3_n_6 ,\values_hidden_layer_7_reg_568[0]_i_4_n_6 ,\values_hidden_layer_7_reg_568[0]_i_5_n_6 }));
  FDRE \values_hidden_layer_7_reg_568_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[8]_i_1_n_11 ),
        .Q(tmp_57_fu_1269_p4[0]),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[8]_i_1_n_10 ),
        .Q(tmp_57_fu_1269_p4[1]),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[12]_i_1_n_13 ),
        .Q(tmp_57_fu_1269_p4[2]),
        .R(j_2_3_reg_581));
  CARRY4 \values_hidden_layer_7_reg_568_reg[12]_i_1 
       (.CI(\values_hidden_layer_7_reg_568_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_hidden_layer_7_reg_568_reg[12]_i_1_CO_UNCONNECTED [3],\values_hidden_layer_7_reg_568_reg[12]_i_1_n_7 ,\values_hidden_layer_7_reg_568_reg[12]_i_1_n_8 ,\values_hidden_layer_7_reg_568_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_3_reg_2080[14:12]}),
        .O({\values_hidden_layer_7_reg_568_reg[12]_i_1_n_10 ,\values_hidden_layer_7_reg_568_reg[12]_i_1_n_11 ,\values_hidden_layer_7_reg_568_reg[12]_i_1_n_12 ,\values_hidden_layer_7_reg_568_reg[12]_i_1_n_13 }),
        .S({\values_hidden_layer_7_reg_568[12]_i_2_n_6 ,\values_hidden_layer_7_reg_568[12]_i_3_n_6 ,\values_hidden_layer_7_reg_568[12]_i_4_n_6 ,\values_hidden_layer_7_reg_568[12]_i_5_n_6 }));
  FDRE \values_hidden_layer_7_reg_568_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[12]_i_1_n_12 ),
        .Q(tmp_57_fu_1269_p4[3]),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[12]_i_1_n_11 ),
        .Q(tmp_57_fu_1269_p4[4]),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[12]_i_1_n_10 ),
        .Q(tmp_57_fu_1269_p4[5]),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[0]_i_1_n_12 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[1] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[0]_i_1_n_11 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[2] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[0]_i_1_n_10 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[3] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[4]_i_1_n_13 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[4] ),
        .R(j_2_3_reg_581));
  CARRY4 \values_hidden_layer_7_reg_568_reg[4]_i_1 
       (.CI(\values_hidden_layer_7_reg_568_reg[0]_i_1_n_6 ),
        .CO({\values_hidden_layer_7_reg_568_reg[4]_i_1_n_6 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_7 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_8 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_3_reg_2080[7:4]),
        .O({\values_hidden_layer_7_reg_568_reg[4]_i_1_n_10 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_11 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_12 ,\values_hidden_layer_7_reg_568_reg[4]_i_1_n_13 }),
        .S({\values_hidden_layer_7_reg_568[4]_i_2_n_6 ,\values_hidden_layer_7_reg_568[4]_i_3_n_6 ,\values_hidden_layer_7_reg_568[4]_i_4_n_6 ,\values_hidden_layer_7_reg_568[4]_i_5_n_6 }));
  FDRE \values_hidden_layer_7_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[4]_i_1_n_12 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[5] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[4]_i_1_n_11 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[6] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[4]_i_1_n_10 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[7] ),
        .R(j_2_3_reg_581));
  FDRE \values_hidden_layer_7_reg_568_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[8]_i_1_n_13 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[8] ),
        .R(j_2_3_reg_581));
  CARRY4 \values_hidden_layer_7_reg_568_reg[8]_i_1 
       (.CI(\values_hidden_layer_7_reg_568_reg[4]_i_1_n_6 ),
        .CO({\values_hidden_layer_7_reg_568_reg[8]_i_1_n_6 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_7 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_8 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_3_reg_2080[11:8]),
        .O({\values_hidden_layer_7_reg_568_reg[8]_i_1_n_10 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_11 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_12 ,\values_hidden_layer_7_reg_568_reg[8]_i_1_n_13 }),
        .S({\values_hidden_layer_7_reg_568[8]_i_2_n_6 ,\values_hidden_layer_7_reg_568[8]_i_3_n_6 ,\values_hidden_layer_7_reg_568[8]_i_4_n_6 ,\values_hidden_layer_7_reg_568[8]_i_5_n_6 }));
  FDRE \values_hidden_layer_7_reg_568_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(\values_hidden_layer_7_reg_568_reg[8]_i_1_n_12 ),
        .Q(\values_hidden_layer_7_reg_568_reg_n_6_[9] ),
        .R(j_2_3_reg_581));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[0]_i_2 
       (.I0(tmp_4_2_reg_2039[3]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[3] ),
        .O(\values_hidden_layer_8_reg_544[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[0]_i_3 
       (.I0(tmp_4_2_reg_2039[2]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[2] ),
        .O(\values_hidden_layer_8_reg_544[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[0]_i_4 
       (.I0(tmp_4_2_reg_2039[1]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[1] ),
        .O(\values_hidden_layer_8_reg_544[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[0]_i_5 
       (.I0(tmp_4_2_reg_2039[0]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[0] ),
        .O(\values_hidden_layer_8_reg_544[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[12]_i_2 
       (.I0(tmp_4_2_reg_2039[15]),
        .I1(tmp_55_fu_1155_p4[5]),
        .O(\values_hidden_layer_8_reg_544[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[12]_i_3 
       (.I0(tmp_4_2_reg_2039[14]),
        .I1(tmp_55_fu_1155_p4[4]),
        .O(\values_hidden_layer_8_reg_544[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[12]_i_4 
       (.I0(tmp_4_2_reg_2039[13]),
        .I1(tmp_55_fu_1155_p4[3]),
        .O(\values_hidden_layer_8_reg_544[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[12]_i_5 
       (.I0(tmp_4_2_reg_2039[12]),
        .I1(tmp_55_fu_1155_p4[2]),
        .O(\values_hidden_layer_8_reg_544[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[4]_i_2 
       (.I0(tmp_4_2_reg_2039[7]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[7] ),
        .O(\values_hidden_layer_8_reg_544[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[4]_i_3 
       (.I0(tmp_4_2_reg_2039[6]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[6] ),
        .O(\values_hidden_layer_8_reg_544[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[4]_i_4 
       (.I0(tmp_4_2_reg_2039[5]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[5] ),
        .O(\values_hidden_layer_8_reg_544[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[4]_i_5 
       (.I0(tmp_4_2_reg_2039[4]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[4] ),
        .O(\values_hidden_layer_8_reg_544[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[8]_i_2 
       (.I0(tmp_4_2_reg_2039[11]),
        .I1(tmp_55_fu_1155_p4[1]),
        .O(\values_hidden_layer_8_reg_544[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[8]_i_3 
       (.I0(tmp_4_2_reg_2039[10]),
        .I1(tmp_55_fu_1155_p4[0]),
        .O(\values_hidden_layer_8_reg_544[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[8]_i_4 
       (.I0(tmp_4_2_reg_2039[9]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[9] ),
        .O(\values_hidden_layer_8_reg_544[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_hidden_layer_8_reg_544[8]_i_5 
       (.I0(tmp_4_2_reg_2039[8]),
        .I1(\values_hidden_layer_8_reg_544_reg_n_6_[8] ),
        .O(\values_hidden_layer_8_reg_544[8]_i_5_n_6 ));
  FDRE \values_hidden_layer_8_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[0]_i_1_n_13 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[0] ),
        .R(j_2_2_reg_557));
  CARRY4 \values_hidden_layer_8_reg_544_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_hidden_layer_8_reg_544_reg[0]_i_1_n_6 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_7 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_8 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_2_reg_2039[3:0]),
        .O({\values_hidden_layer_8_reg_544_reg[0]_i_1_n_10 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_11 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_12 ,\values_hidden_layer_8_reg_544_reg[0]_i_1_n_13 }),
        .S({\values_hidden_layer_8_reg_544[0]_i_2_n_6 ,\values_hidden_layer_8_reg_544[0]_i_3_n_6 ,\values_hidden_layer_8_reg_544[0]_i_4_n_6 ,\values_hidden_layer_8_reg_544[0]_i_5_n_6 }));
  FDRE \values_hidden_layer_8_reg_544_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[8]_i_1_n_11 ),
        .Q(tmp_55_fu_1155_p4[0]),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[8]_i_1_n_10 ),
        .Q(tmp_55_fu_1155_p4[1]),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[12]_i_1_n_13 ),
        .Q(tmp_55_fu_1155_p4[2]),
        .R(j_2_2_reg_557));
  CARRY4 \values_hidden_layer_8_reg_544_reg[12]_i_1 
       (.CI(\values_hidden_layer_8_reg_544_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_hidden_layer_8_reg_544_reg[12]_i_1_CO_UNCONNECTED [3],\values_hidden_layer_8_reg_544_reg[12]_i_1_n_7 ,\values_hidden_layer_8_reg_544_reg[12]_i_1_n_8 ,\values_hidden_layer_8_reg_544_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_4_2_reg_2039[14:12]}),
        .O({\values_hidden_layer_8_reg_544_reg[12]_i_1_n_10 ,\values_hidden_layer_8_reg_544_reg[12]_i_1_n_11 ,\values_hidden_layer_8_reg_544_reg[12]_i_1_n_12 ,\values_hidden_layer_8_reg_544_reg[12]_i_1_n_13 }),
        .S({\values_hidden_layer_8_reg_544[12]_i_2_n_6 ,\values_hidden_layer_8_reg_544[12]_i_3_n_6 ,\values_hidden_layer_8_reg_544[12]_i_4_n_6 ,\values_hidden_layer_8_reg_544[12]_i_5_n_6 }));
  FDRE \values_hidden_layer_8_reg_544_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[12]_i_1_n_12 ),
        .Q(tmp_55_fu_1155_p4[3]),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[12]_i_1_n_11 ),
        .Q(tmp_55_fu_1155_p4[4]),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[12]_i_1_n_10 ),
        .Q(tmp_55_fu_1155_p4[5]),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[0]_i_1_n_12 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[1] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[0]_i_1_n_11 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[2] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[0]_i_1_n_10 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[3] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[4]_i_1_n_13 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[4] ),
        .R(j_2_2_reg_557));
  CARRY4 \values_hidden_layer_8_reg_544_reg[4]_i_1 
       (.CI(\values_hidden_layer_8_reg_544_reg[0]_i_1_n_6 ),
        .CO({\values_hidden_layer_8_reg_544_reg[4]_i_1_n_6 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_7 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_8 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_2_reg_2039[7:4]),
        .O({\values_hidden_layer_8_reg_544_reg[4]_i_1_n_10 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_11 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_12 ,\values_hidden_layer_8_reg_544_reg[4]_i_1_n_13 }),
        .S({\values_hidden_layer_8_reg_544[4]_i_2_n_6 ,\values_hidden_layer_8_reg_544[4]_i_3_n_6 ,\values_hidden_layer_8_reg_544[4]_i_4_n_6 ,\values_hidden_layer_8_reg_544[4]_i_5_n_6 }));
  FDRE \values_hidden_layer_8_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[4]_i_1_n_12 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[5] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[4]_i_1_n_11 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[6] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[4]_i_1_n_10 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[7] ),
        .R(j_2_2_reg_557));
  FDRE \values_hidden_layer_8_reg_544_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[8]_i_1_n_13 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[8] ),
        .R(j_2_2_reg_557));
  CARRY4 \values_hidden_layer_8_reg_544_reg[8]_i_1 
       (.CI(\values_hidden_layer_8_reg_544_reg[4]_i_1_n_6 ),
        .CO({\values_hidden_layer_8_reg_544_reg[8]_i_1_n_6 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_7 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_8 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_4_2_reg_2039[11:8]),
        .O({\values_hidden_layer_8_reg_544_reg[8]_i_1_n_10 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_11 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_12 ,\values_hidden_layer_8_reg_544_reg[8]_i_1_n_13 }),
        .S({\values_hidden_layer_8_reg_544[8]_i_2_n_6 ,\values_hidden_layer_8_reg_544[8]_i_3_n_6 ,\values_hidden_layer_8_reg_544[8]_i_4_n_6 ,\values_hidden_layer_8_reg_544[8]_i_5_n_6 }));
  FDRE \values_hidden_layer_8_reg_544_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(\values_hidden_layer_8_reg_544_reg[8]_i_1_n_12 ),
        .Q(\values_hidden_layer_8_reg_544_reg_n_6_[9] ),
        .R(j_2_2_reg_557));
  design_1_AXISEnhanced_0_1_AXISEnhanced_valufYi values_hidden_layer_U
       (.A({values_hidden_layer_U_n_7,values_hidden_layer_U_n_8,values_hidden_layer_U_n_9,values_hidden_layer_U_n_10,values_hidden_layer_U_n_11,values_hidden_layer_U_n_12,values_hidden_layer_U_n_13,values_hidden_layer_U_n_14,values_hidden_layer_U_n_15,values_hidden_layer_U_n_16,values_hidden_layer_U_n_17,values_hidden_layer_U_n_18,values_hidden_layer_U_n_19,values_hidden_layer_U_n_20,values_hidden_layer_U_n_21,values_hidden_layer_U_n_22}),
        .E(values_hidden_layer_ce0),
        .Q({ap_CS_fsm_state69,ap_CS_fsm_state60,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state20,ap_CS_fsm_state17}),
        .\ap_CS_fsm_reg[34] (AXISEnhanced_mul_hbi_U5_n_22),
        .\ap_CS_fsm_reg[68] (values_output_layer_U_n_7),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp1_reg_1994(icmp1_reg_1994),
        .icmp2_reg_2035(icmp2_reg_2035),
        .icmp3_reg_2076(icmp3_reg_2076),
        .icmp4_reg_2117(icmp4_reg_2117),
        .\j_3_1_reg_653_reg[2] ({\j_3_1_reg_653_reg_n_6_[2] ,tmp_47_fu_1554_p3}),
        .\j_3_2_reg_677_reg[2] ({\j_3_2_reg_677_reg_n_6_[2] ,tmp_50_fu_1675_p3}),
        .\j_4_reg_629_reg[2] ({\j_4_reg_629_reg_n_6_[2] ,tmp_45_fu_1450_p3}),
        .q0_reg({values_hidden_layer_U_n_23,values_hidden_layer_U_n_24,values_hidden_layer_U_n_25,values_hidden_layer_U_n_26,values_hidden_layer_U_n_27,values_hidden_layer_U_n_28,values_hidden_layer_U_n_29,values_hidden_layer_U_n_30,values_hidden_layer_U_n_31,values_hidden_layer_U_n_32,values_hidden_layer_U_n_33}),
        .\tmp_2_1_reg_1990_reg[0] (\tmp_2_1_reg_1990_reg_n_6_[0] ),
        .\tmp_2_2_reg_2031_reg[0] (\tmp_2_2_reg_2031_reg_n_6_[0] ),
        .\tmp_2_3_reg_2072_reg[0] (\tmp_2_3_reg_2072_reg_n_6_[0] ),
        .\tmp_2_4_reg_2113_reg[0] (\tmp_2_4_reg_2113_reg_n_6_[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[0]_i_2 
       (.I0(tmp_21_reg_2162[3]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[3] ),
        .O(\values_output_layer_2_reg_616[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[0]_i_3 
       (.I0(tmp_21_reg_2162[2]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[2] ),
        .O(\values_output_layer_2_reg_616[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[0]_i_4 
       (.I0(tmp_21_reg_2162[1]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[1] ),
        .O(\values_output_layer_2_reg_616[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[0]_i_5 
       (.I0(tmp_21_reg_2162[0]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[0] ),
        .O(\values_output_layer_2_reg_616[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[12]_i_2 
       (.I0(tmp_21_reg_2162[15]),
        .I1(tmp_61_fu_1487_p4[5]),
        .O(\values_output_layer_2_reg_616[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[12]_i_3 
       (.I0(tmp_21_reg_2162[14]),
        .I1(tmp_61_fu_1487_p4[4]),
        .O(\values_output_layer_2_reg_616[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[12]_i_4 
       (.I0(tmp_21_reg_2162[13]),
        .I1(tmp_61_fu_1487_p4[3]),
        .O(\values_output_layer_2_reg_616[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[12]_i_5 
       (.I0(tmp_21_reg_2162[12]),
        .I1(tmp_61_fu_1487_p4[2]),
        .O(\values_output_layer_2_reg_616[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[4]_i_2 
       (.I0(tmp_21_reg_2162[7]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[7] ),
        .O(\values_output_layer_2_reg_616[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[4]_i_3 
       (.I0(tmp_21_reg_2162[6]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[6] ),
        .O(\values_output_layer_2_reg_616[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[4]_i_4 
       (.I0(tmp_21_reg_2162[5]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[5] ),
        .O(\values_output_layer_2_reg_616[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[4]_i_5 
       (.I0(tmp_21_reg_2162[4]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[4] ),
        .O(\values_output_layer_2_reg_616[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[8]_i_2 
       (.I0(tmp_21_reg_2162[11]),
        .I1(tmp_61_fu_1487_p4[1]),
        .O(\values_output_layer_2_reg_616[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[8]_i_3 
       (.I0(tmp_21_reg_2162[10]),
        .I1(tmp_61_fu_1487_p4[0]),
        .O(\values_output_layer_2_reg_616[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[8]_i_4 
       (.I0(tmp_21_reg_2162[9]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[9] ),
        .O(\values_output_layer_2_reg_616[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_2_reg_616[8]_i_5 
       (.I0(tmp_21_reg_2162[8]),
        .I1(\values_output_layer_2_reg_616_reg_n_6_[8] ),
        .O(\values_output_layer_2_reg_616[8]_i_5_n_6 ));
  FDRE \values_output_layer_2_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[0]_i_1_n_13 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[0] ),
        .R(j_4_reg_629));
  CARRY4 \values_output_layer_2_reg_616_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_output_layer_2_reg_616_reg[0]_i_1_n_6 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_7 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_8 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_21_reg_2162[3:0]),
        .O({\values_output_layer_2_reg_616_reg[0]_i_1_n_10 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_11 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_12 ,\values_output_layer_2_reg_616_reg[0]_i_1_n_13 }),
        .S({\values_output_layer_2_reg_616[0]_i_2_n_6 ,\values_output_layer_2_reg_616[0]_i_3_n_6 ,\values_output_layer_2_reg_616[0]_i_4_n_6 ,\values_output_layer_2_reg_616[0]_i_5_n_6 }));
  FDRE \values_output_layer_2_reg_616_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[8]_i_1_n_11 ),
        .Q(tmp_61_fu_1487_p4[0]),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[8]_i_1_n_10 ),
        .Q(tmp_61_fu_1487_p4[1]),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[12]_i_1_n_13 ),
        .Q(tmp_61_fu_1487_p4[2]),
        .R(j_4_reg_629));
  CARRY4 \values_output_layer_2_reg_616_reg[12]_i_1 
       (.CI(\values_output_layer_2_reg_616_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_output_layer_2_reg_616_reg[12]_i_1_CO_UNCONNECTED [3],\values_output_layer_2_reg_616_reg[12]_i_1_n_7 ,\values_output_layer_2_reg_616_reg[12]_i_1_n_8 ,\values_output_layer_2_reg_616_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_21_reg_2162[14:12]}),
        .O({\values_output_layer_2_reg_616_reg[12]_i_1_n_10 ,\values_output_layer_2_reg_616_reg[12]_i_1_n_11 ,\values_output_layer_2_reg_616_reg[12]_i_1_n_12 ,\values_output_layer_2_reg_616_reg[12]_i_1_n_13 }),
        .S({\values_output_layer_2_reg_616[12]_i_2_n_6 ,\values_output_layer_2_reg_616[12]_i_3_n_6 ,\values_output_layer_2_reg_616[12]_i_4_n_6 ,\values_output_layer_2_reg_616[12]_i_5_n_6 }));
  FDRE \values_output_layer_2_reg_616_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[12]_i_1_n_12 ),
        .Q(tmp_61_fu_1487_p4[3]),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[12]_i_1_n_11 ),
        .Q(tmp_61_fu_1487_p4[4]),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[12]_i_1_n_10 ),
        .Q(tmp_61_fu_1487_p4[5]),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[0]_i_1_n_12 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[1] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[0]_i_1_n_11 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[2] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[0]_i_1_n_10 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[3] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[4]_i_1_n_13 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[4] ),
        .R(j_4_reg_629));
  CARRY4 \values_output_layer_2_reg_616_reg[4]_i_1 
       (.CI(\values_output_layer_2_reg_616_reg[0]_i_1_n_6 ),
        .CO({\values_output_layer_2_reg_616_reg[4]_i_1_n_6 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_7 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_8 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_21_reg_2162[7:4]),
        .O({\values_output_layer_2_reg_616_reg[4]_i_1_n_10 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_11 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_12 ,\values_output_layer_2_reg_616_reg[4]_i_1_n_13 }),
        .S({\values_output_layer_2_reg_616[4]_i_2_n_6 ,\values_output_layer_2_reg_616[4]_i_3_n_6 ,\values_output_layer_2_reg_616[4]_i_4_n_6 ,\values_output_layer_2_reg_616[4]_i_5_n_6 }));
  FDRE \values_output_layer_2_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[4]_i_1_n_12 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[5] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[4]_i_1_n_11 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[6] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[4]_i_1_n_10 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[7] ),
        .R(j_4_reg_629));
  FDRE \values_output_layer_2_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[8]_i_1_n_13 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[8] ),
        .R(j_4_reg_629));
  CARRY4 \values_output_layer_2_reg_616_reg[8]_i_1 
       (.CI(\values_output_layer_2_reg_616_reg[4]_i_1_n_6 ),
        .CO({\values_output_layer_2_reg_616_reg[8]_i_1_n_6 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_7 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_8 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_21_reg_2162[11:8]),
        .O({\values_output_layer_2_reg_616_reg[8]_i_1_n_10 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_11 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_12 ,\values_output_layer_2_reg_616_reg[8]_i_1_n_13 }),
        .S({\values_output_layer_2_reg_616[8]_i_2_n_6 ,\values_output_layer_2_reg_616[8]_i_3_n_6 ,\values_output_layer_2_reg_616[8]_i_4_n_6 ,\values_output_layer_2_reg_616[8]_i_5_n_6 }));
  FDRE \values_output_layer_2_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(\values_output_layer_2_reg_616_reg[8]_i_1_n_12 ),
        .Q(\values_output_layer_2_reg_616_reg_n_6_[9] ),
        .R(j_4_reg_629));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[0]_i_2 
       (.I0(tmp_10_1_reg_2208[3]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[3] ),
        .O(\values_output_layer_5_reg_640[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[0]_i_3 
       (.I0(tmp_10_1_reg_2208[2]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[2] ),
        .O(\values_output_layer_5_reg_640[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[0]_i_4 
       (.I0(tmp_10_1_reg_2208[1]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[1] ),
        .O(\values_output_layer_5_reg_640[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[0]_i_5 
       (.I0(tmp_10_1_reg_2208[0]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[0] ),
        .O(\values_output_layer_5_reg_640[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[12]_i_2 
       (.I0(tmp_10_1_reg_2208[15]),
        .I1(tmp_63_fu_1597_p4[5]),
        .O(\values_output_layer_5_reg_640[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[12]_i_3 
       (.I0(tmp_10_1_reg_2208[14]),
        .I1(tmp_63_fu_1597_p4[4]),
        .O(\values_output_layer_5_reg_640[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[12]_i_4 
       (.I0(tmp_10_1_reg_2208[13]),
        .I1(tmp_63_fu_1597_p4[3]),
        .O(\values_output_layer_5_reg_640[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[12]_i_5 
       (.I0(tmp_10_1_reg_2208[12]),
        .I1(tmp_63_fu_1597_p4[2]),
        .O(\values_output_layer_5_reg_640[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[4]_i_2 
       (.I0(tmp_10_1_reg_2208[7]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[7] ),
        .O(\values_output_layer_5_reg_640[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[4]_i_3 
       (.I0(tmp_10_1_reg_2208[6]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[6] ),
        .O(\values_output_layer_5_reg_640[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[4]_i_4 
       (.I0(tmp_10_1_reg_2208[5]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[5] ),
        .O(\values_output_layer_5_reg_640[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[4]_i_5 
       (.I0(tmp_10_1_reg_2208[4]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[4] ),
        .O(\values_output_layer_5_reg_640[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[8]_i_2 
       (.I0(tmp_10_1_reg_2208[11]),
        .I1(tmp_63_fu_1597_p4[1]),
        .O(\values_output_layer_5_reg_640[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[8]_i_3 
       (.I0(tmp_10_1_reg_2208[10]),
        .I1(tmp_63_fu_1597_p4[0]),
        .O(\values_output_layer_5_reg_640[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[8]_i_4 
       (.I0(tmp_10_1_reg_2208[9]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[9] ),
        .O(\values_output_layer_5_reg_640[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_5_reg_640[8]_i_5 
       (.I0(tmp_10_1_reg_2208[8]),
        .I1(\values_output_layer_5_reg_640_reg_n_6_[8] ),
        .O(\values_output_layer_5_reg_640[8]_i_5_n_6 ));
  FDRE \values_output_layer_5_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[0]_i_1_n_13 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[0] ),
        .R(j_3_1_reg_653));
  CARRY4 \values_output_layer_5_reg_640_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_output_layer_5_reg_640_reg[0]_i_1_n_6 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_7 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_8 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_1_reg_2208[3:0]),
        .O({\values_output_layer_5_reg_640_reg[0]_i_1_n_10 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_11 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_12 ,\values_output_layer_5_reg_640_reg[0]_i_1_n_13 }),
        .S({\values_output_layer_5_reg_640[0]_i_2_n_6 ,\values_output_layer_5_reg_640[0]_i_3_n_6 ,\values_output_layer_5_reg_640[0]_i_4_n_6 ,\values_output_layer_5_reg_640[0]_i_5_n_6 }));
  FDRE \values_output_layer_5_reg_640_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[8]_i_1_n_11 ),
        .Q(tmp_63_fu_1597_p4[0]),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[8]_i_1_n_10 ),
        .Q(tmp_63_fu_1597_p4[1]),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[12]_i_1_n_13 ),
        .Q(tmp_63_fu_1597_p4[2]),
        .R(j_3_1_reg_653));
  CARRY4 \values_output_layer_5_reg_640_reg[12]_i_1 
       (.CI(\values_output_layer_5_reg_640_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_output_layer_5_reg_640_reg[12]_i_1_CO_UNCONNECTED [3],\values_output_layer_5_reg_640_reg[12]_i_1_n_7 ,\values_output_layer_5_reg_640_reg[12]_i_1_n_8 ,\values_output_layer_5_reg_640_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_10_1_reg_2208[14:12]}),
        .O({\values_output_layer_5_reg_640_reg[12]_i_1_n_10 ,\values_output_layer_5_reg_640_reg[12]_i_1_n_11 ,\values_output_layer_5_reg_640_reg[12]_i_1_n_12 ,\values_output_layer_5_reg_640_reg[12]_i_1_n_13 }),
        .S({\values_output_layer_5_reg_640[12]_i_2_n_6 ,\values_output_layer_5_reg_640[12]_i_3_n_6 ,\values_output_layer_5_reg_640[12]_i_4_n_6 ,\values_output_layer_5_reg_640[12]_i_5_n_6 }));
  FDRE \values_output_layer_5_reg_640_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[12]_i_1_n_12 ),
        .Q(tmp_63_fu_1597_p4[3]),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[12]_i_1_n_11 ),
        .Q(tmp_63_fu_1597_p4[4]),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[12]_i_1_n_10 ),
        .Q(tmp_63_fu_1597_p4[5]),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[0]_i_1_n_12 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[1] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[0]_i_1_n_11 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[2] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[0]_i_1_n_10 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[3] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[4]_i_1_n_13 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[4] ),
        .R(j_3_1_reg_653));
  CARRY4 \values_output_layer_5_reg_640_reg[4]_i_1 
       (.CI(\values_output_layer_5_reg_640_reg[0]_i_1_n_6 ),
        .CO({\values_output_layer_5_reg_640_reg[4]_i_1_n_6 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_7 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_8 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_1_reg_2208[7:4]),
        .O({\values_output_layer_5_reg_640_reg[4]_i_1_n_10 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_11 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_12 ,\values_output_layer_5_reg_640_reg[4]_i_1_n_13 }),
        .S({\values_output_layer_5_reg_640[4]_i_2_n_6 ,\values_output_layer_5_reg_640[4]_i_3_n_6 ,\values_output_layer_5_reg_640[4]_i_4_n_6 ,\values_output_layer_5_reg_640[4]_i_5_n_6 }));
  FDRE \values_output_layer_5_reg_640_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[4]_i_1_n_12 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[5] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[4]_i_1_n_11 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[6] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[4]_i_1_n_10 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[7] ),
        .R(j_3_1_reg_653));
  FDRE \values_output_layer_5_reg_640_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[8]_i_1_n_13 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[8] ),
        .R(j_3_1_reg_653));
  CARRY4 \values_output_layer_5_reg_640_reg[8]_i_1 
       (.CI(\values_output_layer_5_reg_640_reg[4]_i_1_n_6 ),
        .CO({\values_output_layer_5_reg_640_reg[8]_i_1_n_6 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_7 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_8 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_1_reg_2208[11:8]),
        .O({\values_output_layer_5_reg_640_reg[8]_i_1_n_10 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_11 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_12 ,\values_output_layer_5_reg_640_reg[8]_i_1_n_13 }),
        .S({\values_output_layer_5_reg_640[8]_i_2_n_6 ,\values_output_layer_5_reg_640[8]_i_3_n_6 ,\values_output_layer_5_reg_640[8]_i_4_n_6 ,\values_output_layer_5_reg_640[8]_i_5_n_6 }));
  FDRE \values_output_layer_5_reg_640_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\values_output_layer_5_reg_640_reg[8]_i_1_n_12 ),
        .Q(\values_output_layer_5_reg_640_reg_n_6_[9] ),
        .R(j_3_1_reg_653));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[0]_i_2 
       (.I0(tmp_10_2_reg_2264[3]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[3] ),
        .O(\values_output_layer_8_reg_664[0]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[0]_i_3 
       (.I0(tmp_10_2_reg_2264[2]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[2] ),
        .O(\values_output_layer_8_reg_664[0]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[0]_i_4 
       (.I0(tmp_10_2_reg_2264[1]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[1] ),
        .O(\values_output_layer_8_reg_664[0]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[0]_i_5 
       (.I0(tmp_10_2_reg_2264[0]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[0] ),
        .O(\values_output_layer_8_reg_664[0]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[12]_i_2 
       (.I0(tmp_10_2_reg_2264[15]),
        .I1(tmp_65_fu_1718_p4[5]),
        .O(\values_output_layer_8_reg_664[12]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[12]_i_3 
       (.I0(tmp_10_2_reg_2264[14]),
        .I1(tmp_65_fu_1718_p4[4]),
        .O(\values_output_layer_8_reg_664[12]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[12]_i_4 
       (.I0(tmp_10_2_reg_2264[13]),
        .I1(tmp_65_fu_1718_p4[3]),
        .O(\values_output_layer_8_reg_664[12]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[12]_i_5 
       (.I0(tmp_10_2_reg_2264[12]),
        .I1(tmp_65_fu_1718_p4[2]),
        .O(\values_output_layer_8_reg_664[12]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[4]_i_2 
       (.I0(tmp_10_2_reg_2264[7]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[7] ),
        .O(\values_output_layer_8_reg_664[4]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[4]_i_3 
       (.I0(tmp_10_2_reg_2264[6]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[6] ),
        .O(\values_output_layer_8_reg_664[4]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[4]_i_4 
       (.I0(tmp_10_2_reg_2264[5]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[5] ),
        .O(\values_output_layer_8_reg_664[4]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[4]_i_5 
       (.I0(tmp_10_2_reg_2264[4]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[4] ),
        .O(\values_output_layer_8_reg_664[4]_i_5_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[8]_i_2 
       (.I0(tmp_10_2_reg_2264[11]),
        .I1(tmp_65_fu_1718_p4[1]),
        .O(\values_output_layer_8_reg_664[8]_i_2_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[8]_i_3 
       (.I0(tmp_10_2_reg_2264[10]),
        .I1(tmp_65_fu_1718_p4[0]),
        .O(\values_output_layer_8_reg_664[8]_i_3_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[8]_i_4 
       (.I0(tmp_10_2_reg_2264[9]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[9] ),
        .O(\values_output_layer_8_reg_664[8]_i_4_n_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \values_output_layer_8_reg_664[8]_i_5 
       (.I0(tmp_10_2_reg_2264[8]),
        .I1(\values_output_layer_8_reg_664_reg_n_6_[8] ),
        .O(\values_output_layer_8_reg_664[8]_i_5_n_6 ));
  FDRE \values_output_layer_8_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[0]_i_1_n_13 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[0] ),
        .R(j_3_2_reg_677));
  CARRY4 \values_output_layer_8_reg_664_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\values_output_layer_8_reg_664_reg[0]_i_1_n_6 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_7 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_8 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_2_reg_2264[3:0]),
        .O({\values_output_layer_8_reg_664_reg[0]_i_1_n_10 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_11 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_12 ,\values_output_layer_8_reg_664_reg[0]_i_1_n_13 }),
        .S({\values_output_layer_8_reg_664[0]_i_2_n_6 ,\values_output_layer_8_reg_664[0]_i_3_n_6 ,\values_output_layer_8_reg_664[0]_i_4_n_6 ,\values_output_layer_8_reg_664[0]_i_5_n_6 }));
  FDRE \values_output_layer_8_reg_664_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[8]_i_1_n_11 ),
        .Q(tmp_65_fu_1718_p4[0]),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[8]_i_1_n_10 ),
        .Q(tmp_65_fu_1718_p4[1]),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[12]_i_1_n_13 ),
        .Q(tmp_65_fu_1718_p4[2]),
        .R(j_3_2_reg_677));
  CARRY4 \values_output_layer_8_reg_664_reg[12]_i_1 
       (.CI(\values_output_layer_8_reg_664_reg[8]_i_1_n_6 ),
        .CO({\NLW_values_output_layer_8_reg_664_reg[12]_i_1_CO_UNCONNECTED [3],\values_output_layer_8_reg_664_reg[12]_i_1_n_7 ,\values_output_layer_8_reg_664_reg[12]_i_1_n_8 ,\values_output_layer_8_reg_664_reg[12]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_10_2_reg_2264[14:12]}),
        .O({\values_output_layer_8_reg_664_reg[12]_i_1_n_10 ,\values_output_layer_8_reg_664_reg[12]_i_1_n_11 ,\values_output_layer_8_reg_664_reg[12]_i_1_n_12 ,\values_output_layer_8_reg_664_reg[12]_i_1_n_13 }),
        .S({\values_output_layer_8_reg_664[12]_i_2_n_6 ,\values_output_layer_8_reg_664[12]_i_3_n_6 ,\values_output_layer_8_reg_664[12]_i_4_n_6 ,\values_output_layer_8_reg_664[12]_i_5_n_6 }));
  FDRE \values_output_layer_8_reg_664_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[12]_i_1_n_12 ),
        .Q(tmp_65_fu_1718_p4[3]),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[12]_i_1_n_11 ),
        .Q(tmp_65_fu_1718_p4[4]),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[12]_i_1_n_10 ),
        .Q(tmp_65_fu_1718_p4[5]),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[0]_i_1_n_12 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[1] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[0]_i_1_n_11 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[2] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[0]_i_1_n_10 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[3] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[4]_i_1_n_13 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[4] ),
        .R(j_3_2_reg_677));
  CARRY4 \values_output_layer_8_reg_664_reg[4]_i_1 
       (.CI(\values_output_layer_8_reg_664_reg[0]_i_1_n_6 ),
        .CO({\values_output_layer_8_reg_664_reg[4]_i_1_n_6 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_7 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_8 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_2_reg_2264[7:4]),
        .O({\values_output_layer_8_reg_664_reg[4]_i_1_n_10 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_11 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_12 ,\values_output_layer_8_reg_664_reg[4]_i_1_n_13 }),
        .S({\values_output_layer_8_reg_664[4]_i_2_n_6 ,\values_output_layer_8_reg_664[4]_i_3_n_6 ,\values_output_layer_8_reg_664[4]_i_4_n_6 ,\values_output_layer_8_reg_664[4]_i_5_n_6 }));
  FDRE \values_output_layer_8_reg_664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[4]_i_1_n_12 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[5] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[4]_i_1_n_11 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[6] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[4]_i_1_n_10 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[7] ),
        .R(j_3_2_reg_677));
  FDRE \values_output_layer_8_reg_664_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[8]_i_1_n_13 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[8] ),
        .R(j_3_2_reg_677));
  CARRY4 \values_output_layer_8_reg_664_reg[8]_i_1 
       (.CI(\values_output_layer_8_reg_664_reg[4]_i_1_n_6 ),
        .CO({\values_output_layer_8_reg_664_reg[8]_i_1_n_6 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_7 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_8 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_9 }),
        .CYINIT(1'b0),
        .DI(tmp_10_2_reg_2264[11:8]),
        .O({\values_output_layer_8_reg_664_reg[8]_i_1_n_10 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_11 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_12 ,\values_output_layer_8_reg_664_reg[8]_i_1_n_13 }),
        .S({\values_output_layer_8_reg_664[8]_i_2_n_6 ,\values_output_layer_8_reg_664[8]_i_3_n_6 ,\values_output_layer_8_reg_664[8]_i_4_n_6 ,\values_output_layer_8_reg_664[8]_i_5_n_6 }));
  FDRE \values_output_layer_8_reg_664_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(\values_output_layer_8_reg_664_reg[8]_i_1_n_12 ),
        .Q(\values_output_layer_8_reg_664_reg_n_6_[9] ),
        .R(j_3_2_reg_677));
  design_1_AXISEnhanced_0_1_AXISEnhanced_valug8j values_output_layer_U
       (.ADDRARDADDR({values_output_layer_U_n_12,values_output_layer_U_n_13,values_output_layer_U_n_14,values_output_layer_U_n_15,values_output_layer_U_n_16,values_output_layer_U_n_17,values_output_layer_U_n_18,values_output_layer_U_n_19,values_output_layer_U_n_20,values_output_layer_U_n_21,values_output_layer_U_n_22}),
        .D({tmp_17_2_cast_fu_1766_p1,values_output_layer_U_n_24,values_output_layer_U_n_25,values_output_layer_U_n_26,values_output_layer_U_n_27,values_output_layer_U_n_28,values_output_layer_U_n_29,values_output_layer_U_n_30,values_output_layer_U_n_31,values_output_layer_U_n_32,values_output_layer_U_n_33}),
        .\M_AXIS_V_data_1_state_reg[1] (M_AXIS_V_data_1_ack_in63_in),
        .Q({ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state69,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state52}),
        .ap_clk(ap_clk),
        .d0({sigmoid_arr_U_n_26,sigmoid_arr_U_n_27,sigmoid_arr_U_n_28,sigmoid_arr_U_n_29,sigmoid_arr_U_n_30,sigmoid_arr_U_n_31,sigmoid_arr_U_n_32,sigmoid_arr_U_n_33}),
        .icmp5_reg_2158(icmp5_reg_2158),
        .icmp6_reg_2204(icmp6_reg_2204),
        .icmp7_reg_2260(icmp7_reg_2260),
        .\q0_reg[0] (values_output_layer_U_n_7),
        .\q0_reg[10] (values_output_layer_U_n_6),
        .\q0_reg[5] (values_output_layer_U_n_11),
        .\q0_reg[7] (values_output_layer_U_n_8),
        .\q0_reg[7]_0 (values_output_layer_U_n_10),
        .\q0_reg[9] (values_output_layer_U_n_9),
        .\tmp_17_1_reg_2218_reg[0] (sigmoid_arr_U_n_34),
        .\tmp_17_1_reg_2218_reg[10] (sigmoid_arr_U_n_44),
        .\tmp_17_1_reg_2218_reg[1] (sigmoid_arr_U_n_35),
        .\tmp_17_1_reg_2218_reg[3] (sigmoid_arr_U_n_37),
        .\tmp_17_1_reg_2218_reg[4] (sigmoid_arr_U_n_38),
        .\tmp_17_1_reg_2218_reg[5] (sigmoid_arr_U_n_39),
        .\tmp_17_1_reg_2218_reg[7] (sigmoid_arr_U_n_41),
        .\tmp_17_1_reg_2218_reg[8] (sigmoid_arr_U_n_42),
        .\tmp_17_1_reg_2218_reg[9] (sigmoid_arr_U_n_43),
        .\tmp_17_reg_2154_reg[0] (\tmp_17_reg_2154_reg_n_6_[0] ),
        .\tmp_24_reg_2172_reg[2] (sigmoid_arr_U_n_36),
        .\tmp_24_reg_2172_reg[6] (sigmoid_arr_U_n_40),
        .tmp_61_fu_1487_p4(tmp_61_fu_1487_p4[0]),
        .tmp_63_fu_1597_p4(tmp_63_fu_1597_p4[0]),
        .tmp_65_fu_1718_p4(tmp_65_fu_1718_p4[0]),
        .\tmp_8_1_reg_2200_reg[0] (\tmp_8_1_reg_2200_reg_n_6_[0] ),
        .\tmp_8_2_reg_2256_reg[0] (\tmp_8_2_reg_2256_reg_n_6_[0] ),
        .\values_output_layer_2_reg_616_reg[8] (\values_output_layer_2_reg_616_reg_n_6_[8] ),
        .\values_output_layer_2_reg_616_reg[9] (\values_output_layer_2_reg_616_reg_n_6_[9] ),
        .\values_output_layer_5_reg_640_reg[8] (\values_output_layer_5_reg_640_reg_n_6_[8] ),
        .\values_output_layer_5_reg_640_reg[9] (\values_output_layer_5_reg_640_reg_n_6_[9] ),
        .\values_output_layer_8_reg_664_reg[8] (\values_output_layer_8_reg_664_reg_n_6_[8] ),
        .\values_output_layer_8_reg_664_reg[9] (\values_output_layer_8_reg_664_reg_n_6_[9] ));
  design_1_AXISEnhanced_0_1_AXISEnhanced_weigcud weights_HO_U
       (.B({weights_HO_U_n_6,weights_HO_U_n_7,weights_HO_U_n_8,weights_HO_U_n_9,weights_HO_U_n_10,weights_HO_U_n_11,weights_HO_U_n_12,weights_HO_U_n_13,weights_HO_U_n_14,weights_HO_U_n_15,weights_HO_U_n_16,weights_HO_U_n_17,weights_HO_U_n_18,weights_HO_U_n_19,weights_HO_U_n_20,weights_HO_U_n_21}),
        .Q(S_AXIS_V_data_0_payload_B),
        .\S_AXIS_V_data_0_payload_A_reg[15] (S_AXIS_V_data_0_payload_A),
        .S_AXIS_V_data_0_sel(S_AXIS_V_data_0_sel),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .\ap_CS_fsm_reg[68] ({ap_CS_fsm_state69,ap_CS_fsm_state60,ap_CS_fsm_state52,ap_CS_fsm_state7}),
        .ap_clk(ap_clk),
        .d0(test_data_d0),
        .\j_3_1_reg_653_reg[2] ({\j_3_1_reg_653_reg_n_6_[2] ,tmp_47_fu_1554_p3}),
        .\j_3_2_reg_677_reg[2] ({\j_3_2_reg_677_reg_n_6_[2] ,tmp_50_fu_1675_p3}),
        .\j_4_reg_629_reg[2] ({\j_4_reg_629_reg_n_6_[2] ,tmp_45_fu_1450_p3}),
        .p_0_in(weights_HO_we0),
        .\weights_HO_addr_reg_1897_reg[3] (weights_HO_addr_reg_1897));
  LUT2 #(
    .INIT(4'h6)) 
    \weights_HO_addr_reg_1897[0]_i_1 
       (.I0(\j_1_reg_463_reg_n_6_[0] ),
        .I1(tmp_6_reg_1884[0]),
        .O(tmp_30_cast_fu_822_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \weights_HO_addr_reg_1897[1]_i_1 
       (.I0(tmp_6_reg_1884[0]),
        .I1(\j_1_reg_463_reg_n_6_[0] ),
        .I2(i_4_reg_1892[1]),
        .I3(\j_1_reg_463_reg_n_6_[1] ),
        .O(tmp_30_cast_fu_822_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h566A6A6A)) 
    \weights_HO_addr_reg_1897[2]_i_1 
       (.I0(tmp_6_reg_1884[2]),
        .I1(i_4_reg_1892[1]),
        .I2(\j_1_reg_463_reg_n_6_[1] ),
        .I3(tmp_6_reg_1884[0]),
        .I4(\j_1_reg_463_reg_n_6_[0] ),
        .O(tmp_30_cast_fu_822_p1[2]));
  LUT6 #(
    .INIT(64'h556A6AAAAAAAAAAA)) 
    \weights_HO_addr_reg_1897[3]_i_1 
       (.I0(tmp_6_reg_1884[3]),
        .I1(\j_1_reg_463_reg_n_6_[0] ),
        .I2(tmp_6_reg_1884[0]),
        .I3(\j_1_reg_463_reg_n_6_[1] ),
        .I4(i_4_reg_1892[1]),
        .I5(tmp_6_reg_1884[2]),
        .O(tmp_30_cast_fu_822_p1[3]));
  FDRE \weights_HO_addr_reg_1897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_30_cast_fu_822_p1[0]),
        .Q(weights_HO_addr_reg_1897[0]),
        .R(1'b0));
  FDRE \weights_HO_addr_reg_1897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_30_cast_fu_822_p1[1]),
        .Q(weights_HO_addr_reg_1897[1]),
        .R(1'b0));
  FDRE \weights_HO_addr_reg_1897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_30_cast_fu_822_p1[2]),
        .Q(weights_HO_addr_reg_1897[2]),
        .R(1'b0));
  FDRE \weights_HO_addr_reg_1897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_30_cast_fu_822_p1[3]),
        .Q(weights_HO_addr_reg_1897[3]),
        .R(1'b0));
  design_1_AXISEnhanced_0_1_AXISEnhanced_weigbkb weights_IH_U
       (.DOADO(weights_IH_q0),
        .Q(p_shl6_cast_fu_1344_p1),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg_n_6_[0] ),
        .\ap_CS_fsm_reg[43] ({ap_CS_fsm_state44,ap_CS_fsm_state36,ap_CS_fsm_state28,ap_CS_fsm_state20,ap_CS_fsm_state12,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .d0(test_data_d0),
        .\j_2_1_reg_533_reg[3] (p_shl3_cast_fu_1002_p1),
        .\j_2_2_reg_557_reg[3] (p_shl4_cast_fu_1116_p1),
        .\j_2_3_reg_581_reg[3] (p_shl5_cast_fu_1230_p1),
        .\j_s_reg_509_reg[3] (p_shl2_cast_fu_894_p1),
        .ram_reg(weights_IH_U_n_23),
        .ram_reg_0(weights_IH_U_n_24),
        .\weights_IH_addr_reg_1871_reg[6] (weights_IH_addr_reg_1871),
        .weights_IH_we0(weights_IH_we0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \weights_IH_addr_reg_1871[0]_i_1 
       (.I0(\j_reg_441_reg_n_6_[0] ),
        .I1(tmp_1_reg_1858[0]),
        .O(tmp_23_fu_756_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \weights_IH_addr_reg_1871[1]_i_1 
       (.I0(tmp_1_reg_1858[0]),
        .I1(\j_reg_441_reg_n_6_[0] ),
        .I2(tmp_1_reg_1858[1]),
        .I3(\j_reg_441_reg_n_6_[1] ),
        .O(tmp_23_fu_756_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \weights_IH_addr_reg_1871[2]_i_1 
       (.I0(tmp_1_reg_1858[1]),
        .I1(\j_reg_441_reg_n_6_[1] ),
        .I2(tmp_1_reg_1858[0]),
        .I3(\j_reg_441_reg_n_6_[0] ),
        .I4(tmp_1_reg_1858[2]),
        .I5(\j_reg_441_reg_n_6_[2] ),
        .O(tmp_23_fu_756_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \weights_IH_addr_reg_1871[3]_i_1 
       (.I0(tmp_1_reg_1858[3]),
        .I1(\weights_IH_addr_reg_1871[6]_i_2_n_6 ),
        .O(tmp_23_fu_756_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \weights_IH_addr_reg_1871[4]_i_1 
       (.I0(\weights_IH_addr_reg_1871[6]_i_2_n_6 ),
        .I1(tmp_1_reg_1858[3]),
        .I2(tmp_1_reg_1858[4]),
        .O(tmp_23_fu_756_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \weights_IH_addr_reg_1871[5]_i_1 
       (.I0(tmp_1_reg_1858[5]),
        .I1(\weights_IH_addr_reg_1871[6]_i_2_n_6 ),
        .I2(tmp_1_reg_1858[3]),
        .I3(tmp_1_reg_1858[4]),
        .O(tmp_23_fu_756_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \weights_IH_addr_reg_1871[6]_i_1 
       (.I0(tmp_1_reg_1858[6]),
        .I1(tmp_1_reg_1858[4]),
        .I2(tmp_1_reg_1858[3]),
        .I3(\weights_IH_addr_reg_1871[6]_i_2_n_6 ),
        .I4(tmp_1_reg_1858[5]),
        .O(tmp_23_fu_756_p2[6]));
  LUT6 #(
    .INIT(64'h0000077F077FFFFF)) 
    \weights_IH_addr_reg_1871[6]_i_2 
       (.I0(\j_reg_441_reg_n_6_[0] ),
        .I1(tmp_1_reg_1858[0]),
        .I2(\j_reg_441_reg_n_6_[1] ),
        .I3(tmp_1_reg_1858[1]),
        .I4(\j_reg_441_reg_n_6_[2] ),
        .I5(tmp_1_reg_1858[2]),
        .O(\weights_IH_addr_reg_1871[6]_i_2_n_6 ));
  FDRE \weights_IH_addr_reg_1871_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[0]),
        .Q(weights_IH_addr_reg_1871[0]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[1]),
        .Q(weights_IH_addr_reg_1871[1]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[2]),
        .Q(weights_IH_addr_reg_1871[2]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[3]),
        .Q(weights_IH_addr_reg_1871[3]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[4]),
        .Q(weights_IH_addr_reg_1871[4]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[5]),
        .Q(weights_IH_addr_reg_1871[5]),
        .R(1'b0));
  FDRE \weights_IH_addr_reg_1871_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_23_fu_756_p2[6]),
        .Q(weights_IH_addr_reg_1871[6]),
        .R(1'b0));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi
   (D,
    ap_clk,
    DOADO,
    A,
    p_0_in,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]DOADO;
  input [15:0]A;
  input p_0_in;
  input [9:0]Q;

  wire [15:0]A;
  wire [15:0]D;
  wire [15:0]DOADO;
  wire [9:0]Q;
  wire ap_clk;
  wire p_0_in;

  design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_DSP48_0_1 AXISEnhanced_mul_hbi_DSP48_0_U
       (.A(A),
        .D(D),
        .DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in));
endmodule

(* ORIG_REF_NAME = "AXISEnhanced_mul_hbi" *) 
module design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_0
   (D,
    p,
    d0,
    p_0,
    p_1,
    \q0_reg[5] ,
    E,
    ap_clk,
    B,
    A,
    \S_AXIS_V_data_0_state_reg[0] ,
    Q,
    \values_hidden_layer_2_reg_496_reg[8] ,
    \values_hidden_layer_2_reg_496_reg[9] ,
    tmp_31_fu_927_p4,
    \tmp_2_3_reg_2072_reg[0] ,
    \tmp_2_4_reg_2113_reg[0] ,
    \tmp_2_1_reg_1990_reg[0] ,
    \tmp_2_reg_1949_reg[0] ,
    \tmp_2_2_reg_2031_reg[0] ,
    icmp3_reg_2076,
    icmp2_reg_2035,
    icmp1_reg_1994,
    icmp_reg_1953,
    icmp4_reg_2117,
    \values_hidden_layer_8_reg_544_reg[8] ,
    \values_hidden_layer_7_reg_568_reg[8] ,
    \values_hidden_layer_5_reg_520_reg[8] ,
    \values_hidden_layer_8_reg_544_reg[9] ,
    \values_hidden_layer_7_reg_568_reg[9] ,
    \values_hidden_layer_5_reg_520_reg[9] ,
    tmp_53_fu_1041_p4,
    tmp_57_fu_1269_p4,
    tmp_55_fu_1155_p4,
    \values_hidden_layer_1_reg_592_reg[8] ,
    \values_hidden_layer_1_reg_592_reg[9] ,
    tmp_59_fu_1383_p4);
  output [15:0]D;
  output p;
  output [7:0]d0;
  output p_0;
  output p_1;
  output \q0_reg[5] ;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [21:0]Q;
  input \values_hidden_layer_2_reg_496_reg[8] ;
  input \values_hidden_layer_2_reg_496_reg[9] ;
  input [5:0]tmp_31_fu_927_p4;
  input \tmp_2_3_reg_2072_reg[0] ;
  input \tmp_2_4_reg_2113_reg[0] ;
  input \tmp_2_1_reg_1990_reg[0] ;
  input \tmp_2_reg_1949_reg[0] ;
  input \tmp_2_2_reg_2031_reg[0] ;
  input icmp3_reg_2076;
  input icmp2_reg_2035;
  input icmp1_reg_1994;
  input icmp_reg_1953;
  input icmp4_reg_2117;
  input \values_hidden_layer_8_reg_544_reg[8] ;
  input \values_hidden_layer_7_reg_568_reg[8] ;
  input \values_hidden_layer_5_reg_520_reg[8] ;
  input \values_hidden_layer_8_reg_544_reg[9] ;
  input \values_hidden_layer_7_reg_568_reg[9] ;
  input \values_hidden_layer_5_reg_520_reg[9] ;
  input [5:0]tmp_53_fu_1041_p4;
  input [5:0]tmp_57_fu_1269_p4;
  input [5:0]tmp_55_fu_1155_p4;
  input \values_hidden_layer_1_reg_592_reg[8] ;
  input \values_hidden_layer_1_reg_592_reg[9] ;
  input [5:0]tmp_59_fu_1383_p4;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [21:0]Q;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp1_reg_1994;
  wire icmp2_reg_2035;
  wire icmp3_reg_2076;
  wire icmp4_reg_2117;
  wire icmp_reg_1953;
  wire p;
  wire p_0;
  wire p_1;
  wire \q0_reg[5] ;
  wire \tmp_2_1_reg_1990_reg[0] ;
  wire \tmp_2_2_reg_2031_reg[0] ;
  wire \tmp_2_3_reg_2072_reg[0] ;
  wire \tmp_2_4_reg_2113_reg[0] ;
  wire \tmp_2_reg_1949_reg[0] ;
  wire [5:0]tmp_31_fu_927_p4;
  wire [5:0]tmp_53_fu_1041_p4;
  wire [5:0]tmp_55_fu_1155_p4;
  wire [5:0]tmp_57_fu_1269_p4;
  wire [5:0]tmp_59_fu_1383_p4;
  wire \values_hidden_layer_1_reg_592_reg[8] ;
  wire \values_hidden_layer_1_reg_592_reg[9] ;
  wire \values_hidden_layer_2_reg_496_reg[8] ;
  wire \values_hidden_layer_2_reg_496_reg[9] ;
  wire \values_hidden_layer_5_reg_520_reg[8] ;
  wire \values_hidden_layer_5_reg_520_reg[9] ;
  wire \values_hidden_layer_7_reg_568_reg[8] ;
  wire \values_hidden_layer_7_reg_568_reg[9] ;
  wire \values_hidden_layer_8_reg_544_reg[8] ;
  wire \values_hidden_layer_8_reg_544_reg[9] ;

  design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_DSP48_0 AXISEnhanced_mul_hbi_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .E(E),
        .Q(Q),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg[0] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp1_reg_1994(icmp1_reg_1994),
        .icmp2_reg_2035(icmp2_reg_2035),
        .icmp3_reg_2076(icmp3_reg_2076),
        .icmp4_reg_2117(icmp4_reg_2117),
        .icmp_reg_1953(icmp_reg_1953),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .\q0_reg[5] (\q0_reg[5] ),
        .\tmp_2_1_reg_1990_reg[0] (\tmp_2_1_reg_1990_reg[0] ),
        .\tmp_2_2_reg_2031_reg[0] (\tmp_2_2_reg_2031_reg[0] ),
        .\tmp_2_3_reg_2072_reg[0] (\tmp_2_3_reg_2072_reg[0] ),
        .\tmp_2_4_reg_2113_reg[0] (\tmp_2_4_reg_2113_reg[0] ),
        .\tmp_2_reg_1949_reg[0] (\tmp_2_reg_1949_reg[0] ),
        .tmp_31_fu_927_p4(tmp_31_fu_927_p4),
        .tmp_53_fu_1041_p4(tmp_53_fu_1041_p4),
        .tmp_55_fu_1155_p4(tmp_55_fu_1155_p4),
        .tmp_57_fu_1269_p4(tmp_57_fu_1269_p4),
        .tmp_59_fu_1383_p4(tmp_59_fu_1383_p4),
        .\values_hidden_layer_1_reg_592_reg[8] (\values_hidden_layer_1_reg_592_reg[8] ),
        .\values_hidden_layer_1_reg_592_reg[9] (\values_hidden_layer_1_reg_592_reg[9] ),
        .\values_hidden_layer_2_reg_496_reg[8] (\values_hidden_layer_2_reg_496_reg[8] ),
        .\values_hidden_layer_2_reg_496_reg[9] (\values_hidden_layer_2_reg_496_reg[9] ),
        .\values_hidden_layer_5_reg_520_reg[8] (\values_hidden_layer_5_reg_520_reg[8] ),
        .\values_hidden_layer_5_reg_520_reg[9] (\values_hidden_layer_5_reg_520_reg[9] ),
        .\values_hidden_layer_7_reg_568_reg[8] (\values_hidden_layer_7_reg_568_reg[8] ),
        .\values_hidden_layer_7_reg_568_reg[9] (\values_hidden_layer_7_reg_568_reg[9] ),
        .\values_hidden_layer_8_reg_544_reg[8] (\values_hidden_layer_8_reg_544_reg[8] ),
        .\values_hidden_layer_8_reg_544_reg[9] (\values_hidden_layer_8_reg_544_reg[9] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_DSP48_0
   (D,
    p_0,
    d0,
    p_1,
    p_2,
    \q0_reg[5] ,
    E,
    ap_clk,
    B,
    A,
    \S_AXIS_V_data_0_state_reg[0] ,
    Q,
    \values_hidden_layer_2_reg_496_reg[8] ,
    \values_hidden_layer_2_reg_496_reg[9] ,
    tmp_31_fu_927_p4,
    \tmp_2_3_reg_2072_reg[0] ,
    \tmp_2_4_reg_2113_reg[0] ,
    \tmp_2_1_reg_1990_reg[0] ,
    \tmp_2_reg_1949_reg[0] ,
    \tmp_2_2_reg_2031_reg[0] ,
    icmp3_reg_2076,
    icmp2_reg_2035,
    icmp1_reg_1994,
    icmp_reg_1953,
    icmp4_reg_2117,
    \values_hidden_layer_8_reg_544_reg[8] ,
    \values_hidden_layer_7_reg_568_reg[8] ,
    \values_hidden_layer_5_reg_520_reg[8] ,
    \values_hidden_layer_8_reg_544_reg[9] ,
    \values_hidden_layer_7_reg_568_reg[9] ,
    \values_hidden_layer_5_reg_520_reg[9] ,
    tmp_53_fu_1041_p4,
    tmp_57_fu_1269_p4,
    tmp_55_fu_1155_p4,
    \values_hidden_layer_1_reg_592_reg[8] ,
    \values_hidden_layer_1_reg_592_reg[9] ,
    tmp_59_fu_1383_p4);
  output [15:0]D;
  output p_0;
  output [7:0]d0;
  output p_1;
  output p_2;
  output \q0_reg[5] ;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [21:0]Q;
  input \values_hidden_layer_2_reg_496_reg[8] ;
  input \values_hidden_layer_2_reg_496_reg[9] ;
  input [5:0]tmp_31_fu_927_p4;
  input \tmp_2_3_reg_2072_reg[0] ;
  input \tmp_2_4_reg_2113_reg[0] ;
  input \tmp_2_1_reg_1990_reg[0] ;
  input \tmp_2_reg_1949_reg[0] ;
  input \tmp_2_2_reg_2031_reg[0] ;
  input icmp3_reg_2076;
  input icmp2_reg_2035;
  input icmp1_reg_1994;
  input icmp_reg_1953;
  input icmp4_reg_2117;
  input \values_hidden_layer_8_reg_544_reg[8] ;
  input \values_hidden_layer_7_reg_568_reg[8] ;
  input \values_hidden_layer_5_reg_520_reg[8] ;
  input \values_hidden_layer_8_reg_544_reg[9] ;
  input \values_hidden_layer_7_reg_568_reg[9] ;
  input \values_hidden_layer_5_reg_520_reg[9] ;
  input [5:0]tmp_53_fu_1041_p4;
  input [5:0]tmp_57_fu_1269_p4;
  input [5:0]tmp_55_fu_1155_p4;
  input \values_hidden_layer_1_reg_592_reg[8] ;
  input \values_hidden_layer_1_reg_592_reg[9] ;
  input [5:0]tmp_59_fu_1383_p4;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [21:0]Q;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp1_reg_1994;
  wire icmp2_reg_2035;
  wire icmp3_reg_2076;
  wire icmp4_reg_2117;
  wire icmp_reg_1953;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire \q0_reg[5] ;
  wire ram_reg_0_7_0_0_i_20_n_6;
  wire ram_reg_0_7_0_0_i_21_n_6;
  wire ram_reg_0_7_0_0_i_22_n_6;
  wire ram_reg_0_7_0_0_i_23_n_6;
  wire ram_reg_0_7_0_0_i_27_n_6;
  wire ram_reg_0_7_10_10_i_2_n_6;
  wire ram_reg_0_7_10_10_i_3_n_6;
  wire ram_reg_0_7_10_10_i_4_n_6;
  wire ram_reg_0_7_11_11_i_2_n_6;
  wire ram_reg_0_7_11_11_i_3_n_6;
  wire ram_reg_0_7_12_12_i_2_n_6;
  wire ram_reg_0_7_12_12_i_3_n_6;
  wire ram_reg_0_7_13_13_i_2_n_6;
  wire ram_reg_0_7_13_13_i_3_n_6;
  wire ram_reg_0_7_14_14_i_2_n_6;
  wire ram_reg_0_7_14_14_i_3_n_6;
  wire ram_reg_0_7_15_15_i_2_n_6;
  wire ram_reg_0_7_15_15_i_3_n_6;
  wire ram_reg_0_7_8_8_i_10_n_6;
  wire ram_reg_0_7_8_8_i_2_n_6;
  wire ram_reg_0_7_8_8_i_3_n_6;
  wire ram_reg_0_7_8_8_i_4_n_6;
  wire ram_reg_0_7_8_8_i_5_n_6;
  wire ram_reg_0_7_8_8_i_6_n_6;
  wire ram_reg_0_7_8_8_i_7_n_6;
  wire ram_reg_0_7_8_8_i_8_n_6;
  wire ram_reg_0_7_8_8_i_9_n_6;
  wire ram_reg_0_7_9_9_i_2_n_6;
  wire ram_reg_0_7_9_9_i_3_n_6;
  wire reg_7000;
  wire \tmp_2_1_reg_1990_reg[0] ;
  wire \tmp_2_2_reg_2031_reg[0] ;
  wire \tmp_2_3_reg_2072_reg[0] ;
  wire \tmp_2_4_reg_2113_reg[0] ;
  wire \tmp_2_reg_1949_reg[0] ;
  wire [5:0]tmp_31_fu_927_p4;
  wire [5:0]tmp_53_fu_1041_p4;
  wire [5:0]tmp_55_fu_1155_p4;
  wire [5:0]tmp_57_fu_1269_p4;
  wire [5:0]tmp_59_fu_1383_p4;
  wire \values_hidden_layer_1_reg_592_reg[8] ;
  wire \values_hidden_layer_1_reg_592_reg[9] ;
  wire \values_hidden_layer_2_reg_496_reg[8] ;
  wire \values_hidden_layer_2_reg_496_reg[9] ;
  wire \values_hidden_layer_5_reg_520_reg[8] ;
  wire \values_hidden_layer_5_reg_520_reg[9] ;
  wire \values_hidden_layer_7_reg_568_reg[8] ;
  wire \values_hidden_layer_7_reg_568_reg[9] ;
  wire \values_hidden_layer_8_reg_544_reg[8] ;
  wire \values_hidden_layer_8_reg_544_reg[9] ;
  wire weights_HO_ce0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(reg_7000),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(weights_HO_ce0),
        .CEB2(reg_7000),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,D,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110,p_n_111}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hFE)) 
    p_i_1__0
       (.I0(Q[21]),
        .I1(Q[17]),
        .I2(Q[19]),
        .O(reg_7000));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    p_i_2
       (.I0(\S_AXIS_V_data_0_state_reg[0] ),
        .I1(Q[0]),
        .I2(Q[18]),
        .I3(Q[16]),
        .I4(Q[20]),
        .O(weights_HO_ce0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_7_0_0_i_10
       (.I0(ram_reg_0_7_8_8_i_3_n_6),
        .I1(p_1),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(p_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_7_0_0_i_11
       (.I0(ram_reg_0_7_8_8_i_3_n_6),
        .I1(ram_reg_0_7_0_0_i_21_n_6),
        .I2(Q[9]),
        .I3(ram_reg_0_7_0_0_i_22_n_6),
        .I4(ram_reg_0_7_0_0_i_23_n_6),
        .I5(ram_reg_0_7_0_0_i_20_n_6),
        .O(p_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_7_0_0_i_19
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[10]),
        .O(p_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_0_7_0_0_i_20
       (.I0(Q[11]),
        .I1(\tmp_2_3_reg_2072_reg[0] ),
        .I2(Q[14]),
        .I3(\tmp_2_4_reg_2113_reg[0] ),
        .I4(ram_reg_0_7_0_0_i_27_n_6),
        .O(ram_reg_0_7_0_0_i_20_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_7_0_0_i_21
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[10]),
        .I3(Q[13]),
        .I4(Q[7]),
        .O(ram_reg_0_7_0_0_i_21_n_6));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_7_0_0_i_22
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(ram_reg_0_7_0_0_i_22_n_6));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_7_0_0_i_23
       (.I0(Q[15]),
        .I1(Q[12]),
        .O(ram_reg_0_7_0_0_i_23_n_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_7_0_0_i_27
       (.I0(\tmp_2_1_reg_1990_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_2_reg_1949_reg[0] ),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(\tmp_2_2_reg_2031_reg[0] ),
        .O(ram_reg_0_7_0_0_i_27_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_0_7_0_0_i_7
       (.I0(ram_reg_0_7_8_8_i_6_n_6),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(p_1),
        .I5(ram_reg_0_7_0_0_i_20_n_6),
        .O(\q0_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_10_10_i_1
       (.I0(tmp_31_fu_927_p4[0]),
        .I1(p_2),
        .I2(ram_reg_0_7_10_10_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_10_10_i_4_n_6),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_10_10_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[0]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[0]),
        .I4(tmp_55_fu_1155_p4[0]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_10_10_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_7_10_10_i_3
       (.I0(ram_reg_0_7_0_0_i_20_n_6),
        .I1(p_1),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(ram_reg_0_7_10_10_i_3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_10_10_i_4
       (.I0(tmp_59_fu_1383_p4[0]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_10_10_i_4_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_11_11_i_1
       (.I0(tmp_31_fu_927_p4[1]),
        .I1(p_2),
        .I2(ram_reg_0_7_11_11_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_11_11_i_3_n_6),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_11_11_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[1]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[1]),
        .I4(tmp_55_fu_1155_p4[1]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_11_11_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_11_11_i_3
       (.I0(tmp_59_fu_1383_p4[1]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_11_11_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_12_12_i_1
       (.I0(tmp_31_fu_927_p4[2]),
        .I1(p_2),
        .I2(ram_reg_0_7_12_12_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_12_12_i_3_n_6),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_12_12_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[2]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[2]),
        .I4(tmp_55_fu_1155_p4[2]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_12_12_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_12_12_i_3
       (.I0(tmp_59_fu_1383_p4[2]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_12_12_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_13_13_i_1
       (.I0(tmp_31_fu_927_p4[3]),
        .I1(p_2),
        .I2(ram_reg_0_7_13_13_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_13_13_i_3_n_6),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_13_13_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[3]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[3]),
        .I4(tmp_55_fu_1155_p4[3]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_13_13_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_13_13_i_3
       (.I0(tmp_59_fu_1383_p4[3]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_13_13_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_14_14_i_1
       (.I0(tmp_31_fu_927_p4[4]),
        .I1(p_2),
        .I2(ram_reg_0_7_14_14_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_14_14_i_3_n_6),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_14_14_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[4]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[4]),
        .I4(tmp_55_fu_1155_p4[4]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_14_14_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_14_14_i_3
       (.I0(tmp_59_fu_1383_p4[4]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_14_14_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    ram_reg_0_7_15_15_i_1
       (.I0(tmp_31_fu_927_p4[5]),
        .I1(p_2),
        .I2(ram_reg_0_7_15_15_i_2_n_6),
        .I3(ram_reg_0_7_10_10_i_3_n_6),
        .I4(ram_reg_0_7_8_8_i_6_n_6),
        .I5(ram_reg_0_7_15_15_i_3_n_6),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    ram_reg_0_7_15_15_i_2
       (.I0(ram_reg_0_7_8_8_i_10_n_6),
        .I1(tmp_53_fu_1041_p4[5]),
        .I2(Q[10]),
        .I3(tmp_57_fu_1269_p4[5]),
        .I4(tmp_55_fu_1155_p4[5]),
        .I5(ram_reg_0_7_8_8_i_9_n_6),
        .O(ram_reg_0_7_15_15_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_7_15_15_i_3
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(tmp_59_fu_1383_p4[5]),
        .O(ram_reg_0_7_15_15_i_3_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAFE)) 
    ram_reg_0_7_8_8_i_1
       (.I0(ram_reg_0_7_8_8_i_2_n_6),
        .I1(\values_hidden_layer_2_reg_496_reg[8] ),
        .I2(ram_reg_0_7_8_8_i_3_n_6),
        .I3(ram_reg_0_7_8_8_i_4_n_6),
        .I4(ram_reg_0_7_8_8_i_5_n_6),
        .I5(ram_reg_0_7_8_8_i_6_n_6),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ram_reg_0_7_8_8_i_10
       (.I0(Q[10]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(ram_reg_0_7_8_8_i_10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_8_8_i_2
       (.I0(\values_hidden_layer_1_reg_592_reg[8] ),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_8_8_i_2_n_6));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    ram_reg_0_7_8_8_i_3
       (.I0(Q[11]),
        .I1(icmp3_reg_2076),
        .I2(\tmp_2_3_reg_2072_reg[0] ),
        .I3(ram_reg_0_7_8_8_i_7_n_6),
        .I4(ram_reg_0_7_8_8_i_8_n_6),
        .O(ram_reg_0_7_8_8_i_3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_7_8_8_i_4
       (.I0(ram_reg_0_7_0_0_i_20_n_6),
        .I1(p_1),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(ram_reg_0_7_8_8_i_4_n_6));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    ram_reg_0_7_8_8_i_5
       (.I0(\values_hidden_layer_8_reg_544_reg[8] ),
        .I1(ram_reg_0_7_8_8_i_9_n_6),
        .I2(Q[10]),
        .I3(\values_hidden_layer_7_reg_568_reg[8] ),
        .I4(ram_reg_0_7_8_8_i_10_n_6),
        .I5(\values_hidden_layer_5_reg_520_reg[8] ),
        .O(ram_reg_0_7_8_8_i_5_n_6));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_7_8_8_i_6
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .O(ram_reg_0_7_8_8_i_6_n_6));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_0_7_8_8_i_7
       (.I0(\tmp_2_2_reg_2031_reg[0] ),
        .I1(Q[8]),
        .I2(icmp2_reg_2035),
        .I3(\tmp_2_1_reg_1990_reg[0] ),
        .I4(Q[5]),
        .I5(icmp1_reg_1994),
        .O(ram_reg_0_7_8_8_i_7_n_6));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_0_7_8_8_i_8
       (.I0(\tmp_2_reg_1949_reg[0] ),
        .I1(icmp_reg_1953),
        .I2(Q[2]),
        .I3(\tmp_2_4_reg_2113_reg[0] ),
        .I4(Q[14]),
        .I5(icmp4_reg_2117),
        .O(ram_reg_0_7_8_8_i_8_n_6));
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_0_7_8_8_i_9
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[10]),
        .O(ram_reg_0_7_8_8_i_9_n_6));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBBA)) 
    ram_reg_0_7_9_9_i_1
       (.I0(ram_reg_0_7_9_9_i_2_n_6),
        .I1(ram_reg_0_7_8_8_i_4_n_6),
        .I2(\values_hidden_layer_2_reg_496_reg[9] ),
        .I3(ram_reg_0_7_8_8_i_3_n_6),
        .I4(ram_reg_0_7_9_9_i_3_n_6),
        .I5(ram_reg_0_7_8_8_i_6_n_6),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_7_9_9_i_2
       (.I0(\values_hidden_layer_1_reg_592_reg[9] ),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(ram_reg_0_7_9_9_i_2_n_6));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    ram_reg_0_7_9_9_i_3
       (.I0(\values_hidden_layer_8_reg_544_reg[9] ),
        .I1(ram_reg_0_7_8_8_i_9_n_6),
        .I2(Q[10]),
        .I3(\values_hidden_layer_7_reg_568_reg[9] ),
        .I4(ram_reg_0_7_8_8_i_10_n_6),
        .I5(\values_hidden_layer_5_reg_520_reg[9] ),
        .O(ram_reg_0_7_9_9_i_3_n_6));
endmodule

(* ORIG_REF_NAME = "AXISEnhanced_mul_hbi_DSP48_0" *) 
module design_1_AXISEnhanced_0_1_AXISEnhanced_mul_hbi_DSP48_0_1
   (D,
    ap_clk,
    DOADO,
    A,
    p_0_in,
    Q);
  output [15:0]D;
  input ap_clk;
  input [15:0]DOADO;
  input [15:0]A;
  input p_0_in;
  input [9:0]Q;

  wire [15:0]A;
  wire [15:0]D;
  wire [15:0]DOADO;
  wire [9:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire reg_6920;
  wire test_data_ce0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[15],DOADO[15],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(test_data_ce0),
        .CEA2(reg_6920),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_6920),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,D,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110,p_n_111}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_i_1
       (.I0(p_0_in),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(test_data_ce0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_i_2__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(reg_6920));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_sigmeOg
   (DOADO,
    \M_AXIS_V_data_1_payload_A_reg[1] ,
    \M_AXIS_V_data_1_payload_A_reg[0] ,
    \M_AXIS_V_data_1_payload_B_reg[1] ,
    \M_AXIS_V_data_1_payload_B_reg[0] ,
    d0,
    \q0_reg[7] ,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    \tmp_18_1_reg_2228_reg[0] ,
    ap_clk,
    ADDRARDADDR,
    Q,
    tmp_18_1_reg_2228,
    M_AXIS_V_data_1_load_A,
    M_AXIS_V_data_1_payload_A,
    M_AXIS_V_data_1_load_B,
    M_AXIS_V_data_1_payload_B,
    \ap_CS_fsm_reg[18] ,
    \values_hidden_layer_2_reg_496_reg[0] ,
    \ap_CS_fsm_reg[19] ,
    \values_hidden_layer_5_reg_520_reg[0] ,
    \ap_CS_fsm_reg[34] ,
    \values_hidden_layer_2_reg_496_reg[1] ,
    \values_hidden_layer_5_reg_520_reg[1] ,
    \values_hidden_layer_2_reg_496_reg[2] ,
    \values_hidden_layer_5_reg_520_reg[2] ,
    \values_hidden_layer_2_reg_496_reg[6] ,
    \values_hidden_layer_5_reg_520_reg[6] ,
    \values_hidden_layer_2_reg_496_reg[7] ,
    \values_hidden_layer_5_reg_520_reg[7] ,
    \values_hidden_layer_2_reg_496_reg[3] ,
    \values_hidden_layer_2_reg_496_reg[4] ,
    \values_hidden_layer_2_reg_496_reg[5] ,
    \values_hidden_layer_1_reg_592_reg[0] ,
    \values_hidden_layer_1_reg_592_reg[1] ,
    \values_hidden_layer_1_reg_592_reg[2] ,
    \values_hidden_layer_1_reg_592_reg[3] ,
    \values_hidden_layer_1_reg_592_reg[4] ,
    \values_hidden_layer_1_reg_592_reg[5] ,
    \values_hidden_layer_1_reg_592_reg[6] ,
    \values_hidden_layer_1_reg_592_reg[7] ,
    \values_output_layer_2_reg_616_reg[0] ,
    \tmp_17_reg_2154_reg[0] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[66] ,
    \values_output_layer_5_reg_640_reg[0] ,
    \values_output_layer_2_reg_616_reg[1] ,
    \values_output_layer_5_reg_640_reg[1] ,
    \ap_CS_fsm_reg[68] ,
    \values_output_layer_8_reg_664_reg[1] ,
    \ap_CS_fsm_reg[59]_0 ,
    \values_output_layer_2_reg_616_reg[2] ,
    \values_output_layer_5_reg_640_reg[2] ,
    \values_output_layer_8_reg_664_reg[2] ,
    \values_output_layer_2_reg_616_reg[6] ,
    \values_output_layer_5_reg_640_reg[6] ,
    \values_output_layer_8_reg_664_reg[6] ,
    \values_output_layer_2_reg_616_reg[7] ,
    \values_output_layer_5_reg_640_reg[7] ,
    \values_output_layer_8_reg_664_reg[7] ,
    \values_output_layer_2_reg_616_reg[3] ,
    \values_output_layer_5_reg_640_reg[3] ,
    \values_output_layer_2_reg_616_reg[4] ,
    \values_output_layer_5_reg_640_reg[4] ,
    \values_output_layer_2_reg_616_reg[5] ,
    \values_output_layer_5_reg_640_reg[5] ,
    \reg_708_reg[7] ,
    \values_hidden_layer_8_reg_544_reg[0] ,
    \values_hidden_layer_7_reg_568_reg[0] ,
    \values_hidden_layer_8_reg_544_reg[1] ,
    \values_hidden_layer_7_reg_568_reg[1] ,
    \values_hidden_layer_8_reg_544_reg[2] ,
    \values_hidden_layer_7_reg_568_reg[2] ,
    \values_hidden_layer_8_reg_544_reg[3] ,
    \values_hidden_layer_7_reg_568_reg[3] ,
    \values_hidden_layer_8_reg_544_reg[4] ,
    \values_hidden_layer_7_reg_568_reg[4] ,
    \values_hidden_layer_8_reg_544_reg[5] ,
    \values_hidden_layer_7_reg_568_reg[5] ,
    \values_hidden_layer_8_reg_544_reg[6] ,
    \values_hidden_layer_7_reg_568_reg[6] ,
    \values_hidden_layer_8_reg_544_reg[7] ,
    \values_hidden_layer_7_reg_568_reg[7] ,
    \values_output_layer_8_reg_664_reg[0] ,
    \values_output_layer_8_reg_664_reg[3] ,
    \values_output_layer_8_reg_664_reg[4] ,
    \values_output_layer_8_reg_664_reg[5] ,
    \tmp_17_1_reg_2218_reg[10] ,
    \tmp_24_reg_2172_reg[10] ,
    \q0_reg[10] ,
    \values_hidden_layer_5_reg_520_reg[3] ,
    \values_hidden_layer_5_reg_520_reg[4] ,
    \values_hidden_layer_5_reg_520_reg[5] );
  output [7:0]DOADO;
  output \M_AXIS_V_data_1_payload_A_reg[1] ;
  output \M_AXIS_V_data_1_payload_A_reg[0] ;
  output \M_AXIS_V_data_1_payload_B_reg[1] ;
  output \M_AXIS_V_data_1_payload_B_reg[0] ;
  output [7:0]d0;
  output [7:0]\q0_reg[7] ;
  output q0_reg;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output \tmp_18_1_reg_2228_reg[0] ;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [21:0]Q;
  input tmp_18_1_reg_2228;
  input M_AXIS_V_data_1_load_A;
  input [1:0]M_AXIS_V_data_1_payload_A;
  input M_AXIS_V_data_1_load_B;
  input [1:0]M_AXIS_V_data_1_payload_B;
  input \ap_CS_fsm_reg[18] ;
  input \values_hidden_layer_2_reg_496_reg[0] ;
  input \ap_CS_fsm_reg[19] ;
  input \values_hidden_layer_5_reg_520_reg[0] ;
  input \ap_CS_fsm_reg[34] ;
  input \values_hidden_layer_2_reg_496_reg[1] ;
  input \values_hidden_layer_5_reg_520_reg[1] ;
  input \values_hidden_layer_2_reg_496_reg[2] ;
  input \values_hidden_layer_5_reg_520_reg[2] ;
  input \values_hidden_layer_2_reg_496_reg[6] ;
  input \values_hidden_layer_5_reg_520_reg[6] ;
  input \values_hidden_layer_2_reg_496_reg[7] ;
  input \values_hidden_layer_5_reg_520_reg[7] ;
  input \values_hidden_layer_2_reg_496_reg[3] ;
  input \values_hidden_layer_2_reg_496_reg[4] ;
  input \values_hidden_layer_2_reg_496_reg[5] ;
  input \values_hidden_layer_1_reg_592_reg[0] ;
  input \values_hidden_layer_1_reg_592_reg[1] ;
  input \values_hidden_layer_1_reg_592_reg[2] ;
  input \values_hidden_layer_1_reg_592_reg[3] ;
  input \values_hidden_layer_1_reg_592_reg[4] ;
  input \values_hidden_layer_1_reg_592_reg[5] ;
  input \values_hidden_layer_1_reg_592_reg[6] ;
  input \values_hidden_layer_1_reg_592_reg[7] ;
  input \values_output_layer_2_reg_616_reg[0] ;
  input \tmp_17_reg_2154_reg[0] ;
  input \ap_CS_fsm_reg[59] ;
  input \ap_CS_fsm_reg[66] ;
  input \values_output_layer_5_reg_640_reg[0] ;
  input \values_output_layer_2_reg_616_reg[1] ;
  input \values_output_layer_5_reg_640_reg[1] ;
  input \ap_CS_fsm_reg[68] ;
  input \values_output_layer_8_reg_664_reg[1] ;
  input \ap_CS_fsm_reg[59]_0 ;
  input \values_output_layer_2_reg_616_reg[2] ;
  input \values_output_layer_5_reg_640_reg[2] ;
  input \values_output_layer_8_reg_664_reg[2] ;
  input \values_output_layer_2_reg_616_reg[6] ;
  input \values_output_layer_5_reg_640_reg[6] ;
  input \values_output_layer_8_reg_664_reg[6] ;
  input \values_output_layer_2_reg_616_reg[7] ;
  input \values_output_layer_5_reg_640_reg[7] ;
  input \values_output_layer_8_reg_664_reg[7] ;
  input \values_output_layer_2_reg_616_reg[3] ;
  input \values_output_layer_5_reg_640_reg[3] ;
  input \values_output_layer_2_reg_616_reg[4] ;
  input \values_output_layer_5_reg_640_reg[4] ;
  input \values_output_layer_2_reg_616_reg[5] ;
  input \values_output_layer_5_reg_640_reg[5] ;
  input [7:0]\reg_708_reg[7] ;
  input \values_hidden_layer_8_reg_544_reg[0] ;
  input \values_hidden_layer_7_reg_568_reg[0] ;
  input \values_hidden_layer_8_reg_544_reg[1] ;
  input \values_hidden_layer_7_reg_568_reg[1] ;
  input \values_hidden_layer_8_reg_544_reg[2] ;
  input \values_hidden_layer_7_reg_568_reg[2] ;
  input \values_hidden_layer_8_reg_544_reg[3] ;
  input \values_hidden_layer_7_reg_568_reg[3] ;
  input \values_hidden_layer_8_reg_544_reg[4] ;
  input \values_hidden_layer_7_reg_568_reg[4] ;
  input \values_hidden_layer_8_reg_544_reg[5] ;
  input \values_hidden_layer_7_reg_568_reg[5] ;
  input \values_hidden_layer_8_reg_544_reg[6] ;
  input \values_hidden_layer_7_reg_568_reg[6] ;
  input \values_hidden_layer_8_reg_544_reg[7] ;
  input \values_hidden_layer_7_reg_568_reg[7] ;
  input \values_output_layer_8_reg_664_reg[0] ;
  input \values_output_layer_8_reg_664_reg[3] ;
  input \values_output_layer_8_reg_664_reg[4] ;
  input \values_output_layer_8_reg_664_reg[5] ;
  input [10:0]\tmp_17_1_reg_2218_reg[10] ;
  input [10:0]\tmp_24_reg_2172_reg[10] ;
  input [10:0]\q0_reg[10] ;
  input \values_hidden_layer_5_reg_520_reg[3] ;
  input \values_hidden_layer_5_reg_520_reg[4] ;
  input \values_hidden_layer_5_reg_520_reg[5] ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire M_AXIS_V_data_1_load_A;
  wire M_AXIS_V_data_1_load_B;
  wire [1:0]M_AXIS_V_data_1_payload_A;
  wire \M_AXIS_V_data_1_payload_A_reg[0] ;
  wire \M_AXIS_V_data_1_payload_A_reg[1] ;
  wire [1:0]M_AXIS_V_data_1_payload_B;
  wire \M_AXIS_V_data_1_payload_B_reg[0] ;
  wire \M_AXIS_V_data_1_payload_B_reg[1] ;
  wire [21:0]Q;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[59]_0 ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [7:0]d0;
  wire q0_reg;
  wire [10:0]\q0_reg[10] ;
  wire [7:0]\q0_reg[7] ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire [7:0]\reg_708_reg[7] ;
  wire [10:0]\tmp_17_1_reg_2218_reg[10] ;
  wire \tmp_17_reg_2154_reg[0] ;
  wire tmp_18_1_reg_2228;
  wire \tmp_18_1_reg_2228_reg[0] ;
  wire [10:0]\tmp_24_reg_2172_reg[10] ;
  wire \values_hidden_layer_1_reg_592_reg[0] ;
  wire \values_hidden_layer_1_reg_592_reg[1] ;
  wire \values_hidden_layer_1_reg_592_reg[2] ;
  wire \values_hidden_layer_1_reg_592_reg[3] ;
  wire \values_hidden_layer_1_reg_592_reg[4] ;
  wire \values_hidden_layer_1_reg_592_reg[5] ;
  wire \values_hidden_layer_1_reg_592_reg[6] ;
  wire \values_hidden_layer_1_reg_592_reg[7] ;
  wire \values_hidden_layer_2_reg_496_reg[0] ;
  wire \values_hidden_layer_2_reg_496_reg[1] ;
  wire \values_hidden_layer_2_reg_496_reg[2] ;
  wire \values_hidden_layer_2_reg_496_reg[3] ;
  wire \values_hidden_layer_2_reg_496_reg[4] ;
  wire \values_hidden_layer_2_reg_496_reg[5] ;
  wire \values_hidden_layer_2_reg_496_reg[6] ;
  wire \values_hidden_layer_2_reg_496_reg[7] ;
  wire \values_hidden_layer_5_reg_520_reg[0] ;
  wire \values_hidden_layer_5_reg_520_reg[1] ;
  wire \values_hidden_layer_5_reg_520_reg[2] ;
  wire \values_hidden_layer_5_reg_520_reg[3] ;
  wire \values_hidden_layer_5_reg_520_reg[4] ;
  wire \values_hidden_layer_5_reg_520_reg[5] ;
  wire \values_hidden_layer_5_reg_520_reg[6] ;
  wire \values_hidden_layer_5_reg_520_reg[7] ;
  wire \values_hidden_layer_7_reg_568_reg[0] ;
  wire \values_hidden_layer_7_reg_568_reg[1] ;
  wire \values_hidden_layer_7_reg_568_reg[2] ;
  wire \values_hidden_layer_7_reg_568_reg[3] ;
  wire \values_hidden_layer_7_reg_568_reg[4] ;
  wire \values_hidden_layer_7_reg_568_reg[5] ;
  wire \values_hidden_layer_7_reg_568_reg[6] ;
  wire \values_hidden_layer_7_reg_568_reg[7] ;
  wire \values_hidden_layer_8_reg_544_reg[0] ;
  wire \values_hidden_layer_8_reg_544_reg[1] ;
  wire \values_hidden_layer_8_reg_544_reg[2] ;
  wire \values_hidden_layer_8_reg_544_reg[3] ;
  wire \values_hidden_layer_8_reg_544_reg[4] ;
  wire \values_hidden_layer_8_reg_544_reg[5] ;
  wire \values_hidden_layer_8_reg_544_reg[6] ;
  wire \values_hidden_layer_8_reg_544_reg[7] ;
  wire \values_output_layer_2_reg_616_reg[0] ;
  wire \values_output_layer_2_reg_616_reg[1] ;
  wire \values_output_layer_2_reg_616_reg[2] ;
  wire \values_output_layer_2_reg_616_reg[3] ;
  wire \values_output_layer_2_reg_616_reg[4] ;
  wire \values_output_layer_2_reg_616_reg[5] ;
  wire \values_output_layer_2_reg_616_reg[6] ;
  wire \values_output_layer_2_reg_616_reg[7] ;
  wire \values_output_layer_5_reg_640_reg[0] ;
  wire \values_output_layer_5_reg_640_reg[1] ;
  wire \values_output_layer_5_reg_640_reg[2] ;
  wire \values_output_layer_5_reg_640_reg[3] ;
  wire \values_output_layer_5_reg_640_reg[4] ;
  wire \values_output_layer_5_reg_640_reg[5] ;
  wire \values_output_layer_5_reg_640_reg[6] ;
  wire \values_output_layer_5_reg_640_reg[7] ;
  wire \values_output_layer_8_reg_664_reg[0] ;
  wire \values_output_layer_8_reg_664_reg[1] ;
  wire \values_output_layer_8_reg_664_reg[2] ;
  wire \values_output_layer_8_reg_664_reg[3] ;
  wire \values_output_layer_8_reg_664_reg[4] ;
  wire \values_output_layer_8_reg_664_reg[5] ;
  wire \values_output_layer_8_reg_664_reg[6] ;
  wire \values_output_layer_8_reg_664_reg[7] ;

  design_1_AXISEnhanced_0_1_AXISEnhanced_sigmeOg_rom AXISEnhanced_sigmeOg_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .M_AXIS_V_data_1_load_A(M_AXIS_V_data_1_load_A),
        .M_AXIS_V_data_1_load_B(M_AXIS_V_data_1_load_B),
        .M_AXIS_V_data_1_payload_A(M_AXIS_V_data_1_payload_A),
        .\M_AXIS_V_data_1_payload_A_reg[0] (\M_AXIS_V_data_1_payload_A_reg[0] ),
        .\M_AXIS_V_data_1_payload_A_reg[1] (\M_AXIS_V_data_1_payload_A_reg[1] ),
        .M_AXIS_V_data_1_payload_B(M_AXIS_V_data_1_payload_B),
        .\M_AXIS_V_data_1_payload_B_reg[0] (\M_AXIS_V_data_1_payload_B_reg[0] ),
        .\M_AXIS_V_data_1_payload_B_reg[1] (\M_AXIS_V_data_1_payload_B_reg[1] ),
        .Q(Q),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .\ap_CS_fsm_reg[59]_0 (\ap_CS_fsm_reg[59]_0 ),
        .\ap_CS_fsm_reg[66] (\ap_CS_fsm_reg[66] ),
        .\ap_CS_fsm_reg[68] (\ap_CS_fsm_reg[68] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0),
        .q0_reg_10(q0_reg_9),
        .q0_reg_2(q0_reg_1),
        .q0_reg_3(q0_reg_2),
        .q0_reg_4(q0_reg_3),
        .q0_reg_5(q0_reg_4),
        .q0_reg_6(q0_reg_5),
        .q0_reg_7(q0_reg_6),
        .q0_reg_8(q0_reg_7),
        .q0_reg_9(q0_reg_8),
        .\reg_708_reg[7] (\reg_708_reg[7] ),
        .\tmp_17_1_reg_2218_reg[10] (\tmp_17_1_reg_2218_reg[10] ),
        .\tmp_17_reg_2154_reg[0] (\tmp_17_reg_2154_reg[0] ),
        .tmp_18_1_reg_2228(tmp_18_1_reg_2228),
        .\tmp_18_1_reg_2228_reg[0] (\tmp_18_1_reg_2228_reg[0] ),
        .\tmp_24_reg_2172_reg[10] (\tmp_24_reg_2172_reg[10] ),
        .\values_hidden_layer_1_reg_592_reg[0] (\values_hidden_layer_1_reg_592_reg[0] ),
        .\values_hidden_layer_1_reg_592_reg[1] (\values_hidden_layer_1_reg_592_reg[1] ),
        .\values_hidden_layer_1_reg_592_reg[2] (\values_hidden_layer_1_reg_592_reg[2] ),
        .\values_hidden_layer_1_reg_592_reg[3] (\values_hidden_layer_1_reg_592_reg[3] ),
        .\values_hidden_layer_1_reg_592_reg[4] (\values_hidden_layer_1_reg_592_reg[4] ),
        .\values_hidden_layer_1_reg_592_reg[5] (\values_hidden_layer_1_reg_592_reg[5] ),
        .\values_hidden_layer_1_reg_592_reg[6] (\values_hidden_layer_1_reg_592_reg[6] ),
        .\values_hidden_layer_1_reg_592_reg[7] (\values_hidden_layer_1_reg_592_reg[7] ),
        .\values_hidden_layer_2_reg_496_reg[0] (\values_hidden_layer_2_reg_496_reg[0] ),
        .\values_hidden_layer_2_reg_496_reg[1] (\values_hidden_layer_2_reg_496_reg[1] ),
        .\values_hidden_layer_2_reg_496_reg[2] (\values_hidden_layer_2_reg_496_reg[2] ),
        .\values_hidden_layer_2_reg_496_reg[3] (\values_hidden_layer_2_reg_496_reg[3] ),
        .\values_hidden_layer_2_reg_496_reg[4] (\values_hidden_layer_2_reg_496_reg[4] ),
        .\values_hidden_layer_2_reg_496_reg[5] (\values_hidden_layer_2_reg_496_reg[5] ),
        .\values_hidden_layer_2_reg_496_reg[6] (\values_hidden_layer_2_reg_496_reg[6] ),
        .\values_hidden_layer_2_reg_496_reg[7] (\values_hidden_layer_2_reg_496_reg[7] ),
        .\values_hidden_layer_5_reg_520_reg[0] (\values_hidden_layer_5_reg_520_reg[0] ),
        .\values_hidden_layer_5_reg_520_reg[1] (\values_hidden_layer_5_reg_520_reg[1] ),
        .\values_hidden_layer_5_reg_520_reg[2] (\values_hidden_layer_5_reg_520_reg[2] ),
        .\values_hidden_layer_5_reg_520_reg[3] (\values_hidden_layer_5_reg_520_reg[3] ),
        .\values_hidden_layer_5_reg_520_reg[4] (\values_hidden_layer_5_reg_520_reg[4] ),
        .\values_hidden_layer_5_reg_520_reg[5] (\values_hidden_layer_5_reg_520_reg[5] ),
        .\values_hidden_layer_5_reg_520_reg[6] (\values_hidden_layer_5_reg_520_reg[6] ),
        .\values_hidden_layer_5_reg_520_reg[7] (\values_hidden_layer_5_reg_520_reg[7] ),
        .\values_hidden_layer_7_reg_568_reg[0] (\values_hidden_layer_7_reg_568_reg[0] ),
        .\values_hidden_layer_7_reg_568_reg[1] (\values_hidden_layer_7_reg_568_reg[1] ),
        .\values_hidden_layer_7_reg_568_reg[2] (\values_hidden_layer_7_reg_568_reg[2] ),
        .\values_hidden_layer_7_reg_568_reg[3] (\values_hidden_layer_7_reg_568_reg[3] ),
        .\values_hidden_layer_7_reg_568_reg[4] (\values_hidden_layer_7_reg_568_reg[4] ),
        .\values_hidden_layer_7_reg_568_reg[5] (\values_hidden_layer_7_reg_568_reg[5] ),
        .\values_hidden_layer_7_reg_568_reg[6] (\values_hidden_layer_7_reg_568_reg[6] ),
        .\values_hidden_layer_7_reg_568_reg[7] (\values_hidden_layer_7_reg_568_reg[7] ),
        .\values_hidden_layer_8_reg_544_reg[0] (\values_hidden_layer_8_reg_544_reg[0] ),
        .\values_hidden_layer_8_reg_544_reg[1] (\values_hidden_layer_8_reg_544_reg[1] ),
        .\values_hidden_layer_8_reg_544_reg[2] (\values_hidden_layer_8_reg_544_reg[2] ),
        .\values_hidden_layer_8_reg_544_reg[3] (\values_hidden_layer_8_reg_544_reg[3] ),
        .\values_hidden_layer_8_reg_544_reg[4] (\values_hidden_layer_8_reg_544_reg[4] ),
        .\values_hidden_layer_8_reg_544_reg[5] (\values_hidden_layer_8_reg_544_reg[5] ),
        .\values_hidden_layer_8_reg_544_reg[6] (\values_hidden_layer_8_reg_544_reg[6] ),
        .\values_hidden_layer_8_reg_544_reg[7] (\values_hidden_layer_8_reg_544_reg[7] ),
        .\values_output_layer_2_reg_616_reg[0] (\values_output_layer_2_reg_616_reg[0] ),
        .\values_output_layer_2_reg_616_reg[1] (\values_output_layer_2_reg_616_reg[1] ),
        .\values_output_layer_2_reg_616_reg[2] (\values_output_layer_2_reg_616_reg[2] ),
        .\values_output_layer_2_reg_616_reg[3] (\values_output_layer_2_reg_616_reg[3] ),
        .\values_output_layer_2_reg_616_reg[4] (\values_output_layer_2_reg_616_reg[4] ),
        .\values_output_layer_2_reg_616_reg[5] (\values_output_layer_2_reg_616_reg[5] ),
        .\values_output_layer_2_reg_616_reg[6] (\values_output_layer_2_reg_616_reg[6] ),
        .\values_output_layer_2_reg_616_reg[7] (\values_output_layer_2_reg_616_reg[7] ),
        .\values_output_layer_5_reg_640_reg[0] (\values_output_layer_5_reg_640_reg[0] ),
        .\values_output_layer_5_reg_640_reg[1] (\values_output_layer_5_reg_640_reg[1] ),
        .\values_output_layer_5_reg_640_reg[2] (\values_output_layer_5_reg_640_reg[2] ),
        .\values_output_layer_5_reg_640_reg[3] (\values_output_layer_5_reg_640_reg[3] ),
        .\values_output_layer_5_reg_640_reg[4] (\values_output_layer_5_reg_640_reg[4] ),
        .\values_output_layer_5_reg_640_reg[5] (\values_output_layer_5_reg_640_reg[5] ),
        .\values_output_layer_5_reg_640_reg[6] (\values_output_layer_5_reg_640_reg[6] ),
        .\values_output_layer_5_reg_640_reg[7] (\values_output_layer_5_reg_640_reg[7] ),
        .\values_output_layer_8_reg_664_reg[0] (\values_output_layer_8_reg_664_reg[0] ),
        .\values_output_layer_8_reg_664_reg[1] (\values_output_layer_8_reg_664_reg[1] ),
        .\values_output_layer_8_reg_664_reg[2] (\values_output_layer_8_reg_664_reg[2] ),
        .\values_output_layer_8_reg_664_reg[3] (\values_output_layer_8_reg_664_reg[3] ),
        .\values_output_layer_8_reg_664_reg[4] (\values_output_layer_8_reg_664_reg[4] ),
        .\values_output_layer_8_reg_664_reg[5] (\values_output_layer_8_reg_664_reg[5] ),
        .\values_output_layer_8_reg_664_reg[6] (\values_output_layer_8_reg_664_reg[6] ),
        .\values_output_layer_8_reg_664_reg[7] (\values_output_layer_8_reg_664_reg[7] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_sigmeOg_rom
   (DOADO,
    \M_AXIS_V_data_1_payload_A_reg[1] ,
    \M_AXIS_V_data_1_payload_A_reg[0] ,
    \M_AXIS_V_data_1_payload_B_reg[1] ,
    \M_AXIS_V_data_1_payload_B_reg[0] ,
    d0,
    \q0_reg[7] ,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    \tmp_18_1_reg_2228_reg[0] ,
    ap_clk,
    ADDRARDADDR,
    Q,
    tmp_18_1_reg_2228,
    M_AXIS_V_data_1_load_A,
    M_AXIS_V_data_1_payload_A,
    M_AXIS_V_data_1_load_B,
    M_AXIS_V_data_1_payload_B,
    \ap_CS_fsm_reg[18] ,
    \values_hidden_layer_2_reg_496_reg[0] ,
    \ap_CS_fsm_reg[19] ,
    \values_hidden_layer_5_reg_520_reg[0] ,
    \ap_CS_fsm_reg[34] ,
    \values_hidden_layer_2_reg_496_reg[1] ,
    \values_hidden_layer_5_reg_520_reg[1] ,
    \values_hidden_layer_2_reg_496_reg[2] ,
    \values_hidden_layer_5_reg_520_reg[2] ,
    \values_hidden_layer_2_reg_496_reg[6] ,
    \values_hidden_layer_5_reg_520_reg[6] ,
    \values_hidden_layer_2_reg_496_reg[7] ,
    \values_hidden_layer_5_reg_520_reg[7] ,
    \values_hidden_layer_2_reg_496_reg[3] ,
    \values_hidden_layer_2_reg_496_reg[4] ,
    \values_hidden_layer_2_reg_496_reg[5] ,
    \values_hidden_layer_1_reg_592_reg[0] ,
    \values_hidden_layer_1_reg_592_reg[1] ,
    \values_hidden_layer_1_reg_592_reg[2] ,
    \values_hidden_layer_1_reg_592_reg[3] ,
    \values_hidden_layer_1_reg_592_reg[4] ,
    \values_hidden_layer_1_reg_592_reg[5] ,
    \values_hidden_layer_1_reg_592_reg[6] ,
    \values_hidden_layer_1_reg_592_reg[7] ,
    \values_output_layer_2_reg_616_reg[0] ,
    \tmp_17_reg_2154_reg[0] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[66] ,
    \values_output_layer_5_reg_640_reg[0] ,
    \values_output_layer_2_reg_616_reg[1] ,
    \values_output_layer_5_reg_640_reg[1] ,
    \ap_CS_fsm_reg[68] ,
    \values_output_layer_8_reg_664_reg[1] ,
    \ap_CS_fsm_reg[59]_0 ,
    \values_output_layer_2_reg_616_reg[2] ,
    \values_output_layer_5_reg_640_reg[2] ,
    \values_output_layer_8_reg_664_reg[2] ,
    \values_output_layer_2_reg_616_reg[6] ,
    \values_output_layer_5_reg_640_reg[6] ,
    \values_output_layer_8_reg_664_reg[6] ,
    \values_output_layer_2_reg_616_reg[7] ,
    \values_output_layer_5_reg_640_reg[7] ,
    \values_output_layer_8_reg_664_reg[7] ,
    \values_output_layer_2_reg_616_reg[3] ,
    \values_output_layer_5_reg_640_reg[3] ,
    \values_output_layer_2_reg_616_reg[4] ,
    \values_output_layer_5_reg_640_reg[4] ,
    \values_output_layer_2_reg_616_reg[5] ,
    \values_output_layer_5_reg_640_reg[5] ,
    \reg_708_reg[7] ,
    \values_hidden_layer_8_reg_544_reg[0] ,
    \values_hidden_layer_7_reg_568_reg[0] ,
    \values_hidden_layer_8_reg_544_reg[1] ,
    \values_hidden_layer_7_reg_568_reg[1] ,
    \values_hidden_layer_8_reg_544_reg[2] ,
    \values_hidden_layer_7_reg_568_reg[2] ,
    \values_hidden_layer_8_reg_544_reg[3] ,
    \values_hidden_layer_7_reg_568_reg[3] ,
    \values_hidden_layer_8_reg_544_reg[4] ,
    \values_hidden_layer_7_reg_568_reg[4] ,
    \values_hidden_layer_8_reg_544_reg[5] ,
    \values_hidden_layer_7_reg_568_reg[5] ,
    \values_hidden_layer_8_reg_544_reg[6] ,
    \values_hidden_layer_7_reg_568_reg[6] ,
    \values_hidden_layer_8_reg_544_reg[7] ,
    \values_hidden_layer_7_reg_568_reg[7] ,
    \values_output_layer_8_reg_664_reg[0] ,
    \values_output_layer_8_reg_664_reg[3] ,
    \values_output_layer_8_reg_664_reg[4] ,
    \values_output_layer_8_reg_664_reg[5] ,
    \tmp_17_1_reg_2218_reg[10] ,
    \tmp_24_reg_2172_reg[10] ,
    \q0_reg[10] ,
    \values_hidden_layer_5_reg_520_reg[3] ,
    \values_hidden_layer_5_reg_520_reg[4] ,
    \values_hidden_layer_5_reg_520_reg[5] );
  output [7:0]DOADO;
  output \M_AXIS_V_data_1_payload_A_reg[1] ;
  output \M_AXIS_V_data_1_payload_A_reg[0] ;
  output \M_AXIS_V_data_1_payload_B_reg[1] ;
  output \M_AXIS_V_data_1_payload_B_reg[0] ;
  output [7:0]d0;
  output [7:0]\q0_reg[7] ;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output \tmp_18_1_reg_2228_reg[0] ;
  input ap_clk;
  input [10:0]ADDRARDADDR;
  input [21:0]Q;
  input tmp_18_1_reg_2228;
  input M_AXIS_V_data_1_load_A;
  input [1:0]M_AXIS_V_data_1_payload_A;
  input M_AXIS_V_data_1_load_B;
  input [1:0]M_AXIS_V_data_1_payload_B;
  input \ap_CS_fsm_reg[18] ;
  input \values_hidden_layer_2_reg_496_reg[0] ;
  input \ap_CS_fsm_reg[19] ;
  input \values_hidden_layer_5_reg_520_reg[0] ;
  input \ap_CS_fsm_reg[34] ;
  input \values_hidden_layer_2_reg_496_reg[1] ;
  input \values_hidden_layer_5_reg_520_reg[1] ;
  input \values_hidden_layer_2_reg_496_reg[2] ;
  input \values_hidden_layer_5_reg_520_reg[2] ;
  input \values_hidden_layer_2_reg_496_reg[6] ;
  input \values_hidden_layer_5_reg_520_reg[6] ;
  input \values_hidden_layer_2_reg_496_reg[7] ;
  input \values_hidden_layer_5_reg_520_reg[7] ;
  input \values_hidden_layer_2_reg_496_reg[3] ;
  input \values_hidden_layer_2_reg_496_reg[4] ;
  input \values_hidden_layer_2_reg_496_reg[5] ;
  input \values_hidden_layer_1_reg_592_reg[0] ;
  input \values_hidden_layer_1_reg_592_reg[1] ;
  input \values_hidden_layer_1_reg_592_reg[2] ;
  input \values_hidden_layer_1_reg_592_reg[3] ;
  input \values_hidden_layer_1_reg_592_reg[4] ;
  input \values_hidden_layer_1_reg_592_reg[5] ;
  input \values_hidden_layer_1_reg_592_reg[6] ;
  input \values_hidden_layer_1_reg_592_reg[7] ;
  input \values_output_layer_2_reg_616_reg[0] ;
  input \tmp_17_reg_2154_reg[0] ;
  input \ap_CS_fsm_reg[59] ;
  input \ap_CS_fsm_reg[66] ;
  input \values_output_layer_5_reg_640_reg[0] ;
  input \values_output_layer_2_reg_616_reg[1] ;
  input \values_output_layer_5_reg_640_reg[1] ;
  input \ap_CS_fsm_reg[68] ;
  input \values_output_layer_8_reg_664_reg[1] ;
  input \ap_CS_fsm_reg[59]_0 ;
  input \values_output_layer_2_reg_616_reg[2] ;
  input \values_output_layer_5_reg_640_reg[2] ;
  input \values_output_layer_8_reg_664_reg[2] ;
  input \values_output_layer_2_reg_616_reg[6] ;
  input \values_output_layer_5_reg_640_reg[6] ;
  input \values_output_layer_8_reg_664_reg[6] ;
  input \values_output_layer_2_reg_616_reg[7] ;
  input \values_output_layer_5_reg_640_reg[7] ;
  input \values_output_layer_8_reg_664_reg[7] ;
  input \values_output_layer_2_reg_616_reg[3] ;
  input \values_output_layer_5_reg_640_reg[3] ;
  input \values_output_layer_2_reg_616_reg[4] ;
  input \values_output_layer_5_reg_640_reg[4] ;
  input \values_output_layer_2_reg_616_reg[5] ;
  input \values_output_layer_5_reg_640_reg[5] ;
  input [7:0]\reg_708_reg[7] ;
  input \values_hidden_layer_8_reg_544_reg[0] ;
  input \values_hidden_layer_7_reg_568_reg[0] ;
  input \values_hidden_layer_8_reg_544_reg[1] ;
  input \values_hidden_layer_7_reg_568_reg[1] ;
  input \values_hidden_layer_8_reg_544_reg[2] ;
  input \values_hidden_layer_7_reg_568_reg[2] ;
  input \values_hidden_layer_8_reg_544_reg[3] ;
  input \values_hidden_layer_7_reg_568_reg[3] ;
  input \values_hidden_layer_8_reg_544_reg[4] ;
  input \values_hidden_layer_7_reg_568_reg[4] ;
  input \values_hidden_layer_8_reg_544_reg[5] ;
  input \values_hidden_layer_7_reg_568_reg[5] ;
  input \values_hidden_layer_8_reg_544_reg[6] ;
  input \values_hidden_layer_7_reg_568_reg[6] ;
  input \values_hidden_layer_8_reg_544_reg[7] ;
  input \values_hidden_layer_7_reg_568_reg[7] ;
  input \values_output_layer_8_reg_664_reg[0] ;
  input \values_output_layer_8_reg_664_reg[3] ;
  input \values_output_layer_8_reg_664_reg[4] ;
  input \values_output_layer_8_reg_664_reg[5] ;
  input [10:0]\tmp_17_1_reg_2218_reg[10] ;
  input [10:0]\tmp_24_reg_2172_reg[10] ;
  input [10:0]\q0_reg[10] ;
  input \values_hidden_layer_5_reg_520_reg[3] ;
  input \values_hidden_layer_5_reg_520_reg[4] ;
  input \values_hidden_layer_5_reg_520_reg[5] ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire M_AXIS_V_data_1_load_A;
  wire M_AXIS_V_data_1_load_B;
  wire [1:0]M_AXIS_V_data_1_payload_A;
  wire \M_AXIS_V_data_1_payload_A[1]_i_10_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_11_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_4_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_5_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_6_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_7_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_8_n_6 ;
  wire \M_AXIS_V_data_1_payload_A[1]_i_9_n_6 ;
  wire \M_AXIS_V_data_1_payload_A_reg[0] ;
  wire \M_AXIS_V_data_1_payload_A_reg[1] ;
  wire \M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_7 ;
  wire \M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_8 ;
  wire \M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_9 ;
  wire [1:0]M_AXIS_V_data_1_payload_B;
  wire \M_AXIS_V_data_1_payload_B_reg[0] ;
  wire \M_AXIS_V_data_1_payload_B_reg[1] ;
  wire [21:0]Q;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[59]_0 ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in20_in;
  wire [10:0]\q0_reg[10] ;
  wire [7:0]\q0_reg[7] ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_13_n_6;
  wire ram_reg_0_3_0_0_i_7_n_6;
  wire ram_reg_0_3_0_0_i_8_n_6;
  wire ram_reg_0_3_1_1_i_2_n_6;
  wire ram_reg_0_3_2_2_i_2_n_6;
  wire ram_reg_0_3_3_3_i_2_n_6;
  wire ram_reg_0_3_3_3_i_3_n_6;
  wire ram_reg_0_3_4_4_i_2_n_6;
  wire ram_reg_0_3_4_4_i_3_n_6;
  wire ram_reg_0_3_5_5_i_2_n_6;
  wire ram_reg_0_3_5_5_i_3_n_6;
  wire ram_reg_0_3_6_6_i_2_n_6;
  wire ram_reg_0_3_7_7_i_2_n_6;
  wire ram_reg_0_7_0_0_i_6_n_6;
  wire ram_reg_0_7_0_0_i_8_n_6;
  wire ram_reg_0_7_0_0_i_9_n_6;
  wire ram_reg_0_7_1_1_i_2_n_6;
  wire ram_reg_0_7_1_1_i_3_n_6;
  wire ram_reg_0_7_1_1_i_4_n_6;
  wire ram_reg_0_7_2_2_i_2_n_6;
  wire ram_reg_0_7_2_2_i_3_n_6;
  wire ram_reg_0_7_2_2_i_4_n_6;
  wire ram_reg_0_7_3_3_i_2_n_6;
  wire ram_reg_0_7_3_3_i_3_n_6;
  wire ram_reg_0_7_3_3_i_4_n_6;
  wire ram_reg_0_7_4_4_i_2_n_6;
  wire ram_reg_0_7_4_4_i_3_n_6;
  wire ram_reg_0_7_4_4_i_4_n_6;
  wire ram_reg_0_7_5_5_i_2_n_6;
  wire ram_reg_0_7_5_5_i_3_n_6;
  wire ram_reg_0_7_5_5_i_4_n_6;
  wire ram_reg_0_7_6_6_i_2_n_6;
  wire ram_reg_0_7_6_6_i_3_n_6;
  wire ram_reg_0_7_6_6_i_4_n_6;
  wire ram_reg_0_7_7_7_i_2_n_6;
  wire ram_reg_0_7_7_7_i_3_n_6;
  wire ram_reg_0_7_7_7_i_4_n_6;
  wire [7:0]\reg_708_reg[7] ;
  wire sigmoid_arr_ce0;
  wire [10:0]\tmp_17_1_reg_2218_reg[10] ;
  wire \tmp_17_reg_2154_reg[0] ;
  wire tmp_18_1_reg_2228;
  wire \tmp_18_1_reg_2228_reg[0] ;
  wire [10:0]\tmp_24_reg_2172_reg[10] ;
  wire \values_hidden_layer_1_reg_592_reg[0] ;
  wire \values_hidden_layer_1_reg_592_reg[1] ;
  wire \values_hidden_layer_1_reg_592_reg[2] ;
  wire \values_hidden_layer_1_reg_592_reg[3] ;
  wire \values_hidden_layer_1_reg_592_reg[4] ;
  wire \values_hidden_layer_1_reg_592_reg[5] ;
  wire \values_hidden_layer_1_reg_592_reg[6] ;
  wire \values_hidden_layer_1_reg_592_reg[7] ;
  wire \values_hidden_layer_2_reg_496_reg[0] ;
  wire \values_hidden_layer_2_reg_496_reg[1] ;
  wire \values_hidden_layer_2_reg_496_reg[2] ;
  wire \values_hidden_layer_2_reg_496_reg[3] ;
  wire \values_hidden_layer_2_reg_496_reg[4] ;
  wire \values_hidden_layer_2_reg_496_reg[5] ;
  wire \values_hidden_layer_2_reg_496_reg[6] ;
  wire \values_hidden_layer_2_reg_496_reg[7] ;
  wire \values_hidden_layer_5_reg_520_reg[0] ;
  wire \values_hidden_layer_5_reg_520_reg[1] ;
  wire \values_hidden_layer_5_reg_520_reg[2] ;
  wire \values_hidden_layer_5_reg_520_reg[3] ;
  wire \values_hidden_layer_5_reg_520_reg[4] ;
  wire \values_hidden_layer_5_reg_520_reg[5] ;
  wire \values_hidden_layer_5_reg_520_reg[6] ;
  wire \values_hidden_layer_5_reg_520_reg[7] ;
  wire \values_hidden_layer_7_reg_568_reg[0] ;
  wire \values_hidden_layer_7_reg_568_reg[1] ;
  wire \values_hidden_layer_7_reg_568_reg[2] ;
  wire \values_hidden_layer_7_reg_568_reg[3] ;
  wire \values_hidden_layer_7_reg_568_reg[4] ;
  wire \values_hidden_layer_7_reg_568_reg[5] ;
  wire \values_hidden_layer_7_reg_568_reg[6] ;
  wire \values_hidden_layer_7_reg_568_reg[7] ;
  wire \values_hidden_layer_8_reg_544_reg[0] ;
  wire \values_hidden_layer_8_reg_544_reg[1] ;
  wire \values_hidden_layer_8_reg_544_reg[2] ;
  wire \values_hidden_layer_8_reg_544_reg[3] ;
  wire \values_hidden_layer_8_reg_544_reg[4] ;
  wire \values_hidden_layer_8_reg_544_reg[5] ;
  wire \values_hidden_layer_8_reg_544_reg[6] ;
  wire \values_hidden_layer_8_reg_544_reg[7] ;
  wire \values_output_layer_2_reg_616_reg[0] ;
  wire \values_output_layer_2_reg_616_reg[1] ;
  wire \values_output_layer_2_reg_616_reg[2] ;
  wire \values_output_layer_2_reg_616_reg[3] ;
  wire \values_output_layer_2_reg_616_reg[4] ;
  wire \values_output_layer_2_reg_616_reg[5] ;
  wire \values_output_layer_2_reg_616_reg[6] ;
  wire \values_output_layer_2_reg_616_reg[7] ;
  wire \values_output_layer_5_reg_640_reg[0] ;
  wire \values_output_layer_5_reg_640_reg[1] ;
  wire \values_output_layer_5_reg_640_reg[2] ;
  wire \values_output_layer_5_reg_640_reg[3] ;
  wire \values_output_layer_5_reg_640_reg[4] ;
  wire \values_output_layer_5_reg_640_reg[5] ;
  wire \values_output_layer_5_reg_640_reg[6] ;
  wire \values_output_layer_5_reg_640_reg[7] ;
  wire \values_output_layer_8_reg_664_reg[0] ;
  wire \values_output_layer_8_reg_664_reg[1] ;
  wire \values_output_layer_8_reg_664_reg[2] ;
  wire \values_output_layer_8_reg_664_reg[3] ;
  wire \values_output_layer_8_reg_664_reg[4] ;
  wire \values_output_layer_8_reg_664_reg[5] ;
  wire \values_output_layer_8_reg_664_reg[6] ;
  wire \values_output_layer_8_reg_664_reg[7] ;
  wire [3:0]\NLW_M_AXIS_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBFFFBF00)) 
    \M_AXIS_V_data_1_payload_A[0]_i_1 
       (.I0(p_0_in20_in),
        .I1(tmp_18_1_reg_2228),
        .I2(Q[21]),
        .I3(M_AXIS_V_data_1_load_A),
        .I4(M_AXIS_V_data_1_payload_A[0]),
        .O(\M_AXIS_V_data_1_payload_A_reg[0] ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \M_AXIS_V_data_1_payload_A[1]_i_1 
       (.I0(Q[21]),
        .I1(tmp_18_1_reg_2228),
        .I2(p_0_in20_in),
        .I3(M_AXIS_V_data_1_load_A),
        .I4(M_AXIS_V_data_1_payload_A[1]),
        .O(\M_AXIS_V_data_1_payload_A_reg[1] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \M_AXIS_V_data_1_payload_A[1]_i_10 
       (.I0(\reg_708_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(\reg_708_reg[7] [3]),
        .I3(DOADO[3]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_10_n_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \M_AXIS_V_data_1_payload_A[1]_i_11 
       (.I0(\reg_708_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(\reg_708_reg[7] [1]),
        .I3(DOADO[1]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_11_n_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \M_AXIS_V_data_1_payload_A[1]_i_4 
       (.I0(DOADO[6]),
        .I1(\reg_708_reg[7] [6]),
        .I2(\reg_708_reg[7] [7]),
        .I3(DOADO[7]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_4_n_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \M_AXIS_V_data_1_payload_A[1]_i_5 
       (.I0(DOADO[4]),
        .I1(\reg_708_reg[7] [4]),
        .I2(\reg_708_reg[7] [5]),
        .I3(DOADO[5]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_5_n_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \M_AXIS_V_data_1_payload_A[1]_i_6 
       (.I0(DOADO[2]),
        .I1(\reg_708_reg[7] [2]),
        .I2(\reg_708_reg[7] [3]),
        .I3(DOADO[3]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_6_n_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \M_AXIS_V_data_1_payload_A[1]_i_7 
       (.I0(DOADO[0]),
        .I1(\reg_708_reg[7] [0]),
        .I2(\reg_708_reg[7] [1]),
        .I3(DOADO[1]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_7_n_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \M_AXIS_V_data_1_payload_A[1]_i_8 
       (.I0(\reg_708_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(\reg_708_reg[7] [7]),
        .I3(DOADO[7]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_8_n_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \M_AXIS_V_data_1_payload_A[1]_i_9 
       (.I0(\reg_708_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(\reg_708_reg[7] [5]),
        .I3(DOADO[5]),
        .O(\M_AXIS_V_data_1_payload_A[1]_i_9_n_6 ));
  CARRY4 \M_AXIS_V_data_1_payload_A_reg[1]_i_2 
       (.CI(1'b0),
        .CO({p_0_in20_in,\M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_7 ,\M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_8 ,\M_AXIS_V_data_1_payload_A_reg[1]_i_2_n_9 }),
        .CYINIT(1'b0),
        .DI({\M_AXIS_V_data_1_payload_A[1]_i_4_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_5_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_6_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_7_n_6 }),
        .O(\NLW_M_AXIS_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\M_AXIS_V_data_1_payload_A[1]_i_8_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_9_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_10_n_6 ,\M_AXIS_V_data_1_payload_A[1]_i_11_n_6 }));
  LUT5 #(
    .INIT(32'hBFFFBF00)) 
    \M_AXIS_V_data_1_payload_B[0]_i_1 
       (.I0(p_0_in20_in),
        .I1(tmp_18_1_reg_2228),
        .I2(Q[21]),
        .I3(M_AXIS_V_data_1_load_B),
        .I4(M_AXIS_V_data_1_payload_B[0]),
        .O(\M_AXIS_V_data_1_payload_B_reg[0] ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \M_AXIS_V_data_1_payload_B[1]_i_1 
       (.I0(Q[21]),
        .I1(tmp_18_1_reg_2228),
        .I2(p_0_in20_in),
        .I3(M_AXIS_V_data_1_load_B),
        .I4(M_AXIS_V_data_1_payload_B[1]),
        .O(\M_AXIS_V_data_1_payload_B_reg[1] ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "sigmoid_arr_U/AXISEnhanced_sigmeOg_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0505050505050404040404040404040404040404040404040404040404040404),
    .INIT_01(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_02(256'h0606060606060606060606060606060606060605050505050505050505050505),
    .INIT_03(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_04(256'h0808080808080707070707070707070707070707070707070707070707070707),
    .INIT_05(256'h0909090909090909090909090808080808080808080808080808080808080808),
    .INIT_06(256'h0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09090909090909090909090909),
    .INIT_07(256'h0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A),
    .INIT_08(256'h0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_09(256'h0E0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_0A(256'h101010101010101010101010101010101010100E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_0B(256'h1111111111111111111111111111111111111111111111111110101010101010),
    .INIT_0C(256'h1515151515151313131313131313131313131313131313131313131313131313),
    .INIT_0D(256'h1717171717171717171717171515151515151515151515151515151515151515),
    .INIT_0E(256'h1919191919191919191919191919191919191917171717171717171717171717),
    .INIT_0F(256'h1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B19191919191919),
    .INIT_10(256'h2121212121211E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E),
    .INIT_11(256'h2424242424242424242424242121212121212121212121212121212121212121),
    .INIT_12(256'h2727272727272727272727272727272727272724242424242424242424242424),
    .INIT_13(256'h2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B27272727272727),
    .INIT_14(256'h3232323232322E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E),
    .INIT_15(256'h3636363636363636363636363232323232323232323232323232323232323232),
    .INIT_16(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B36363636363636363636363636),
    .INIT_17(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B3B3B3B3B3B3B),
    .INIT_18(256'h4949494949494444444444444444444444444444444444444444444444444444),
    .INIT_19(256'h4F4F4F4F4F4F4F4F4F4F4F4F4949494949494949494949494949494949494949),
    .INIT_1A(256'h545454545454545454545454545454545454544F4F4F4F4F4F4F4F4F4F4F4F4F),
    .INIT_1B(256'h5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A54545454545454),
    .INIT_1C(256'h6666666666666060606060606060606060606060606060606060606060606060),
    .INIT_1D(256'h6C6C6C6C6C6C6C6C6C6C6C6C6666666666666666666666666666666666666666),
    .INIT_1E(256'h737373737373737373737373737373737373736C6C6C6C6C6C6C6C6C6C6C6C6C),
    .INIT_1F(256'h7979797979797979797979797979797979797979797979797973737373737373),
    .INIT_20(256'h868686868686867F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_21(256'h8C8C8C8C8C8C8C8C8C8C8C8C8C86868686868686868686868686868686868686),
    .INIT_22(256'h93939393939393939393939393939393939393938C8C8C8C8C8C8C8C8C8C8C8C),
    .INIT_23(256'h9F99999999999999999999999999999999999999999999999999939393939393),
    .INIT_24(256'hA5A5A5A5A5A5A59F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F),
    .INIT_25(256'hABABABABABABABABABABABABABA5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5),
    .INIT_26(256'hB0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0ABABABABABABABABABABABAB),
    .INIT_27(256'hBBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B0B0B0B0B0B0),
    .INIT_28(256'hC0C0C0C0C0C0C0BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB),
    .INIT_29(256'hC4C4C4C4C4C4C4C4C4C4C4C4C4C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0),
    .INIT_2A(256'hC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C4C4C4C4C4C4C4C4C4C4C4C4),
    .INIT_2B(256'hD1CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDC9C9C9C9C9C9),
    .INIT_2C(256'hD4D4D4D4D4D4D4D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1),
    .INIT_2D(256'hD8D8D8D8D8D8D8D8D8D8D8D8D8D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4),
    .INIT_2E(256'hDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD8D8D8D8D8D8D8D8D8D8D8D8),
    .INIT_2F(256'hE1DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDBDBDBDBDBDB),
    .INIT_30(256'hE4E4E4E4E4E4E4E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1),
    .INIT_31(256'hE6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4),
    .INIT_32(256'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E6E6E6E6E6E6E6E6E6E6E6E6),
    .INIT_33(256'hECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE8E8E8E8E8E8),
    .INIT_34(256'hEEEEEEEEEEEEEEECECECECECECECECECECECECECECECECECECECECECECECECEC),
    .INIT_35(256'hEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_36(256'hF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1EFEFEFEFEFEFEFEFEFEFEFEF),
    .INIT_37(256'hF3F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F1F1F1F1F1F1),
    .INIT_38(256'hF4F4F4F4F4F4F4F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3),
    .INIT_39(256'hF5F5F5F5F5F5F5F5F5F5F5F5F5F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4),
    .INIT_3A(256'hF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F5F5F5F5F5F5F5F5F5F5F5F5),
    .INIT_3B(256'hF8F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F6F6F6F6F6F6),
    .INIT_3C(256'hF9F9F9F9F9F9F9F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8),
    .INIT_3D(256'hF9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9),
    .INIT_3E(256'hFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF9F9F9F9F9F9F9F9F9F9F9F9),
    .INIT_3F(256'hFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sigmoid_arr_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_1
       (.I0(Q[18]),
        .I1(Q[3]),
        .I2(Q[20]),
        .I3(q0_reg_i_13_n_6),
        .O(sigmoid_arr_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_13
       (.I0(Q[17]),
        .I1(Q[14]),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(Q[12]),
        .I5(Q[9]),
        .O(q0_reg_i_13_n_6));
  LUT5 #(
    .INIT(32'hA0C0AFCF)) 
    q0_reg_i_14
       (.I0(\tmp_17_1_reg_2218_reg[10] [10]),
        .I1(\tmp_24_reg_2172_reg[10] [10]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [10]),
        .O(q0_reg_10));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_15
       (.I0(\tmp_17_1_reg_2218_reg[10] [9]),
        .I1(\tmp_24_reg_2172_reg[10] [9]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [9]),
        .O(q0_reg_9));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_16
       (.I0(\tmp_17_1_reg_2218_reg[10] [8]),
        .I1(\tmp_24_reg_2172_reg[10] [8]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [8]),
        .O(q0_reg_8));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_17
       (.I0(\tmp_17_1_reg_2218_reg[10] [7]),
        .I1(\tmp_24_reg_2172_reg[10] [7]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [7]),
        .O(q0_reg_7));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    q0_reg_i_18
       (.I0(\tmp_24_reg_2172_reg[10] [6]),
        .I1(\tmp_17_1_reg_2218_reg[10] [6]),
        .I2(p_0_in20_in),
        .I3(Q[18]),
        .I4(\q0_reg[10] [6]),
        .O(q0_reg_6));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_19
       (.I0(\tmp_17_1_reg_2218_reg[10] [5]),
        .I1(\tmp_24_reg_2172_reg[10] [5]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [5]),
        .O(q0_reg_5));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_20
       (.I0(\tmp_17_1_reg_2218_reg[10] [4]),
        .I1(\tmp_24_reg_2172_reg[10] [4]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [4]),
        .O(q0_reg_4));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_21
       (.I0(\tmp_17_1_reg_2218_reg[10] [3]),
        .I1(\tmp_24_reg_2172_reg[10] [3]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [3]),
        .O(q0_reg_3));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    q0_reg_i_22
       (.I0(\tmp_24_reg_2172_reg[10] [2]),
        .I1(\tmp_17_1_reg_2218_reg[10] [2]),
        .I2(p_0_in20_in),
        .I3(Q[18]),
        .I4(\q0_reg[10] [2]),
        .O(q0_reg_2));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_23
       (.I0(\tmp_17_1_reg_2218_reg[10] [1]),
        .I1(\tmp_24_reg_2172_reg[10] [1]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [1]),
        .O(q0_reg_1));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    q0_reg_i_24
       (.I0(\tmp_17_1_reg_2218_reg[10] [0]),
        .I1(\tmp_24_reg_2172_reg[10] [0]),
        .I2(Q[18]),
        .I3(p_0_in20_in),
        .I4(\q0_reg[10] [0]),
        .O(q0_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    ram_reg_0_3_0_0_i_1
       (.I0(\values_output_layer_2_reg_616_reg[0] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_0_0_i_7_n_6),
        .I4(ram_reg_0_3_0_0_i_8_n_6),
        .O(\q0_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_3_0_0_i_7
       (.I0(DOADO[0]),
        .I1(Q[21]),
        .I2(Q[19]),
        .I3(\values_output_layer_8_reg_664_reg[0] ),
        .O(ram_reg_0_3_0_0_i_7_n_6));
  LUT6 #(
    .INIT(64'hA8AAA8A008000800)) 
    ram_reg_0_3_0_0_i_8
       (.I0(\ap_CS_fsm_reg[66] ),
        .I1(\values_output_layer_5_reg_640_reg[0] ),
        .I2(Q[18]),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(DOADO[0]),
        .O(ram_reg_0_3_0_0_i_8_n_6));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    ram_reg_0_3_1_1_i_1
       (.I0(\values_output_layer_2_reg_616_reg[1] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_1_1_i_2_n_6),
        .I4(\values_output_layer_5_reg_640_reg[1] ),
        .I5(\ap_CS_fsm_reg[68] ),
        .O(\q0_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FF0808F8F80808)) 
    ram_reg_0_3_1_1_i_2
       (.I0(\values_output_layer_8_reg_664_reg[1] ),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(\ap_CS_fsm_reg[59]_0 ),
        .I4(DOADO[1]),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(ram_reg_0_3_1_1_i_2_n_6));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    ram_reg_0_3_2_2_i_1
       (.I0(\values_output_layer_2_reg_616_reg[2] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_2_2_i_2_n_6),
        .I4(\values_output_layer_5_reg_640_reg[2] ),
        .I5(\ap_CS_fsm_reg[68] ),
        .O(\q0_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FF0808F8F80808)) 
    ram_reg_0_3_2_2_i_2
       (.I0(\values_output_layer_8_reg_664_reg[2] ),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(\ap_CS_fsm_reg[59]_0 ),
        .I4(DOADO[2]),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(ram_reg_0_3_2_2_i_2_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    ram_reg_0_3_3_3_i_1
       (.I0(\values_output_layer_2_reg_616_reg[3] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_3_3_i_2_n_6),
        .I4(ram_reg_0_3_3_3_i_3_n_6),
        .O(\q0_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_3_3_3_i_2
       (.I0(DOADO[3]),
        .I1(Q[21]),
        .I2(Q[19]),
        .I3(\values_output_layer_8_reg_664_reg[3] ),
        .O(ram_reg_0_3_3_3_i_2_n_6));
  LUT6 #(
    .INIT(64'hA8AAA8A008000800)) 
    ram_reg_0_3_3_3_i_3
       (.I0(\ap_CS_fsm_reg[66] ),
        .I1(\values_output_layer_5_reg_640_reg[3] ),
        .I2(Q[18]),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(DOADO[3]),
        .O(ram_reg_0_3_3_3_i_3_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    ram_reg_0_3_4_4_i_1
       (.I0(\values_output_layer_2_reg_616_reg[4] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_4_4_i_2_n_6),
        .I4(ram_reg_0_3_4_4_i_3_n_6),
        .O(\q0_reg[7] [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_3_4_4_i_2
       (.I0(DOADO[4]),
        .I1(Q[21]),
        .I2(Q[19]),
        .I3(\values_output_layer_8_reg_664_reg[4] ),
        .O(ram_reg_0_3_4_4_i_2_n_6));
  LUT6 #(
    .INIT(64'hA8AAA8A008000800)) 
    ram_reg_0_3_4_4_i_3
       (.I0(\ap_CS_fsm_reg[66] ),
        .I1(\values_output_layer_5_reg_640_reg[4] ),
        .I2(Q[18]),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(DOADO[4]),
        .O(ram_reg_0_3_4_4_i_3_n_6));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    ram_reg_0_3_5_5_i_1
       (.I0(\values_output_layer_2_reg_616_reg[5] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_5_5_i_2_n_6),
        .I4(ram_reg_0_3_5_5_i_3_n_6),
        .O(\q0_reg[7] [5]));
  LUT4 #(
    .INIT(16'hF088)) 
    ram_reg_0_3_5_5_i_2
       (.I0(Q[19]),
        .I1(\values_output_layer_8_reg_664_reg[5] ),
        .I2(DOADO[5]),
        .I3(Q[21]),
        .O(ram_reg_0_3_5_5_i_2_n_6));
  LUT6 #(
    .INIT(64'hA8AAA8A008000800)) 
    ram_reg_0_3_5_5_i_3
       (.I0(\ap_CS_fsm_reg[66] ),
        .I1(\values_output_layer_5_reg_640_reg[5] ),
        .I2(Q[18]),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(DOADO[5]),
        .O(ram_reg_0_3_5_5_i_3_n_6));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    ram_reg_0_3_6_6_i_1
       (.I0(\values_output_layer_2_reg_616_reg[6] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_6_6_i_2_n_6),
        .I4(\values_output_layer_5_reg_640_reg[6] ),
        .I5(\ap_CS_fsm_reg[68] ),
        .O(\q0_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FF0808F8F80808)) 
    ram_reg_0_3_6_6_i_2
       (.I0(\values_output_layer_8_reg_664_reg[6] ),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(\ap_CS_fsm_reg[59]_0 ),
        .I4(DOADO[6]),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(ram_reg_0_3_6_6_i_2_n_6));
  LUT6 #(
    .INIT(64'hFFE0FFE0FFFFFFE0)) 
    ram_reg_0_3_7_7_i_1
       (.I0(\values_output_layer_2_reg_616_reg[7] ),
        .I1(\tmp_17_reg_2154_reg[0] ),
        .I2(\ap_CS_fsm_reg[59] ),
        .I3(ram_reg_0_3_7_7_i_2_n_6),
        .I4(\values_output_layer_5_reg_640_reg[7] ),
        .I5(\ap_CS_fsm_reg[68] ),
        .O(\q0_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEAFF4040EAEA4040)) 
    ram_reg_0_3_7_7_i_2
       (.I0(Q[21]),
        .I1(\values_output_layer_8_reg_664_reg[7] ),
        .I2(Q[19]),
        .I3(\ap_CS_fsm_reg[59]_0 ),
        .I4(DOADO[7]),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(ram_reg_0_3_7_7_i_2_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_0_0_i_1
       (.I0(ram_reg_0_7_0_0_i_6_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_0_0_i_8_n_6),
        .I3(ram_reg_0_7_0_0_i_9_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[0] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_0_0_i_6
       (.I0(Q[10]),
        .I1(DOADO[0]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[0] ),
        .O(ram_reg_0_7_0_0_i_6_n_6));
  LUT6 #(
    .INIT(64'h0000553500005530)) 
    ram_reg_0_7_0_0_i_8
       (.I0(DOADO[0]),
        .I1(\values_hidden_layer_5_reg_520_reg[0] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_0_0_i_8_n_6));
  LUT6 #(
    .INIT(64'h001000DCFF10FFDC)) 
    ram_reg_0_7_0_0_i_9
       (.I0(\values_hidden_layer_8_reg_544_reg[0] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(DOADO[0]),
        .I5(\values_hidden_layer_7_reg_568_reg[0] ),
        .O(ram_reg_0_7_0_0_i_9_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    ram_reg_0_7_1_1_i_1
       (.I0(\ap_CS_fsm_reg[18] ),
        .I1(ram_reg_0_7_1_1_i_2_n_6),
        .I2(ram_reg_0_7_1_1_i_3_n_6),
        .I3(\values_hidden_layer_2_reg_496_reg[1] ),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(ram_reg_0_7_1_1_i_4_n_6),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h001000DCFF10FFDC)) 
    ram_reg_0_7_1_1_i_2
       (.I0(\values_hidden_layer_8_reg_544_reg[1] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(DOADO[1]),
        .I5(\values_hidden_layer_7_reg_568_reg[1] ),
        .O(ram_reg_0_7_1_1_i_2_n_6));
  LUT6 #(
    .INIT(64'h0000553500005530)) 
    ram_reg_0_7_1_1_i_3
       (.I0(DOADO[1]),
        .I1(\values_hidden_layer_5_reg_520_reg[1] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_1_1_i_3_n_6));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_1_1_i_4
       (.I0(Q[10]),
        .I1(DOADO[1]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[1] ),
        .O(ram_reg_0_7_1_1_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_2_2_i_1
       (.I0(ram_reg_0_7_2_2_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_2_2_i_3_n_6),
        .I3(ram_reg_0_7_2_2_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[2] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_2_2_i_2
       (.I0(Q[10]),
        .I1(DOADO[2]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[2] ),
        .O(ram_reg_0_7_2_2_i_2_n_6));
  LUT6 #(
    .INIT(64'h0000553500005530)) 
    ram_reg_0_7_2_2_i_3
       (.I0(DOADO[2]),
        .I1(\values_hidden_layer_5_reg_520_reg[2] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_2_2_i_3_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_2_2_i_4
       (.I0(\values_hidden_layer_8_reg_544_reg[2] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[2] ),
        .I5(DOADO[2]),
        .O(ram_reg_0_7_2_2_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_3_3_i_1
       (.I0(ram_reg_0_7_3_3_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_3_3_i_3_n_6),
        .I3(ram_reg_0_7_3_3_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[3] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_3_3_i_2
       (.I0(Q[10]),
        .I1(DOADO[3]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[3] ),
        .O(ram_reg_0_7_3_3_i_2_n_6));
  LUT6 #(
    .INIT(64'h0010551500105510)) 
    ram_reg_0_7_3_3_i_3
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(\values_hidden_layer_5_reg_520_reg[3] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(DOADO[3]),
        .I5(Q[1]),
        .O(ram_reg_0_7_3_3_i_3_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_3_3_i_4
       (.I0(\values_hidden_layer_8_reg_544_reg[3] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[3] ),
        .I5(DOADO[3]),
        .O(ram_reg_0_7_3_3_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_4_4_i_1
       (.I0(ram_reg_0_7_4_4_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_4_4_i_3_n_6),
        .I3(ram_reg_0_7_4_4_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[4] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_4_4_i_2
       (.I0(Q[10]),
        .I1(DOADO[4]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[4] ),
        .O(ram_reg_0_7_4_4_i_2_n_6));
  LUT6 #(
    .INIT(64'h0010551500105510)) 
    ram_reg_0_7_4_4_i_3
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(\values_hidden_layer_5_reg_520_reg[4] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(DOADO[4]),
        .I5(Q[1]),
        .O(ram_reg_0_7_4_4_i_3_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_4_4_i_4
       (.I0(\values_hidden_layer_8_reg_544_reg[4] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[4] ),
        .I5(DOADO[4]),
        .O(ram_reg_0_7_4_4_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_5_5_i_1
       (.I0(ram_reg_0_7_5_5_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_5_5_i_3_n_6),
        .I3(ram_reg_0_7_5_5_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[5] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_5_5_i_2
       (.I0(Q[10]),
        .I1(DOADO[5]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[5] ),
        .O(ram_reg_0_7_5_5_i_2_n_6));
  LUT6 #(
    .INIT(64'h0010551500105510)) 
    ram_reg_0_7_5_5_i_3
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(\values_hidden_layer_5_reg_520_reg[5] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(DOADO[5]),
        .I5(Q[1]),
        .O(ram_reg_0_7_5_5_i_3_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_5_5_i_4
       (.I0(\values_hidden_layer_8_reg_544_reg[5] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[5] ),
        .I5(DOADO[5]),
        .O(ram_reg_0_7_5_5_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_6_6_i_1
       (.I0(ram_reg_0_7_6_6_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_6_6_i_3_n_6),
        .I3(ram_reg_0_7_6_6_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[6] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[6]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_6_6_i_2
       (.I0(Q[10]),
        .I1(DOADO[6]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[6] ),
        .O(ram_reg_0_7_6_6_i_2_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_6_6_i_3
       (.I0(\values_hidden_layer_8_reg_544_reg[6] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[6] ),
        .I5(DOADO[6]),
        .O(ram_reg_0_7_6_6_i_3_n_6));
  LUT6 #(
    .INIT(64'h0000553500005530)) 
    ram_reg_0_7_6_6_i_4
       (.I0(DOADO[6]),
        .I1(\values_hidden_layer_5_reg_520_reg[6] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_6_6_i_4_n_6));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_0_7_7_7_i_1
       (.I0(ram_reg_0_7_7_7_i_2_n_6),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(ram_reg_0_7_7_7_i_3_n_6),
        .I3(ram_reg_0_7_7_7_i_4_n_6),
        .I4(\values_hidden_layer_2_reg_496_reg[7] ),
        .I5(\ap_CS_fsm_reg[19] ),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'hCCF8CC08)) 
    ram_reg_0_7_7_7_i_2
       (.I0(Q[10]),
        .I1(DOADO[7]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(\values_hidden_layer_1_reg_592_reg[7] ),
        .O(ram_reg_0_7_7_7_i_2_n_6));
  LUT6 #(
    .INIT(64'h0000553500005530)) 
    ram_reg_0_7_7_7_i_3
       (.I0(DOADO[7]),
        .I1(\values_hidden_layer_5_reg_520_reg[7] ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_7_7_i_3_n_6));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_7_7_7_i_4
       (.I0(\values_hidden_layer_8_reg_544_reg[7] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\values_hidden_layer_7_reg_568_reg[7] ),
        .I5(DOADO[7]),
        .O(ram_reg_0_7_7_7_i_4_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_18_1_reg_2228[0]_i_1 
       (.I0(p_0_in20_in),
        .I1(Q[18]),
        .I2(tmp_18_1_reg_2228),
        .O(\tmp_18_1_reg_2228_reg[0] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_testdEe
   (A,
    p_0_in,
    Q,
    S_AXIS_V_data_0_sel,
    \S_AXIS_V_data_0_payload_A_reg[15] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[27] ,
    \j_2_3_reg_581_reg[3] ,
    \j_2_4_reg_605_reg[3] ,
    \ap_CS_fsm_reg[27]_0 ,
    \i_2_cast_reg_1918_reg[3] ,
    \j_s_reg_509_reg[3] ,
    \j_2_1_reg_533_reg[3] ,
    \j_2_2_reg_557_reg[3] ,
    ap_clk,
    d0);
  output [15:0]A;
  output p_0_in;
  input [15:0]Q;
  input S_AXIS_V_data_0_sel;
  input [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [5:0]\ap_CS_fsm_reg[43] ;
  input \ap_CS_fsm_reg[27] ;
  input [3:0]\j_2_3_reg_581_reg[3] ;
  input [2:0]\j_2_4_reg_605_reg[3] ;
  input \ap_CS_fsm_reg[27]_0 ;
  input [3:0]\i_2_cast_reg_1918_reg[3] ;
  input [3:0]\j_s_reg_509_reg[3] ;
  input [3:0]\j_2_1_reg_533_reg[3] ;
  input [2:0]\j_2_2_reg_557_reg[3] ;
  input ap_clk;
  input [15:0]d0;

  wire [15:0]A;
  wire [15:0]Q;
  wire [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  wire S_AXIS_V_data_0_sel;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire [5:0]\ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]\i_2_cast_reg_1918_reg[3] ;
  wire [3:0]\j_2_1_reg_533_reg[3] ;
  wire [2:0]\j_2_2_reg_557_reg[3] ;
  wire [3:0]\j_2_3_reg_581_reg[3] ;
  wire [2:0]\j_2_4_reg_605_reg[3] ;
  wire [3:0]\j_s_reg_509_reg[3] ;
  wire p_0_in;

  design_1_AXISEnhanced_0_1_AXISEnhanced_testdEe_ram AXISEnhanced_testdEe_ram_U
       (.A(A),
        .Q(Q),
        .\S_AXIS_V_data_0_payload_A_reg[15] (\S_AXIS_V_data_0_payload_A_reg[15] ),
        .S_AXIS_V_data_0_sel(S_AXIS_V_data_0_sel),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg[0] ),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[27]_0 (\ap_CS_fsm_reg[27]_0 ),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\i_2_cast_reg_1918_reg[3] (\i_2_cast_reg_1918_reg[3] ),
        .\i_2_reg_485_reg[0] (p_0_in),
        .\j_2_1_reg_533_reg[3] (\j_2_1_reg_533_reg[3] ),
        .\j_2_2_reg_557_reg[3] (\j_2_2_reg_557_reg[3] ),
        .\j_2_3_reg_581_reg[3] (\j_2_3_reg_581_reg[3] ),
        .\j_2_4_reg_605_reg[3] (\j_2_4_reg_605_reg[3] ),
        .\j_s_reg_509_reg[3] (\j_s_reg_509_reg[3] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_testdEe_ram
   (A,
    \i_2_reg_485_reg[0] ,
    Q,
    S_AXIS_V_data_0_sel,
    \S_AXIS_V_data_0_payload_A_reg[15] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[27] ,
    \j_2_3_reg_581_reg[3] ,
    \j_2_4_reg_605_reg[3] ,
    \ap_CS_fsm_reg[27]_0 ,
    \i_2_cast_reg_1918_reg[3] ,
    \j_s_reg_509_reg[3] ,
    \j_2_1_reg_533_reg[3] ,
    \j_2_2_reg_557_reg[3] ,
    ap_clk,
    d0);
  output [15:0]A;
  output \i_2_reg_485_reg[0] ;
  input [15:0]Q;
  input S_AXIS_V_data_0_sel;
  input [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [5:0]\ap_CS_fsm_reg[43] ;
  input \ap_CS_fsm_reg[27] ;
  input [3:0]\j_2_3_reg_581_reg[3] ;
  input [2:0]\j_2_4_reg_605_reg[3] ;
  input \ap_CS_fsm_reg[27]_0 ;
  input [3:0]\i_2_cast_reg_1918_reg[3] ;
  input [3:0]\j_s_reg_509_reg[3] ;
  input [3:0]\j_2_1_reg_533_reg[3] ;
  input [2:0]\j_2_2_reg_557_reg[3] ;
  input ap_clk;
  input [15:0]d0;

  wire [15:0]A;
  wire [15:0]Q;
  wire [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  wire S_AXIS_V_data_0_sel;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire [5:0]\ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]\i_2_cast_reg_1918_reg[3] ;
  wire \i_2_reg_485_reg[0] ;
  wire [3:0]\j_2_1_reg_533_reg[3] ;
  wire [2:0]\j_2_2_reg_557_reg[3] ;
  wire [3:0]\j_2_3_reg_581_reg[3] ;
  wire [2:0]\j_2_4_reg_605_reg[3] ;
  wire [3:0]\j_s_reg_509_reg[3] ;
  wire ram_reg_0_15_0_0_i_10_n_6;
  wire ram_reg_0_15_0_0_i_11__0_n_6;
  wire ram_reg_0_15_0_0_i_1__0_n_6;
  wire ram_reg_0_15_0_0_i_2__0_n_6;
  wire ram_reg_0_15_0_0_i_3_n_6;
  wire ram_reg_0_15_0_0_i_4__0_n_6;
  wire ram_reg_0_15_0_0_i_5_n_6;
  wire ram_reg_0_15_0_0_i_6__0_n_6;
  wire ram_reg_0_15_0_0_i_7__0_n_6;
  wire ram_reg_0_15_0_0_i_8__0_n_6;
  wire ram_reg_0_15_0_0_i_9__0_n_6;
  wire ram_reg_0_15_0_0_n_6;
  wire ram_reg_0_15_10_10_n_6;
  wire ram_reg_0_15_11_11_n_6;
  wire ram_reg_0_15_12_12_n_6;
  wire ram_reg_0_15_13_13_n_6;
  wire ram_reg_0_15_14_14_n_6;
  wire ram_reg_0_15_15_15_n_6;
  wire ram_reg_0_15_1_1_n_6;
  wire ram_reg_0_15_2_2_n_6;
  wire ram_reg_0_15_3_3_n_6;
  wire ram_reg_0_15_4_4_n_6;
  wire ram_reg_0_15_5_5_n_6;
  wire ram_reg_0_15_6_6_n_6;
  wire ram_reg_0_15_7_7_n_6;
  wire ram_reg_0_15_8_8_n_6;
  wire ram_reg_0_15_9_9_n_6;

  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_485[3]_i_2 
       (.I0(\S_AXIS_V_data_0_state_reg[0] ),
        .I1(\ap_CS_fsm_reg[43] [0]),
        .O(\i_2_reg_485_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_10__0
       (.I0(Q[8]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [8]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_8_8_n_6),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_11__0
       (.I0(Q[7]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [7]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_7_7_n_6),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_12__0
       (.I0(Q[6]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [6]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_6_6_n_6),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_13__0
       (.I0(Q[5]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [5]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_5_5_n_6),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_14__0
       (.I0(Q[4]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [4]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_4_4_n_6),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_15__0
       (.I0(Q[3]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [3]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_3_3_n_6),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_16__0
       (.I0(Q[2]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [2]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_2_2_n_6),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_17__0
       (.I0(Q[1]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [1]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_1_1_n_6),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_18__0
       (.I0(Q[0]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [0]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_0_0_n_6),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_3__0
       (.I0(Q[15]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [15]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_15_15_n_6),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_4__0
       (.I0(Q[14]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [14]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_14_14_n_6),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_5__0
       (.I0(Q[13]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [13]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_13_13_n_6),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_6__0
       (.I0(Q[12]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [12]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_12_12_n_6),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_7__0
       (.I0(Q[11]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [11]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_11_11_n_6),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_8__0
       (.I0(Q[10]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [10]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_10_10_n_6),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_9__0
       (.I0(Q[9]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [9]),
        .I3(\S_AXIS_V_data_0_state_reg[0] ),
        .I4(\ap_CS_fsm_reg[43] [0]),
        .I5(ram_reg_0_15_9_9_n_6),
        .O(A[9]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[0]),
        .O(ram_reg_0_15_0_0_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ram_reg_0_15_0_0_i_10
       (.I0(\i_2_cast_reg_1918_reg[3] [3]),
        .I1(\j_s_reg_509_reg[3] [3]),
        .I2(\ap_CS_fsm_reg[43] [1]),
        .I3(\ap_CS_fsm_reg[43] [2]),
        .I4(\j_2_1_reg_533_reg[3] [3]),
        .O(ram_reg_0_15_0_0_i_10_n_6));
  LUT6 #(
    .INIT(64'hFFF8F0F80F080008)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(\ap_CS_fsm_reg[43] [3]),
        .I1(\j_2_2_reg_557_reg[3] [2]),
        .I2(\ap_CS_fsm_reg[43] [5]),
        .I3(\ap_CS_fsm_reg[43] [4]),
        .I4(\j_2_3_reg_581_reg[3] [3]),
        .I5(\j_2_4_reg_605_reg[3] [2]),
        .O(ram_reg_0_15_0_0_i_11__0_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F010001)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_5_n_6),
        .I1(\ap_CS_fsm_reg[43] [3]),
        .I2(\ap_CS_fsm_reg[43] [5]),
        .I3(\ap_CS_fsm_reg[43] [4]),
        .I4(\j_2_3_reg_581_reg[3] [0]),
        .I5(\ap_CS_fsm_reg[27]_0 ),
        .O(ram_reg_0_15_0_0_i_1__0_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF088)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(\ap_CS_fsm_reg[43] [4]),
        .I1(\j_2_3_reg_581_reg[3] [1]),
        .I2(\j_2_4_reg_605_reg[3] [0]),
        .I3(\ap_CS_fsm_reg[43] [5]),
        .I4(ram_reg_0_15_0_0_i_6__0_n_6),
        .I5(ram_reg_0_15_0_0_i_7__0_n_6),
        .O(ram_reg_0_15_0_0_i_2__0_n_6));
  MUXF7 ram_reg_0_15_0_0_i_3
       (.I0(ram_reg_0_15_0_0_i_8__0_n_6),
        .I1(ram_reg_0_15_0_0_i_9__0_n_6),
        .O(ram_reg_0_15_0_0_i_3_n_6),
        .S(\ap_CS_fsm_reg[27] ));
  MUXF7 ram_reg_0_15_0_0_i_4__0
       (.I0(ram_reg_0_15_0_0_i_10_n_6),
        .I1(ram_reg_0_15_0_0_i_11__0_n_6),
        .O(ram_reg_0_15_0_0_i_4__0_n_6),
        .S(\ap_CS_fsm_reg[27] ));
  LUT5 #(
    .INIT(32'h30353F35)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\i_2_cast_reg_1918_reg[3] [0]),
        .I1(\j_2_1_reg_533_reg[3] [0]),
        .I2(\ap_CS_fsm_reg[43] [2]),
        .I3(\ap_CS_fsm_reg[43] [1]),
        .I4(\j_s_reg_509_reg[3] [0]),
        .O(ram_reg_0_15_0_0_i_5_n_6));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(\j_2_2_reg_557_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[43] [4]),
        .I2(\ap_CS_fsm_reg[43] [3]),
        .I3(\ap_CS_fsm_reg[43] [5]),
        .O(ram_reg_0_15_0_0_i_6__0_n_6));
  LUT6 #(
    .INIT(64'h5140515151404040)) 
    ram_reg_0_15_0_0_i_7__0
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\j_2_1_reg_533_reg[3] [1]),
        .I3(\j_s_reg_509_reg[3] [1]),
        .I4(\ap_CS_fsm_reg[43] [1]),
        .I5(\i_2_cast_reg_1918_reg[3] [1]),
        .O(ram_reg_0_15_0_0_i_7__0_n_6));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(\i_2_cast_reg_1918_reg[3] [2]),
        .I1(\j_s_reg_509_reg[3] [2]),
        .I2(\ap_CS_fsm_reg[43] [1]),
        .I3(\ap_CS_fsm_reg[43] [2]),
        .I4(\j_2_1_reg_533_reg[3] [2]),
        .O(ram_reg_0_15_0_0_i_8__0_n_6));
  LUT6 #(
    .INIT(64'hFFF8F0F80F080008)) 
    ram_reg_0_15_0_0_i_9__0
       (.I0(\j_2_2_reg_557_reg[3] [1]),
        .I1(\ap_CS_fsm_reg[43] [3]),
        .I2(\ap_CS_fsm_reg[43] [5]),
        .I3(\ap_CS_fsm_reg[43] [4]),
        .I4(\j_2_3_reg_581_reg[3] [2]),
        .I5(\j_2_4_reg_605_reg[3] [1]),
        .O(ram_reg_0_15_0_0_i_9__0_n_6));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_15_10_10_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_15_11_11_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_15_12_12_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_15_13_13_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_15_14_14_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_15_15_15_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_15_1_1_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_15_2_2_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_15_3_3_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_15_4_4_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_15_5_5_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_15_6_6_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_15_7_7_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_15_8_8_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_1__0_n_6),
        .A1(ram_reg_0_15_0_0_i_2__0_n_6),
        .A2(ram_reg_0_15_0_0_i_3_n_6),
        .A3(ram_reg_0_15_0_0_i_4__0_n_6),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_15_9_9_n_6),
        .WCLK(ap_clk),
        .WE(\i_2_reg_485_reg[0] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_valufYi
   (E,
    A,
    q0_reg,
    \ap_CS_fsm_reg[34] ,
    Q,
    \ap_CS_fsm_reg[68] ,
    \j_3_2_reg_677_reg[2] ,
    \j_4_reg_629_reg[2] ,
    \j_3_1_reg_653_reg[2] ,
    d0,
    icmp2_reg_2035,
    \tmp_2_2_reg_2031_reg[0] ,
    icmp1_reg_1994,
    \tmp_2_1_reg_1990_reg[0] ,
    icmp3_reg_2076,
    \tmp_2_3_reg_2072_reg[0] ,
    icmp4_reg_2117,
    \tmp_2_4_reg_2113_reg[0] ,
    ap_clk);
  output [0:0]E;
  output [15:0]A;
  output [10:0]q0_reg;
  input \ap_CS_fsm_reg[34] ;
  input [19:0]Q;
  input \ap_CS_fsm_reg[68] ;
  input [2:0]\j_3_2_reg_677_reg[2] ;
  input [2:0]\j_4_reg_629_reg[2] ;
  input [2:0]\j_3_1_reg_653_reg[2] ;
  input [15:0]d0;
  input icmp2_reg_2035;
  input \tmp_2_2_reg_2031_reg[0] ;
  input icmp1_reg_1994;
  input \tmp_2_1_reg_1990_reg[0] ;
  input icmp3_reg_2076;
  input \tmp_2_3_reg_2072_reg[0] ;
  input icmp4_reg_2117;
  input \tmp_2_4_reg_2113_reg[0] ;
  input ap_clk;

  wire [15:0]A;
  wire [0:0]E;
  wire [19:0]Q;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [15:0]d0;
  wire icmp1_reg_1994;
  wire icmp2_reg_2035;
  wire icmp3_reg_2076;
  wire icmp4_reg_2117;
  wire [2:0]\j_3_1_reg_653_reg[2] ;
  wire [2:0]\j_3_2_reg_677_reg[2] ;
  wire [2:0]\j_4_reg_629_reg[2] ;
  wire [10:0]q0_reg;
  wire \tmp_2_1_reg_1990_reg[0] ;
  wire \tmp_2_2_reg_2031_reg[0] ;
  wire \tmp_2_3_reg_2072_reg[0] ;
  wire \tmp_2_4_reg_2113_reg[0] ;

  design_1_AXISEnhanced_0_1_AXISEnhanced_valufYi_ram AXISEnhanced_valufYi_ram_U
       (.A(A),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .\ap_CS_fsm_reg[68] (\ap_CS_fsm_reg[68] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp1_reg_1994(icmp1_reg_1994),
        .icmp2_reg_2035(icmp2_reg_2035),
        .icmp3_reg_2076(icmp3_reg_2076),
        .icmp4_reg_2117(icmp4_reg_2117),
        .\j_3_1_reg_653_reg[2] (\j_3_1_reg_653_reg[2] ),
        .\j_3_2_reg_677_reg[2] (\j_3_2_reg_677_reg[2] ),
        .\j_4_reg_629_reg[2] (\j_4_reg_629_reg[2] ),
        .q0_reg(q0_reg),
        .\tmp_2_1_reg_1990_reg[0] (\tmp_2_1_reg_1990_reg[0] ),
        .\tmp_2_2_reg_2031_reg[0] (\tmp_2_2_reg_2031_reg[0] ),
        .\tmp_2_3_reg_2072_reg[0] (\tmp_2_3_reg_2072_reg[0] ),
        .\tmp_2_4_reg_2113_reg[0] (\tmp_2_4_reg_2113_reg[0] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_valufYi_ram
   (E,
    A,
    q0_reg,
    \ap_CS_fsm_reg[34] ,
    Q,
    \ap_CS_fsm_reg[68] ,
    \j_3_2_reg_677_reg[2] ,
    \j_4_reg_629_reg[2] ,
    \j_3_1_reg_653_reg[2] ,
    d0,
    icmp2_reg_2035,
    \tmp_2_2_reg_2031_reg[0] ,
    icmp1_reg_1994,
    \tmp_2_1_reg_1990_reg[0] ,
    icmp3_reg_2076,
    \tmp_2_3_reg_2072_reg[0] ,
    icmp4_reg_2117,
    \tmp_2_4_reg_2113_reg[0] ,
    ap_clk);
  output [0:0]E;
  output [15:0]A;
  output [10:0]q0_reg;
  input \ap_CS_fsm_reg[34] ;
  input [19:0]Q;
  input \ap_CS_fsm_reg[68] ;
  input [2:0]\j_3_2_reg_677_reg[2] ;
  input [2:0]\j_4_reg_629_reg[2] ;
  input [2:0]\j_3_1_reg_653_reg[2] ;
  input [15:0]d0;
  input icmp2_reg_2035;
  input \tmp_2_2_reg_2031_reg[0] ;
  input icmp1_reg_1994;
  input \tmp_2_1_reg_1990_reg[0] ;
  input icmp3_reg_2076;
  input \tmp_2_3_reg_2072_reg[0] ;
  input icmp4_reg_2117;
  input \tmp_2_4_reg_2113_reg[0] ;
  input ap_clk;

  wire [15:0]A;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]addr0;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [15:0]d0;
  wire icmp1_reg_1994;
  wire icmp2_reg_2035;
  wire icmp3_reg_2076;
  wire icmp4_reg_2117;
  wire [2:0]\j_3_1_reg_653_reg[2] ;
  wire [2:0]\j_3_2_reg_677_reg[2] ;
  wire [2:0]\j_4_reg_629_reg[2] ;
  wire p_0_in;
  wire \q0[10]_i_3_n_6 ;
  wire [10:0]q0_reg;
  wire ram_reg_0_7_0_0_i_12_n_6;
  wire ram_reg_0_7_0_0_i_13_n_6;
  wire ram_reg_0_7_0_0_i_14_n_6;
  wire ram_reg_0_7_0_0_i_15_n_6;
  wire ram_reg_0_7_0_0_i_16_n_6;
  wire ram_reg_0_7_0_0_i_17_n_6;
  wire ram_reg_0_7_0_0_i_18_n_6;
  wire ram_reg_0_7_0_0_i_24_n_6;
  wire ram_reg_0_7_0_0_i_25_n_6;
  wire ram_reg_0_7_0_0_i_26_n_6;
  wire ram_reg_0_7_0_0_n_6;
  wire ram_reg_0_7_10_10_n_6;
  wire ram_reg_0_7_11_11_n_6;
  wire ram_reg_0_7_12_12_n_6;
  wire ram_reg_0_7_13_13_n_6;
  wire ram_reg_0_7_14_14_n_6;
  wire ram_reg_0_7_15_15_n_6;
  wire ram_reg_0_7_1_1_n_6;
  wire ram_reg_0_7_2_2_n_6;
  wire ram_reg_0_7_3_3_n_6;
  wire ram_reg_0_7_4_4_n_6;
  wire ram_reg_0_7_5_5_n_6;
  wire ram_reg_0_7_6_6_n_6;
  wire ram_reg_0_7_7_7_n_6;
  wire ram_reg_0_7_8_8_n_6;
  wire ram_reg_0_7_9_9_n_6;
  wire \tmp_2_1_reg_1990_reg[0] ;
  wire \tmp_2_2_reg_2031_reg[0] ;
  wire \tmp_2_3_reg_2072_reg[0] ;
  wire \tmp_2_4_reg_2113_reg[0] ;

  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19
       (.I0(ram_reg_0_7_15_15_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_20
       (.I0(ram_reg_0_7_14_14_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_21
       (.I0(ram_reg_0_7_13_13_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_22
       (.I0(ram_reg_0_7_12_12_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_23
       (.I0(ram_reg_0_7_11_11_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1__0 
       (.I0(ram_reg_0_7_0_0_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \q0[10]_i_1 
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(\q0[10]_i_3_n_6 ),
        .I2(Q[15]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\ap_CS_fsm_reg[68] ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[10]_i_2__0 
       (.I0(ram_reg_0_7_10_10_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[10]_i_3 
       (.I0(Q[11]),
        .I1(Q[7]),
        .O(\q0[10]_i_3_n_6 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1__0 
       (.I0(ram_reg_0_7_1_1_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1__0 
       (.I0(ram_reg_0_7_2_2_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_1__0 
       (.I0(ram_reg_0_7_3_3_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[4]_i_1__0 
       (.I0(ram_reg_0_7_4_4_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[5]_i_1__0 
       (.I0(ram_reg_0_7_5_5_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[6]_i_1__0 
       (.I0(ram_reg_0_7_6_6_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1__0 
       (.I0(ram_reg_0_7_7_7_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[8]_i_1__0 
       (.I0(ram_reg_0_7_8_8_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[9]_i_1__0 
       (.I0(ram_reg_0_7_9_9_n_6),
        .I1(\ap_CS_fsm_reg[34] ),
        .I2(d0[9]),
        .O(A[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(A[0]),
        .Q(q0_reg[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(A[10]),
        .Q(q0_reg[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(A[1]),
        .Q(q0_reg[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(A[2]),
        .Q(q0_reg[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(A[3]),
        .Q(q0_reg[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(A[4]),
        .Q(q0_reg[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(A[5]),
        .Q(q0_reg[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(A[6]),
        .Q(q0_reg[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(A[7]),
        .Q(q0_reg[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(A[8]),
        .Q(q0_reg[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(A[9]),
        .Q(q0_reg[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[0]),
        .O(ram_reg_0_7_0_0_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_0_7_0_0_i_12
       (.I0(ram_reg_0_7_0_0_i_24_n_6),
        .I1(ram_reg_0_7_0_0_i_25_n_6),
        .I2(ram_reg_0_7_0_0_i_26_n_6),
        .O(ram_reg_0_7_0_0_i_12_n_6));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_7_0_0_i_13
       (.I0(Q[18]),
        .I1(Q[17]),
        .O(ram_reg_0_7_0_0_i_13_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECC)) 
    ram_reg_0_7_0_0_i_14
       (.I0(icmp4_reg_2117),
        .I1(Q[13]),
        .I2(\tmp_2_4_reg_2113_reg[0] ),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(Q[16]),
        .O(ram_reg_0_7_0_0_i_14_n_6));
  LUT4 #(
    .INIT(16'h4777)) 
    ram_reg_0_7_0_0_i_15
       (.I0(\j_3_1_reg_653_reg[2] [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(\j_4_reg_629_reg[2] [0]),
        .O(ram_reg_0_7_0_0_i_15_n_6));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    ram_reg_0_7_0_0_i_16
       (.I0(Q[19]),
        .I1(ram_reg_0_7_0_0_i_14_n_6),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_reg_0_7_0_0_i_16_n_6));
  LUT6 #(
    .INIT(64'hA0ACA0A0A0ACA0AC)) 
    ram_reg_0_7_0_0_i_17
       (.I0(\j_3_2_reg_677_reg[2] [1]),
        .I1(ram_reg_0_7_0_0_i_13_n_6),
        .I2(Q[19]),
        .I3(ram_reg_0_7_0_0_i_14_n_6),
        .I4(ram_reg_0_7_0_0_i_24_n_6),
        .I5(ram_reg_0_7_0_0_i_26_n_6),
        .O(ram_reg_0_7_0_0_i_17_n_6));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_18
       (.I0(Q[19]),
        .I1(\j_3_2_reg_677_reg[2] [2]),
        .O(ram_reg_0_7_0_0_i_18_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_2
       (.I0(\ap_CS_fsm_reg[34] ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFEFFFC)) 
    ram_reg_0_7_0_0_i_24
       (.I0(icmp3_reg_2076),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\tmp_2_3_reg_2072_reg[0] ),
        .O(ram_reg_0_7_0_0_i_24_n_6));
  LUT6 #(
    .INIT(64'h0000000000110111)) 
    ram_reg_0_7_0_0_i_25
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(icmp1_reg_1994),
        .I3(Q[2]),
        .I4(\tmp_2_1_reg_1990_reg[0] ),
        .I5(Q[1]),
        .O(ram_reg_0_7_0_0_i_25_n_6));
  LUT6 #(
    .INIT(64'h0000000300010003)) 
    ram_reg_0_7_0_0_i_26
       (.I0(icmp2_reg_2035),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\tmp_2_2_reg_2031_reg[0] ),
        .O(ram_reg_0_7_0_0_i_26_n_6));
  LUT6 #(
    .INIT(64'hFF08FFFB000800FB)) 
    ram_reg_0_7_0_0_i_3
       (.I0(ram_reg_0_7_0_0_i_12_n_6),
        .I1(ram_reg_0_7_0_0_i_13_n_6),
        .I2(ram_reg_0_7_0_0_i_14_n_6),
        .I3(Q[19]),
        .I4(ram_reg_0_7_0_0_i_15_n_6),
        .I5(\j_3_2_reg_677_reg[2] [0]),
        .O(addr0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0880000)) 
    ram_reg_0_7_0_0_i_4
       (.I0(\j_4_reg_629_reg[2] [1]),
        .I1(Q[17]),
        .I2(\j_3_1_reg_653_reg[2] [1]),
        .I3(Q[18]),
        .I4(ram_reg_0_7_0_0_i_16_n_6),
        .I5(ram_reg_0_7_0_0_i_17_n_6),
        .O(addr0[1]));
  LUT6 #(
    .INIT(64'hFEAEFFAFAAAAAAAA)) 
    ram_reg_0_7_0_0_i_5
       (.I0(ram_reg_0_7_0_0_i_18_n_6),
        .I1(\j_4_reg_629_reg[2] [2]),
        .I2(Q[18]),
        .I3(\j_3_1_reg_653_reg[2] [2]),
        .I4(Q[17]),
        .I5(ram_reg_0_7_0_0_i_16_n_6),
        .O(addr0[2]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[10]),
        .O(ram_reg_0_7_10_10_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[11]),
        .O(ram_reg_0_7_11_11_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[12]),
        .O(ram_reg_0_7_12_12_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[13]),
        .O(ram_reg_0_7_13_13_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[14]),
        .O(ram_reg_0_7_14_14_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[15]),
        .O(ram_reg_0_7_15_15_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_7_1_1_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_7_2_2_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_7_3_3_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_7_4_4_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_7_5_5_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_7_6_6_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_7_7_7_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[8]),
        .O(ram_reg_0_7_8_8_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[9]),
        .O(ram_reg_0_7_9_9_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_valug8j
   (\q0_reg[10] ,
    \q0_reg[0] ,
    \q0_reg[7] ,
    \q0_reg[9] ,
    \q0_reg[7]_0 ,
    \q0_reg[5] ,
    ADDRARDADDR,
    D,
    d0,
    Q,
    \M_AXIS_V_data_1_state_reg[1] ,
    \values_output_layer_2_reg_616_reg[8] ,
    \values_output_layer_8_reg_664_reg[8] ,
    \values_output_layer_2_reg_616_reg[9] ,
    \values_output_layer_8_reg_664_reg[9] ,
    tmp_61_fu_1487_p4,
    tmp_63_fu_1597_p4,
    tmp_65_fu_1718_p4,
    \tmp_8_1_reg_2200_reg[0] ,
    icmp6_reg_2204,
    \tmp_17_reg_2154_reg[0] ,
    \tmp_8_2_reg_2256_reg[0] ,
    icmp7_reg_2260,
    icmp5_reg_2158,
    \tmp_17_1_reg_2218_reg[10] ,
    \tmp_17_1_reg_2218_reg[0] ,
    \tmp_17_1_reg_2218_reg[1] ,
    \tmp_24_reg_2172_reg[2] ,
    \tmp_17_1_reg_2218_reg[3] ,
    \tmp_17_1_reg_2218_reg[4] ,
    \tmp_17_1_reg_2218_reg[5] ,
    \tmp_24_reg_2172_reg[6] ,
    \tmp_17_1_reg_2218_reg[7] ,
    \tmp_17_1_reg_2218_reg[8] ,
    \tmp_17_1_reg_2218_reg[9] ,
    \values_output_layer_5_reg_640_reg[8] ,
    \values_output_layer_5_reg_640_reg[9] ,
    ap_clk);
  output \q0_reg[10] ;
  output \q0_reg[0] ;
  output \q0_reg[7] ;
  output \q0_reg[9] ;
  output \q0_reg[7]_0 ;
  output \q0_reg[5] ;
  output [10:0]ADDRARDADDR;
  output [10:0]D;
  input [7:0]d0;
  input [14:0]Q;
  input [0:0]\M_AXIS_V_data_1_state_reg[1] ;
  input \values_output_layer_2_reg_616_reg[8] ;
  input \values_output_layer_8_reg_664_reg[8] ;
  input \values_output_layer_2_reg_616_reg[9] ;
  input \values_output_layer_8_reg_664_reg[9] ;
  input [0:0]tmp_61_fu_1487_p4;
  input [0:0]tmp_63_fu_1597_p4;
  input [0:0]tmp_65_fu_1718_p4;
  input \tmp_8_1_reg_2200_reg[0] ;
  input icmp6_reg_2204;
  input \tmp_17_reg_2154_reg[0] ;
  input \tmp_8_2_reg_2256_reg[0] ;
  input icmp7_reg_2260;
  input icmp5_reg_2158;
  input \tmp_17_1_reg_2218_reg[10] ;
  input \tmp_17_1_reg_2218_reg[0] ;
  input \tmp_17_1_reg_2218_reg[1] ;
  input \tmp_24_reg_2172_reg[2] ;
  input \tmp_17_1_reg_2218_reg[3] ;
  input \tmp_17_1_reg_2218_reg[4] ;
  input \tmp_17_1_reg_2218_reg[5] ;
  input \tmp_24_reg_2172_reg[6] ;
  input \tmp_17_1_reg_2218_reg[7] ;
  input \tmp_17_1_reg_2218_reg[8] ;
  input \tmp_17_1_reg_2218_reg[9] ;
  input \values_output_layer_5_reg_640_reg[8] ;
  input \values_output_layer_5_reg_640_reg[9] ;
  input ap_clk;

  wire [10:0]ADDRARDADDR;
  wire [10:0]D;
  wire [0:0]\M_AXIS_V_data_1_state_reg[1] ;
  wire [14:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp5_reg_2158;
  wire icmp6_reg_2204;
  wire icmp7_reg_2260;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[5] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[9] ;
  wire \tmp_17_1_reg_2218_reg[0] ;
  wire \tmp_17_1_reg_2218_reg[10] ;
  wire \tmp_17_1_reg_2218_reg[1] ;
  wire \tmp_17_1_reg_2218_reg[3] ;
  wire \tmp_17_1_reg_2218_reg[4] ;
  wire \tmp_17_1_reg_2218_reg[5] ;
  wire \tmp_17_1_reg_2218_reg[7] ;
  wire \tmp_17_1_reg_2218_reg[8] ;
  wire \tmp_17_1_reg_2218_reg[9] ;
  wire \tmp_17_reg_2154_reg[0] ;
  wire \tmp_24_reg_2172_reg[2] ;
  wire \tmp_24_reg_2172_reg[6] ;
  wire [0:0]tmp_61_fu_1487_p4;
  wire [0:0]tmp_63_fu_1597_p4;
  wire [0:0]tmp_65_fu_1718_p4;
  wire \tmp_8_1_reg_2200_reg[0] ;
  wire \tmp_8_2_reg_2256_reg[0] ;
  wire \values_output_layer_2_reg_616_reg[8] ;
  wire \values_output_layer_2_reg_616_reg[9] ;
  wire \values_output_layer_5_reg_640_reg[8] ;
  wire \values_output_layer_5_reg_640_reg[9] ;
  wire \values_output_layer_8_reg_664_reg[8] ;
  wire \values_output_layer_8_reg_664_reg[9] ;

  design_1_AXISEnhanced_0_1_AXISEnhanced_valug8j_ram AXISEnhanced_valug8j_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .\M_AXIS_V_data_1_state_reg[1] (\M_AXIS_V_data_1_state_reg[1] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp5_reg_2158(icmp5_reg_2158),
        .icmp6_reg_2204(icmp6_reg_2204),
        .icmp7_reg_2260(icmp7_reg_2260),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\tmp_17_1_reg_2218_reg[0] (\tmp_17_1_reg_2218_reg[0] ),
        .\tmp_17_1_reg_2218_reg[10] (\tmp_17_1_reg_2218_reg[10] ),
        .\tmp_17_1_reg_2218_reg[1] (\tmp_17_1_reg_2218_reg[1] ),
        .\tmp_17_1_reg_2218_reg[3] (\tmp_17_1_reg_2218_reg[3] ),
        .\tmp_17_1_reg_2218_reg[4] (\tmp_17_1_reg_2218_reg[4] ),
        .\tmp_17_1_reg_2218_reg[5] (\tmp_17_1_reg_2218_reg[5] ),
        .\tmp_17_1_reg_2218_reg[7] (\tmp_17_1_reg_2218_reg[7] ),
        .\tmp_17_1_reg_2218_reg[8] (\tmp_17_1_reg_2218_reg[8] ),
        .\tmp_17_1_reg_2218_reg[9] (\tmp_17_1_reg_2218_reg[9] ),
        .\tmp_17_reg_2154_reg[0] (\tmp_17_reg_2154_reg[0] ),
        .\tmp_24_reg_2172_reg[2] (\tmp_24_reg_2172_reg[2] ),
        .\tmp_24_reg_2172_reg[6] (\tmp_24_reg_2172_reg[6] ),
        .tmp_61_fu_1487_p4(tmp_61_fu_1487_p4),
        .tmp_63_fu_1597_p4(tmp_63_fu_1597_p4),
        .tmp_65_fu_1718_p4(tmp_65_fu_1718_p4),
        .\tmp_8_1_reg_2200_reg[0] (\tmp_8_1_reg_2200_reg[0] ),
        .\tmp_8_2_reg_2256_reg[0] (\tmp_8_2_reg_2256_reg[0] ),
        .\values_output_layer_2_reg_616_reg[8] (\values_output_layer_2_reg_616_reg[8] ),
        .\values_output_layer_2_reg_616_reg[9] (\values_output_layer_2_reg_616_reg[9] ),
        .\values_output_layer_5_reg_640_reg[8] (\values_output_layer_5_reg_640_reg[8] ),
        .\values_output_layer_5_reg_640_reg[9] (\values_output_layer_5_reg_640_reg[9] ),
        .\values_output_layer_8_reg_664_reg[8] (\values_output_layer_8_reg_664_reg[8] ),
        .\values_output_layer_8_reg_664_reg[9] (\values_output_layer_8_reg_664_reg[9] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_valug8j_ram
   (\q0_reg[10]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[5]_0 ,
    ADDRARDADDR,
    D,
    d0,
    Q,
    \M_AXIS_V_data_1_state_reg[1] ,
    \values_output_layer_2_reg_616_reg[8] ,
    \values_output_layer_8_reg_664_reg[8] ,
    \values_output_layer_2_reg_616_reg[9] ,
    \values_output_layer_8_reg_664_reg[9] ,
    tmp_61_fu_1487_p4,
    tmp_63_fu_1597_p4,
    tmp_65_fu_1718_p4,
    \tmp_8_1_reg_2200_reg[0] ,
    icmp6_reg_2204,
    \tmp_17_reg_2154_reg[0] ,
    \tmp_8_2_reg_2256_reg[0] ,
    icmp7_reg_2260,
    icmp5_reg_2158,
    \tmp_17_1_reg_2218_reg[10] ,
    \tmp_17_1_reg_2218_reg[0] ,
    \tmp_17_1_reg_2218_reg[1] ,
    \tmp_24_reg_2172_reg[2] ,
    \tmp_17_1_reg_2218_reg[3] ,
    \tmp_17_1_reg_2218_reg[4] ,
    \tmp_17_1_reg_2218_reg[5] ,
    \tmp_24_reg_2172_reg[6] ,
    \tmp_17_1_reg_2218_reg[7] ,
    \tmp_17_1_reg_2218_reg[8] ,
    \tmp_17_1_reg_2218_reg[9] ,
    \values_output_layer_5_reg_640_reg[8] ,
    \values_output_layer_5_reg_640_reg[9] ,
    ap_clk);
  output \q0_reg[10]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[5]_0 ;
  output [10:0]ADDRARDADDR;
  output [10:0]D;
  input [7:0]d0;
  input [14:0]Q;
  input [0:0]\M_AXIS_V_data_1_state_reg[1] ;
  input \values_output_layer_2_reg_616_reg[8] ;
  input \values_output_layer_8_reg_664_reg[8] ;
  input \values_output_layer_2_reg_616_reg[9] ;
  input \values_output_layer_8_reg_664_reg[9] ;
  input [0:0]tmp_61_fu_1487_p4;
  input [0:0]tmp_63_fu_1597_p4;
  input [0:0]tmp_65_fu_1718_p4;
  input \tmp_8_1_reg_2200_reg[0] ;
  input icmp6_reg_2204;
  input \tmp_17_reg_2154_reg[0] ;
  input \tmp_8_2_reg_2256_reg[0] ;
  input icmp7_reg_2260;
  input icmp5_reg_2158;
  input \tmp_17_1_reg_2218_reg[10] ;
  input \tmp_17_1_reg_2218_reg[0] ;
  input \tmp_17_1_reg_2218_reg[1] ;
  input \tmp_24_reg_2172_reg[2] ;
  input \tmp_17_1_reg_2218_reg[3] ;
  input \tmp_17_1_reg_2218_reg[4] ;
  input \tmp_17_1_reg_2218_reg[5] ;
  input \tmp_24_reg_2172_reg[6] ;
  input \tmp_17_1_reg_2218_reg[7] ;
  input \tmp_17_1_reg_2218_reg[8] ;
  input \tmp_17_1_reg_2218_reg[9] ;
  input \values_output_layer_5_reg_640_reg[8] ;
  input \values_output_layer_5_reg_640_reg[9] ;
  input ap_clk;

  wire [10:0]ADDRARDADDR;
  wire [10:0]D;
  wire [0:0]\M_AXIS_V_data_1_state_reg[1] ;
  wire [14:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp5_reg_2158;
  wire icmp6_reg_2204;
  wire icmp7_reg_2260;
  wire p_0_in;
  wire \q0[0]_i_1_n_6 ;
  wire \q0[10]_i_2_n_6 ;
  wire \q0[1]_i_1_n_6 ;
  wire \q0[2]_i_1_n_6 ;
  wire \q0[3]_i_1_n_6 ;
  wire \q0[4]_i_1_n_6 ;
  wire \q0[5]_i_1_n_6 ;
  wire \q0[6]_i_1_n_6 ;
  wire \q0[7]_i_1_n_6 ;
  wire \q0[8]_i_1_n_6 ;
  wire \q0[9]_i_1_n_6 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg_n_6_[10] ;
  wire ram_reg_0_3_0_0_i_10_n_6;
  wire ram_reg_0_3_0_0_i_11_n_6;
  wire ram_reg_0_3_0_0_i_12_n_6;
  wire ram_reg_0_3_0_0_i_14_n_6;
  wire ram_reg_0_3_0_0_i_9_n_6;
  wire ram_reg_0_3_0_0_n_6;
  wire ram_reg_0_3_10_10_i_1_n_6;
  wire ram_reg_0_3_10_10_i_2_n_6;
  wire ram_reg_0_3_10_10_i_3_n_6;
  wire ram_reg_0_3_10_10_i_4_n_6;
  wire ram_reg_0_3_10_10_n_6;
  wire ram_reg_0_3_1_1_n_6;
  wire ram_reg_0_3_2_2_n_6;
  wire ram_reg_0_3_3_3_n_6;
  wire ram_reg_0_3_4_4_n_6;
  wire ram_reg_0_3_5_5_n_6;
  wire ram_reg_0_3_6_6_n_6;
  wire ram_reg_0_3_7_7_n_6;
  wire ram_reg_0_3_8_8_i_1_n_6;
  wire ram_reg_0_3_8_8_i_2_n_6;
  wire ram_reg_0_3_8_8_i_3_n_6;
  wire ram_reg_0_3_8_8_n_6;
  wire ram_reg_0_3_9_9_i_1_n_6;
  wire ram_reg_0_3_9_9_i_2_n_6;
  wire ram_reg_0_3_9_9_n_6;
  wire \tmp_17_1_reg_2218_reg[0] ;
  wire \tmp_17_1_reg_2218_reg[10] ;
  wire \tmp_17_1_reg_2218_reg[1] ;
  wire \tmp_17_1_reg_2218_reg[3] ;
  wire \tmp_17_1_reg_2218_reg[4] ;
  wire \tmp_17_1_reg_2218_reg[5] ;
  wire \tmp_17_1_reg_2218_reg[7] ;
  wire \tmp_17_1_reg_2218_reg[8] ;
  wire \tmp_17_1_reg_2218_reg[9] ;
  wire \tmp_17_reg_2154_reg[0] ;
  wire \tmp_24_reg_2172_reg[2] ;
  wire \tmp_24_reg_2172_reg[6] ;
  wire [0:0]tmp_61_fu_1487_p4;
  wire [0:0]tmp_63_fu_1597_p4;
  wire [0:0]tmp_65_fu_1718_p4;
  wire \tmp_8_1_reg_2200_reg[0] ;
  wire \tmp_8_2_reg_2256_reg[0] ;
  wire \values_output_layer_2_reg_616_reg[8] ;
  wire \values_output_layer_2_reg_616_reg[9] ;
  wire \values_output_layer_5_reg_640_reg[8] ;
  wire \values_output_layer_5_reg_640_reg[9] ;
  wire \values_output_layer_8_reg_664_reg[8] ;
  wire \values_output_layer_8_reg_664_reg[9] ;
  wire [0:0]values_output_layer_address0;
  wire values_output_layer_address0119_out;
  wire values_output_layer_ce0;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1 
       (.I0(ram_reg_0_3_0_0_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[0]),
        .O(\q0[0]_i_1_n_6 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \q0[10]_i_1__0 
       (.I0(ram_reg_0_3_0_0_i_9_n_6),
        .I1(Q[2]),
        .I2(Q[12]),
        .I3(Q[7]),
        .O(values_output_layer_ce0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[10]_i_2 
       (.I0(ram_reg_0_3_10_10_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(ram_reg_0_3_10_10_i_1_n_6),
        .O(\q0[10]_i_2_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q0[10]_i_4 
       (.I0(Q[10]),
        .I1(Q[0]),
        .I2(Q[5]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1 
       (.I0(ram_reg_0_3_1_1_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[1]),
        .O(\q0[1]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1 
       (.I0(ram_reg_0_3_2_2_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[2]),
        .O(\q0[2]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_1 
       (.I0(ram_reg_0_3_3_3_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[3]),
        .O(\q0[3]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[4]_i_1 
       (.I0(ram_reg_0_3_4_4_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[4]),
        .O(\q0[4]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[5]_i_1 
       (.I0(ram_reg_0_3_5_5_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[5]),
        .O(\q0[5]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[6]_i_1 
       (.I0(ram_reg_0_3_6_6_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[6]),
        .O(\q0[6]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1 
       (.I0(ram_reg_0_3_7_7_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(d0[7]),
        .O(\q0[7]_i_1_n_6 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[8]_i_1 
       (.I0(ram_reg_0_3_8_8_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(ram_reg_0_3_8_8_i_1_n_6),
        .O(\q0[8]_i_1_n_6 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[9]_i_1 
       (.I0(ram_reg_0_3_9_9_n_6),
        .I1(ram_reg_0_3_0_0_i_9_n_6),
        .I2(ram_reg_0_3_9_9_i_1_n_6),
        .O(\q0[9]_i_1_n_6 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[0]_i_1_n_6 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[10]_i_2_n_6 ),
        .Q(\q0_reg_n_6_[10] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[1]_i_1_n_6 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[2]_i_1_n_6 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[3]_i_1_n_6 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[4]_i_1_n_6 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[5]_i_1_n_6 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[6]_i_1_n_6 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[7]_i_1_n_6 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[8]_i_1_n_6 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(values_output_layer_ce0),
        .D(\q0[9]_i_1_n_6 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_10
       (.I0(D[2]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_24_reg_2172_reg[2] ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_11
       (.I0(D[1]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[1] ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_12
       (.I0(D[0]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[0] ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h7777555744445554)) 
    q0_reg_i_2
       (.I0(\q0_reg_n_6_[10] ),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[10] ),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_3
       (.I0(D[9]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[9] ),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_4
       (.I0(D[8]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[8] ),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_5
       (.I0(D[7]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[7] ),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_6
       (.I0(D[6]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_24_reg_2172_reg[6] ),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_7
       (.I0(D[5]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[5] ),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_8
       (.I0(D[4]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[4] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hBBBBAAAB8888AAA8)) 
    q0_reg_i_9
       (.I0(D[3]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tmp_17_1_reg_2218_reg[3] ),
        .O(ADDRARDADDR[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[0]),
        .O(ram_reg_0_3_0_0_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'h0000000300010003)) 
    ram_reg_0_3_0_0_i_10
       (.I0(icmp7_reg_2260),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\tmp_8_2_reg_2256_reg[0] ),
        .O(ram_reg_0_3_0_0_i_10_n_6));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_3_0_0_i_11
       (.I0(Q[9]),
        .I1(Q[7]),
        .O(ram_reg_0_3_0_0_i_11_n_6));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    ram_reg_0_3_0_0_i_12
       (.I0(\tmp_8_2_reg_2256_reg[0] ),
        .I1(Q[11]),
        .I2(icmp7_reg_2260),
        .I3(Q[6]),
        .I4(icmp6_reg_2204),
        .I5(\tmp_8_1_reg_2200_reg[0] ),
        .O(ram_reg_0_3_0_0_i_12_n_6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_0_3_0_0_i_13
       (.I0(Q[9]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[14]),
        .I4(Q[10]),
        .O(\q0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_3_0_0_i_14
       (.I0(Q[9]),
        .I1(Q[4]),
        .O(ram_reg_0_3_0_0_i_14_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_3_0_0_i_2
       (.I0(ram_reg_0_3_0_0_i_9_n_6),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA800)) 
    ram_reg_0_3_0_0_i_3
       (.I0(ram_reg_0_3_0_0_i_10_n_6),
        .I1(\tmp_8_1_reg_2200_reg[0] ),
        .I2(icmp6_reg_2204),
        .I3(Q[6]),
        .I4(ram_reg_0_3_0_0_i_11_n_6),
        .I5(Q[5]),
        .O(values_output_layer_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFFFF8)) 
    ram_reg_0_3_0_0_i_4
       (.I0(\tmp_8_2_reg_2256_reg[0] ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[14]),
        .I4(Q[12]),
        .I5(icmp7_reg_2260),
        .O(values_output_layer_address0119_out));
  LUT4 #(
    .INIT(16'hFF40)) 
    ram_reg_0_3_0_0_i_5
       (.I0(\tmp_17_reg_2154_reg[0] ),
        .I1(icmp5_reg_2158),
        .I2(Q[1]),
        .I3(ram_reg_0_3_0_0_i_12_n_6),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_3_0_0_i_6
       (.I0(ram_reg_0_3_10_10_i_3_n_6),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[14]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    ram_reg_0_3_0_0_i_9
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[0]_0 ),
        .I2(ram_reg_0_3_0_0_i_14_n_6),
        .I3(\M_AXIS_V_data_1_state_reg[1] ),
        .I4(Q[14]),
        .I5(ram_reg_0_3_10_10_i_3_n_6),
        .O(ram_reg_0_3_0_0_i_9_n_6));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_10_10
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_3_10_10_i_1_n_6),
        .O(ram_reg_0_3_10_10_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'hFFFF4544)) 
    ram_reg_0_3_10_10_i_1
       (.I0(ram_reg_0_3_10_10_i_2_n_6),
        .I1(ram_reg_0_3_10_10_i_3_n_6),
        .I2(\q0_reg[10]_0 ),
        .I3(tmp_61_fu_1487_p4),
        .I4(ram_reg_0_3_10_10_i_4_n_6),
        .O(ram_reg_0_3_10_10_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_3_10_10_i_2
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(ram_reg_0_3_10_10_i_2_n_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_3_10_10_i_3
       (.I0(\tmp_17_reg_2154_reg[0] ),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(\tmp_8_1_reg_2200_reg[0] ),
        .I4(Q[11]),
        .I5(\tmp_8_2_reg_2256_reg[0] ),
        .O(ram_reg_0_3_10_10_i_3_n_6));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ram_reg_0_3_10_10_i_4
       (.I0(\q0_reg[7]_1 ),
        .I1(tmp_63_fu_1597_p4),
        .I2(Q[14]),
        .I3(Q[10]),
        .I4(tmp_65_fu_1718_p4),
        .O(ram_reg_0_3_10_10_i_4_n_6));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_1_1
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[1]),
        .O(ram_reg_0_3_1_1_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_0_3_1_1_i_3
       (.I0(Q[10]),
        .I1(Q[14]),
        .I2(Q[9]),
        .I3(Q[5]),
        .O(\q0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    ram_reg_0_3_1_1_i_4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[9]),
        .O(\q0_reg[7]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_2_2
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[2]),
        .O(ram_reg_0_3_2_2_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_3_3
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[3]),
        .O(ram_reg_0_3_3_3_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_4_4
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[4]),
        .O(ram_reg_0_3_4_4_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_5_5
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[5]),
        .O(ram_reg_0_3_5_5_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_6_6
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[6]),
        .O(ram_reg_0_3_6_6_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_7_7
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[7]),
        .O(ram_reg_0_3_7_7_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_8_8
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_3_8_8_i_1_n_6),
        .O(ram_reg_0_3_8_8_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    ram_reg_0_3_8_8_i_1
       (.I0(\values_output_layer_2_reg_616_reg[8] ),
        .I1(\q0_reg[10]_0 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\values_output_layer_8_reg_664_reg[8] ),
        .I4(ram_reg_0_3_8_8_i_2_n_6),
        .I5(ram_reg_0_3_8_8_i_3_n_6),
        .O(ram_reg_0_3_8_8_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_3_8_8_i_2
       (.I0(Q[14]),
        .I1(Q[10]),
        .O(ram_reg_0_3_8_8_i_2_n_6));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_3_8_8_i_3
       (.I0(\values_output_layer_5_reg_640_reg[8] ),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(Q[14]),
        .I4(Q[10]),
        .O(ram_reg_0_3_8_8_i_3_n_6));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_9_9
       (.A0(values_output_layer_address0),
        .A1(values_output_layer_address0119_out),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_3_9_9_i_1_n_6),
        .O(ram_reg_0_3_9_9_n_6),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    ram_reg_0_3_9_9_i_1
       (.I0(\values_output_layer_2_reg_616_reg[9] ),
        .I1(\q0_reg[10]_0 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\values_output_layer_8_reg_664_reg[9] ),
        .I4(ram_reg_0_3_8_8_i_2_n_6),
        .I5(ram_reg_0_3_9_9_i_2_n_6),
        .O(ram_reg_0_3_9_9_i_1_n_6));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_3_9_9_i_2
       (.I0(\values_output_layer_5_reg_640_reg[9] ),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(Q[14]),
        .I4(Q[10]),
        .O(ram_reg_0_3_9_9_i_2_n_6));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_24_reg_2172[10]_i_1 
       (.I0(\q0_reg_n_6_[10] ),
        .O(D[10]));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_weigbkb
   (DOADO,
    weights_IH_we0,
    ram_reg,
    ram_reg_0,
    ap_clk,
    d0,
    Q,
    \ap_CS_fsm_reg[43] ,
    \j_2_3_reg_581_reg[3] ,
    \weights_IH_addr_reg_1871_reg[6] ,
    \j_2_1_reg_533_reg[3] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \j_s_reg_509_reg[3] ,
    \j_2_2_reg_557_reg[3] );
  output [15:0]DOADO;
  output weights_IH_we0;
  output ram_reg;
  output ram_reg_0;
  input ap_clk;
  input [15:0]d0;
  input [3:0]Q;
  input [5:0]\ap_CS_fsm_reg[43] ;
  input [3:0]\j_2_3_reg_581_reg[3] ;
  input [6:0]\weights_IH_addr_reg_1871_reg[6] ;
  input [3:0]\j_2_1_reg_533_reg[3] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [3:0]\j_s_reg_509_reg[3] ;
  input [3:0]\j_2_2_reg_557_reg[3] ;

  wire [15:0]DOADO;
  wire [3:0]Q;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire [5:0]\ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]\j_2_1_reg_533_reg[3] ;
  wire [3:0]\j_2_2_reg_557_reg[3] ;
  wire [3:0]\j_2_3_reg_581_reg[3] ;
  wire [3:0]\j_s_reg_509_reg[3] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [6:0]\weights_IH_addr_reg_1871_reg[6] ;
  wire weights_IH_we0;

  design_1_AXISEnhanced_0_1_AXISEnhanced_weigbkb_ram AXISEnhanced_weigbkb_ram_U
       (.DOADO(DOADO),
        .Q(Q),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg[0] ),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\j_2_1_reg_533_reg[3] (\j_2_1_reg_533_reg[3] ),
        .\j_2_2_reg_557_reg[3] (\j_2_2_reg_557_reg[3] ),
        .\j_2_3_reg_581_reg[3] (\j_2_3_reg_581_reg[3] ),
        .\j_s_reg_509_reg[3] (\j_s_reg_509_reg[3] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\weights_IH_addr_reg_1871_reg[6] (\weights_IH_addr_reg_1871_reg[6] ),
        .weights_IH_we0(weights_IH_we0));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_weigbkb_ram
   (DOADO,
    weights_IH_we0,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    d0,
    Q,
    \ap_CS_fsm_reg[43] ,
    \j_2_3_reg_581_reg[3] ,
    \weights_IH_addr_reg_1871_reg[6] ,
    \j_2_1_reg_533_reg[3] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \j_s_reg_509_reg[3] ,
    \j_2_2_reg_557_reg[3] );
  output [15:0]DOADO;
  output weights_IH_we0;
  output ram_reg_0;
  output ram_reg_1;
  input ap_clk;
  input [15:0]d0;
  input [3:0]Q;
  input [5:0]\ap_CS_fsm_reg[43] ;
  input [3:0]\j_2_3_reg_581_reg[3] ;
  input [6:0]\weights_IH_addr_reg_1871_reg[6] ;
  input [3:0]\j_2_1_reg_533_reg[3] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [3:0]\j_s_reg_509_reg[3] ;
  input [3:0]\j_2_2_reg_557_reg[3] ;

  wire [15:0]DOADO;
  wire [3:0]Q;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire [5:0]\ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]\j_2_1_reg_533_reg[3] ;
  wire [3:0]\j_2_2_reg_557_reg[3] ;
  wire [3:0]\j_2_3_reg_581_reg[3] ;
  wire [3:0]\j_s_reg_509_reg[3] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_27_n_6;
  wire ram_reg_i_28_n_6;
  wire ram_reg_i_29_n_6;
  wire ram_reg_i_2_n_6;
  wire ram_reg_i_30_n_6;
  wire ram_reg_i_31_n_6;
  wire ram_reg_i_32_n_6;
  wire ram_reg_i_33_n_6;
  wire ram_reg_i_34_n_6;
  wire ram_reg_i_35_n_6;
  wire ram_reg_i_36_n_6;
  wire ram_reg_i_37_n_6;
  wire ram_reg_i_38_n_6;
  wire ram_reg_i_39_n_6;
  wire ram_reg_i_3_n_6;
  wire ram_reg_i_40_n_6;
  wire ram_reg_i_41_n_6;
  wire ram_reg_i_42_n_6;
  wire ram_reg_i_43_n_6;
  wire ram_reg_i_44_n_6;
  wire ram_reg_i_46_n_6;
  wire ram_reg_i_47_n_6;
  wire ram_reg_i_48_n_6;
  wire ram_reg_i_49_n_6;
  wire ram_reg_i_4_n_6;
  wire ram_reg_i_50_n_6;
  wire ram_reg_i_51_n_6;
  wire ram_reg_i_52_n_6;
  wire ram_reg_i_53_n_6;
  wire ram_reg_i_54_n_6;
  wire ram_reg_i_55_n_6;
  wire ram_reg_i_56_n_6;
  wire ram_reg_i_57_n_6;
  wire ram_reg_i_58_n_6;
  wire ram_reg_i_59_n_6;
  wire ram_reg_i_5_n_6;
  wire ram_reg_i_6_n_6;
  wire ram_reg_i_7_n_6;
  wire ram_reg_i_8_n_6;
  wire [6:0]\weights_IH_addr_reg_1871_reg[6] ;
  wire weights_IH_ce0;
  wire weights_IH_we0;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1040" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2_n_6,ram_reg_i_3_n_6,ram_reg_i_4_n_6,ram_reg_i_5_n_6,ram_reg_i_6_n_6,ram_reg_i_7_n_6,ram_reg_i_8_n_6,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(d0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(weights_IH_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({weights_IH_we0,weights_IH_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\ap_CS_fsm_reg[43] [1]),
        .I3(\ap_CS_fsm_reg[43] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .O(weights_IH_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAE)) 
    ram_reg_i_2
       (.I0(ram_reg_i_27_n_6),
        .I1(\weights_IH_addr_reg_1871_reg[6] [6]),
        .I2(ram_reg_i_28_n_6),
        .I3(ram_reg_i_29_n_6),
        .I4(ram_reg_i_30_n_6),
        .I5(ram_reg_0),
        .O(ram_reg_i_2_n_6));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25
       (.I0(\S_AXIS_V_data_0_state_reg[0] ),
        .I1(\ap_CS_fsm_reg[43] [0]),
        .O(weights_IH_we0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_26
       (.I0(\ap_CS_fsm_reg[43] [3]),
        .I1(\ap_CS_fsm_reg[43] [5]),
        .I2(\ap_CS_fsm_reg[43] [4]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008880)) 
    ram_reg_i_27
       (.I0(\j_2_2_reg_557_reg[3] [2]),
        .I1(\j_2_2_reg_557_reg[3] [3]),
        .I2(\j_2_2_reg_557_reg[3] [0]),
        .I3(\j_2_2_reg_557_reg[3] [1]),
        .I4(ram_reg_i_47_n_6),
        .I5(ram_reg_i_48_n_6),
        .O(ram_reg_i_27_n_6));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_28
       (.I0(\ap_CS_fsm_reg[43] [2]),
        .I1(\ap_CS_fsm_reg[43] [1]),
        .O(ram_reg_i_28_n_6));
  LUT6 #(
    .INIT(64'h0000A80000000000)) 
    ram_reg_i_29
       (.I0(\j_s_reg_509_reg[3] [2]),
        .I1(\j_s_reg_509_reg[3] [0]),
        .I2(\j_s_reg_509_reg[3] [1]),
        .I3(\j_s_reg_509_reg[3] [3]),
        .I4(\ap_CS_fsm_reg[43] [2]),
        .I5(\ap_CS_fsm_reg[43] [1]),
        .O(ram_reg_i_29_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAEEAA)) 
    ram_reg_i_3
       (.I0(ram_reg_i_31_n_6),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[43] [5]),
        .I4(Q[2]),
        .I5(ram_reg_i_32_n_6),
        .O(ram_reg_i_3_n_6));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    ram_reg_i_30
       (.I0(\j_2_1_reg_533_reg[3] [3]),
        .I1(\j_2_1_reg_533_reg[3] [0]),
        .I2(\j_2_1_reg_533_reg[3] [1]),
        .I3(\j_2_1_reg_533_reg[3] [2]),
        .I4(\ap_CS_fsm_reg[43] [2]),
        .O(ram_reg_i_30_n_6));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h006F0060)) 
    ram_reg_i_31
       (.I0(ram_reg_i_49_n_6),
        .I1(\j_2_3_reg_581_reg[3] [3]),
        .I2(\ap_CS_fsm_reg[43] [4]),
        .I3(\ap_CS_fsm_reg[43] [5]),
        .I4(ram_reg_i_50_n_6),
        .O(ram_reg_i_31_n_6));
  LUT6 #(
    .INIT(64'h0100010100010101)) 
    ram_reg_i_32
       (.I0(ram_reg_0),
        .I1(ram_reg_i_29_n_6),
        .I2(ram_reg_i_51_n_6),
        .I3(\j_2_1_reg_533_reg[3] [3]),
        .I4(\ap_CS_fsm_reg[43] [2]),
        .I5(ram_reg_i_52_n_6),
        .O(ram_reg_i_32_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000542A)) 
    ram_reg_i_33
       (.I0(\j_2_2_reg_557_reg[3] [2]),
        .I1(\j_2_2_reg_557_reg[3] [3]),
        .I2(\j_2_2_reg_557_reg[3] [0]),
        .I3(\j_2_2_reg_557_reg[3] [1]),
        .I4(ram_reg_i_47_n_6),
        .I5(ram_reg_i_53_n_6),
        .O(ram_reg_i_33_n_6));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_34
       (.I0(\ap_CS_fsm_reg[43] [4]),
        .I1(\ap_CS_fsm_reg[43] [5]),
        .O(ram_reg_i_34_n_6));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1317)) 
    ram_reg_i_35
       (.I0(\j_2_3_reg_581_reg[3] [3]),
        .I1(\j_2_3_reg_581_reg[3] [1]),
        .I2(\j_2_3_reg_581_reg[3] [0]),
        .I3(\j_2_3_reg_581_reg[3] [2]),
        .O(ram_reg_i_35_n_6));
  LUT6 #(
    .INIT(64'hAAABEEEFEEEFAAAB)) 
    ram_reg_i_36
       (.I0(ram_reg_0),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\ap_CS_fsm_reg[43] [1]),
        .I3(\weights_IH_addr_reg_1871_reg[6] [4]),
        .I4(\j_2_1_reg_533_reg[3] [2]),
        .I5(ram_reg_i_54_n_6),
        .O(ram_reg_i_36_n_6));
  LUT6 #(
    .INIT(64'hDDFDDFFDDFDDFFDD)) 
    ram_reg_i_37
       (.I0(\ap_CS_fsm_reg[43] [1]),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\j_s_reg_509_reg[3] [3]),
        .I3(\j_s_reg_509_reg[3] [2]),
        .I4(\j_s_reg_509_reg[3] [0]),
        .I5(\j_s_reg_509_reg[3] [1]),
        .O(ram_reg_i_37_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF44411444)) 
    ram_reg_i_38
       (.I0(ram_reg_i_47_n_6),
        .I1(\j_2_2_reg_557_reg[3] [3]),
        .I2(\j_2_2_reg_557_reg[3] [0]),
        .I3(\j_2_2_reg_557_reg[3] [2]),
        .I4(\j_2_2_reg_557_reg[3] [1]),
        .I5(ram_reg_i_55_n_6),
        .O(ram_reg_i_38_n_6));
  LUT6 #(
    .INIT(64'hAEEAEAAEAEAEEAAE)) 
    ram_reg_i_39
       (.I0(ram_reg_0),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\j_2_1_reg_533_reg[3] [3]),
        .I3(\j_2_1_reg_533_reg[3] [1]),
        .I4(\j_2_1_reg_533_reg[3] [0]),
        .I5(\j_2_1_reg_533_reg[3] [2]),
        .O(ram_reg_i_39_n_6));
  LUT6 #(
    .INIT(64'hEAAEFFFFEAAEEAAE)) 
    ram_reg_i_4
       (.I0(ram_reg_i_33_n_6),
        .I1(ram_reg_i_34_n_6),
        .I2(\j_2_3_reg_581_reg[3] [2]),
        .I3(ram_reg_i_35_n_6),
        .I4(ram_reg_i_36_n_6),
        .I5(ram_reg_i_37_n_6),
        .O(ram_reg_i_4_n_6));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7DD7D7D7)) 
    ram_reg_i_40
       (.I0(\ap_CS_fsm_reg[43] [1]),
        .I1(\j_s_reg_509_reg[3] [3]),
        .I2(\j_s_reg_509_reg[3] [1]),
        .I3(\j_s_reg_509_reg[3] [2]),
        .I4(\j_s_reg_509_reg[3] [0]),
        .O(ram_reg_i_40_n_6));
  LUT6 #(
    .INIT(64'h00000000A22AA2A2)) 
    ram_reg_i_41
       (.I0(ram_reg_i_56_n_6),
        .I1(\ap_CS_fsm_reg[43] [2]),
        .I2(\j_2_1_reg_533_reg[3] [2]),
        .I3(\j_2_1_reg_533_reg[3] [1]),
        .I4(\j_2_1_reg_533_reg[3] [0]),
        .I5(ram_reg_0),
        .O(ram_reg_i_41_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000D200)) 
    ram_reg_i_42
       (.I0(\j_2_3_reg_581_reg[3] [1]),
        .I1(\j_2_3_reg_581_reg[3] [0]),
        .I2(\j_2_3_reg_581_reg[3] [2]),
        .I3(\ap_CS_fsm_reg[43] [4]),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .I5(ram_reg_i_57_n_6),
        .O(ram_reg_i_42_n_6));
  LUT6 #(
    .INIT(64'h9999000F9999FF0F)) 
    ram_reg_i_43
       (.I0(\j_2_1_reg_533_reg[3] [1]),
        .I1(\j_2_1_reg_533_reg[3] [0]),
        .I2(\weights_IH_addr_reg_1871_reg[6] [1]),
        .I3(\ap_CS_fsm_reg[43] [1]),
        .I4(\ap_CS_fsm_reg[43] [2]),
        .I5(\j_s_reg_509_reg[3] [1]),
        .O(ram_reg_i_43_n_6));
  LUT6 #(
    .INIT(64'h0909000009090F00)) 
    ram_reg_i_44
       (.I0(\j_2_3_reg_581_reg[3] [1]),
        .I1(\j_2_3_reg_581_reg[3] [0]),
        .I2(\ap_CS_fsm_reg[43] [5]),
        .I3(\ap_CS_fsm_reg[43] [3]),
        .I4(\ap_CS_fsm_reg[43] [4]),
        .I5(\j_2_2_reg_557_reg[3] [1]),
        .O(ram_reg_i_44_n_6));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFF002020)) 
    ram_reg_i_45
       (.I0(\ap_CS_fsm_reg[43] [3]),
        .I1(\ap_CS_fsm_reg[43] [4]),
        .I2(\j_2_2_reg_557_reg[3] [0]),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'hAA03AAF3)) 
    ram_reg_i_46
       (.I0(\j_2_1_reg_533_reg[3] [0]),
        .I1(\weights_IH_addr_reg_1871_reg[6] [0]),
        .I2(\ap_CS_fsm_reg[43] [1]),
        .I3(\ap_CS_fsm_reg[43] [2]),
        .I4(\j_s_reg_509_reg[3] [0]),
        .O(ram_reg_i_46_n_6));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_i_47
       (.I0(\ap_CS_fsm_reg[43] [5]),
        .I1(\ap_CS_fsm_reg[43] [3]),
        .I2(\ap_CS_fsm_reg[43] [4]),
        .O(ram_reg_i_47_n_6));
  LUT6 #(
    .INIT(64'hFF00808000008080)) 
    ram_reg_i_48
       (.I0(ram_reg_i_49_n_6),
        .I1(\ap_CS_fsm_reg[43] [4]),
        .I2(\j_2_3_reg_581_reg[3] [3]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .I5(Q[3]),
        .O(ram_reg_i_48_n_6));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA8A0)) 
    ram_reg_i_49
       (.I0(\j_2_3_reg_581_reg[3] [2]),
        .I1(\j_2_3_reg_581_reg[3] [0]),
        .I2(\j_2_3_reg_581_reg[3] [1]),
        .I3(\j_2_3_reg_581_reg[3] [3]),
        .O(ram_reg_i_49_n_6));
  LUT6 #(
    .INIT(64'hBABABBBABBBBBBBB)) 
    ram_reg_i_5
       (.I0(ram_reg_i_38_n_6),
        .I1(ram_reg_i_39_n_6),
        .I2(\ap_CS_fsm_reg[43] [2]),
        .I3(\weights_IH_addr_reg_1871_reg[6] [3]),
        .I4(\ap_CS_fsm_reg[43] [1]),
        .I5(ram_reg_i_40_n_6),
        .O(ram_reg_i_5_n_6));
  LUT5 #(
    .INIT(32'h282820A0)) 
    ram_reg_i_50
       (.I0(\ap_CS_fsm_reg[43] [3]),
        .I1(\j_2_2_reg_557_reg[3] [2]),
        .I2(\j_2_2_reg_557_reg[3] [3]),
        .I3(\j_2_2_reg_557_reg[3] [0]),
        .I4(\j_2_2_reg_557_reg[3] [1]),
        .O(ram_reg_i_50_n_6));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0100010F)) 
    ram_reg_i_51
       (.I0(ram_reg_i_58_n_6),
        .I1(\j_s_reg_509_reg[3] [3]),
        .I2(\ap_CS_fsm_reg[43] [2]),
        .I3(\ap_CS_fsm_reg[43] [1]),
        .I4(\weights_IH_addr_reg_1871_reg[6] [5]),
        .O(ram_reg_i_51_n_6));
  LUT4 #(
    .INIT(16'h17FF)) 
    ram_reg_i_52
       (.I0(\j_2_1_reg_533_reg[3] [3]),
        .I1(\j_2_1_reg_533_reg[3] [0]),
        .I2(\j_2_1_reg_533_reg[3] [1]),
        .I3(\j_2_1_reg_533_reg[3] [2]),
        .O(ram_reg_i_52_n_6));
  LUT5 #(
    .INIT(32'h000CC880)) 
    ram_reg_i_53
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[43] [5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(ram_reg_i_53_n_6));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1577)) 
    ram_reg_i_54
       (.I0(\j_2_1_reg_533_reg[3] [1]),
        .I1(\j_2_1_reg_533_reg[3] [0]),
        .I2(\j_2_1_reg_533_reg[3] [2]),
        .I3(\j_2_1_reg_533_reg[3] [3]),
        .O(ram_reg_i_54_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF99960000)) 
    ram_reg_i_55
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .I5(ram_reg_i_59_n_6),
        .O(ram_reg_i_55_n_6));
  LUT5 #(
    .INIT(32'hF6F6FFF0)) 
    ram_reg_i_56
       (.I0(\j_s_reg_509_reg[3] [2]),
        .I1(\j_s_reg_509_reg[3] [0]),
        .I2(\ap_CS_fsm_reg[43] [2]),
        .I3(\weights_IH_addr_reg_1871_reg[6] [2]),
        .I4(\ap_CS_fsm_reg[43] [1]),
        .O(ram_reg_i_56_n_6));
  LUT6 #(
    .INIT(64'h0000000000960000)) 
    ram_reg_i_57
       (.I0(\j_2_2_reg_557_reg[3] [1]),
        .I1(\j_2_2_reg_557_reg[3] [0]),
        .I2(\j_2_2_reg_557_reg[3] [2]),
        .I3(\ap_CS_fsm_reg[43] [4]),
        .I4(\ap_CS_fsm_reg[43] [3]),
        .I5(\ap_CS_fsm_reg[43] [5]),
        .O(ram_reg_i_57_n_6));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_58
       (.I0(\j_s_reg_509_reg[3] [0]),
        .I1(\j_s_reg_509_reg[3] [1]),
        .I2(\j_s_reg_509_reg[3] [2]),
        .O(ram_reg_i_58_n_6));
  LUT6 #(
    .INIT(64'h4440004400044400)) 
    ram_reg_i_59
       (.I0(\ap_CS_fsm_reg[43] [5]),
        .I1(\ap_CS_fsm_reg[43] [4]),
        .I2(\j_2_3_reg_581_reg[3] [2]),
        .I3(\j_2_3_reg_581_reg[3] [0]),
        .I4(\j_2_3_reg_581_reg[3] [1]),
        .I5(\j_2_3_reg_581_reg[3] [3]),
        .O(ram_reg_i_59_n_6));
  LUT5 #(
    .INIT(32'hFFFFEAAE)) 
    ram_reg_i_6
       (.I0(ram_reg_i_41_n_6),
        .I1(\ap_CS_fsm_reg[43] [5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(ram_reg_i_42_n_6),
        .O(ram_reg_i_6_n_6));
  LUT6 #(
    .INIT(64'hFFFFFF01FF00FF01)) 
    ram_reg_i_7
       (.I0(ram_reg_i_43_n_6),
        .I1(\ap_CS_fsm_reg[43] [3]),
        .I2(\ap_CS_fsm_reg[43] [4]),
        .I3(ram_reg_i_44_n_6),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .I5(Q[1]),
        .O(ram_reg_i_7_n_6));
  LUT6 #(
    .INIT(64'hCCCCDDDDCCCCCCCF)) 
    ram_reg_i_8
       (.I0(\j_2_3_reg_581_reg[3] [0]),
        .I1(ram_reg_1),
        .I2(ram_reg_i_46_n_6),
        .I3(\ap_CS_fsm_reg[43] [3]),
        .I4(\ap_CS_fsm_reg[43] [5]),
        .I5(\ap_CS_fsm_reg[43] [4]),
        .O(ram_reg_i_8_n_6));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_weigcud
   (B,
    p_0_in,
    d0,
    Q,
    S_AXIS_V_data_0_sel,
    \S_AXIS_V_data_0_payload_A_reg[15] ,
    \ap_CS_fsm_reg[68] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \j_3_2_reg_677_reg[2] ,
    \weights_HO_addr_reg_1897_reg[3] ,
    \j_4_reg_629_reg[2] ,
    \j_3_1_reg_653_reg[2] ,
    ap_clk);
  output [15:0]B;
  output p_0_in;
  output [15:0]d0;
  input [15:0]Q;
  input S_AXIS_V_data_0_sel;
  input [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  input [3:0]\ap_CS_fsm_reg[68] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [2:0]\j_3_2_reg_677_reg[2] ;
  input [3:0]\weights_HO_addr_reg_1897_reg[3] ;
  input [2:0]\j_4_reg_629_reg[2] ;
  input [2:0]\j_3_1_reg_653_reg[2] ;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]Q;
  wire [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  wire S_AXIS_V_data_0_sel;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire [3:0]\ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [2:0]\j_3_1_reg_653_reg[2] ;
  wire [2:0]\j_3_2_reg_677_reg[2] ;
  wire [2:0]\j_4_reg_629_reg[2] ;
  wire p_0_in;
  wire [3:0]\weights_HO_addr_reg_1897_reg[3] ;

  design_1_AXISEnhanced_0_1_AXISEnhanced_weigcud_ram AXISEnhanced_weigcud_ram_U
       (.B(B),
        .Q(Q),
        .\S_AXIS_V_data_0_payload_A_reg[15] (\S_AXIS_V_data_0_payload_A_reg[15] ),
        .S_AXIS_V_data_0_sel(S_AXIS_V_data_0_sel),
        .\S_AXIS_V_data_0_state_reg[0] (\S_AXIS_V_data_0_state_reg[0] ),
        .\S_AXIS_V_last_0_state_reg[1] (p_0_in),
        .\ap_CS_fsm_reg[68] (\ap_CS_fsm_reg[68] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\j_3_1_reg_653_reg[2] (\j_3_1_reg_653_reg[2] ),
        .\j_3_2_reg_677_reg[2] (\j_3_2_reg_677_reg[2] ),
        .\j_4_reg_629_reg[2] (\j_4_reg_629_reg[2] ),
        .\weights_HO_addr_reg_1897_reg[3] (\weights_HO_addr_reg_1897_reg[3] ));
endmodule

module design_1_AXISEnhanced_0_1_AXISEnhanced_weigcud_ram
   (B,
    \S_AXIS_V_last_0_state_reg[1] ,
    d0,
    Q,
    S_AXIS_V_data_0_sel,
    \S_AXIS_V_data_0_payload_A_reg[15] ,
    \ap_CS_fsm_reg[68] ,
    \S_AXIS_V_data_0_state_reg[0] ,
    \j_3_2_reg_677_reg[2] ,
    \weights_HO_addr_reg_1897_reg[3] ,
    \j_4_reg_629_reg[2] ,
    \j_3_1_reg_653_reg[2] ,
    ap_clk);
  output [15:0]B;
  output \S_AXIS_V_last_0_state_reg[1] ;
  output [15:0]d0;
  input [15:0]Q;
  input S_AXIS_V_data_0_sel;
  input [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  input [3:0]\ap_CS_fsm_reg[68] ;
  input \S_AXIS_V_data_0_state_reg[0] ;
  input [2:0]\j_3_2_reg_677_reg[2] ;
  input [3:0]\weights_HO_addr_reg_1897_reg[3] ;
  input [2:0]\j_4_reg_629_reg[2] ;
  input [2:0]\j_3_1_reg_653_reg[2] ;
  input ap_clk;

  wire [15:0]B;
  wire [15:0]Q;
  wire [15:0]\S_AXIS_V_data_0_payload_A_reg[15] ;
  wire S_AXIS_V_data_0_sel;
  wire \S_AXIS_V_data_0_state_reg[0] ;
  wire \S_AXIS_V_last_0_state_reg[1] ;
  wire [3:0]\ap_CS_fsm_reg[68] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [2:0]\j_3_1_reg_653_reg[2] ;
  wire [2:0]\j_3_2_reg_677_reg[2] ;
  wire [2:0]\j_4_reg_629_reg[2] ;
  wire [15:0]q00;
  wire ram_reg_0_15_0_0_i_10__0_n_6;
  wire ram_reg_0_15_0_0_i_11_n_6;
  wire ram_reg_0_15_0_0_i_6_n_6;
  wire ram_reg_0_15_0_0_i_7_n_6;
  wire ram_reg_0_15_0_0_i_8_n_6;
  wire ram_reg_0_15_0_0_i_9_n_6;
  wire [3:0]\weights_HO_addr_reg_1897_reg[3] ;
  wire [3:0]weights_HO_address0;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_10
       (.I0(Q[8]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [8]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[8]),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_11
       (.I0(Q[7]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [7]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_12
       (.I0(Q[6]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [6]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_13
       (.I0(Q[5]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [5]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[5]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_14
       (.I0(Q[4]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [4]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_15
       (.I0(Q[3]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [3]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_16
       (.I0(Q[2]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [2]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_17
       (.I0(Q[1]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [1]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_18
       (.I0(Q[0]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [0]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[0]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_3
       (.I0(Q[15]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [15]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[15]),
        .O(B[15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_4
       (.I0(Q[14]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [14]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[14]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_5
       (.I0(Q[13]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [13]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_6
       (.I0(Q[12]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [12]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[12]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_7
       (.I0(Q[11]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [11]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_8
       (.I0(Q[10]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [10]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[10]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    p_i_9
       (.I0(Q[9]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [9]),
        .I3(\ap_CS_fsm_reg[68] [0]),
        .I4(\S_AXIS_V_data_0_state_reg[0] ),
        .I5(q00[9]),
        .O(B[9]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_1
       (.I0(\ap_CS_fsm_reg[68] [0]),
        .I1(\S_AXIS_V_data_0_state_reg[0] ),
        .O(\S_AXIS_V_last_0_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFF0480)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(\j_3_1_reg_653_reg[2] [1]),
        .I1(\ap_CS_fsm_reg[68] [2]),
        .I2(\j_3_1_reg_653_reg[2] [0]),
        .I3(\j_3_1_reg_653_reg[2] [2]),
        .I4(\ap_CS_fsm_reg[68] [3]),
        .O(ram_reg_0_15_0_0_i_10__0_n_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF9B009BFF)) 
    ram_reg_0_15_0_0_i_11
       (.I0(\j_4_reg_629_reg[2] [1]),
        .I1(\j_4_reg_629_reg[2] [2]),
        .I2(\j_4_reg_629_reg[2] [0]),
        .I3(\ap_CS_fsm_reg[68] [1]),
        .I4(\weights_HO_addr_reg_1897_reg[3] [3]),
        .I5(\ap_CS_fsm_reg[68] [2]),
        .O(ram_reg_0_15_0_0_i_11_n_6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\j_3_2_reg_677_reg[2] [0]),
        .I1(\ap_CS_fsm_reg[68] [3]),
        .I2(ram_reg_0_15_0_0_i_6_n_6),
        .O(weights_HO_address0[0]));
  LUT6 #(
    .INIT(64'hFFF0F0FFF8F8F8F8)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\j_3_1_reg_653_reg[2] [1]),
        .I1(\ap_CS_fsm_reg[68] [2]),
        .I2(ram_reg_0_15_0_0_i_7_n_6),
        .I3(\j_3_2_reg_677_reg[2] [1]),
        .I4(\j_3_2_reg_677_reg[2] [0]),
        .I5(\ap_CS_fsm_reg[68] [3]),
        .O(weights_HO_address0[1]));
  LUT6 #(
    .INIT(64'hF00FF0F0DDDDDDDD)) 
    ram_reg_0_15_0_0_i_4
       (.I0(ram_reg_0_15_0_0_i_8_n_6),
        .I1(ram_reg_0_15_0_0_i_9_n_6),
        .I2(\j_3_2_reg_677_reg[2] [2]),
        .I3(\j_3_2_reg_677_reg[2] [1]),
        .I4(\j_3_2_reg_677_reg[2] [0]),
        .I5(\ap_CS_fsm_reg[68] [3]),
        .O(weights_HO_address0[2]));
  LUT6 #(
    .INIT(64'h4F6F00004F6F4F6F)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\j_3_2_reg_677_reg[2] [2]),
        .I1(\j_3_2_reg_677_reg[2] [1]),
        .I2(\ap_CS_fsm_reg[68] [3]),
        .I3(\j_3_2_reg_677_reg[2] [0]),
        .I4(ram_reg_0_15_0_0_i_10__0_n_6),
        .I5(ram_reg_0_15_0_0_i_11_n_6),
        .O(weights_HO_address0[3]));
  LUT5 #(
    .INIT(32'h00CAFFCA)) 
    ram_reg_0_15_0_0_i_6
       (.I0(\weights_HO_addr_reg_1897_reg[3] [0]),
        .I1(\j_4_reg_629_reg[2] [0]),
        .I2(\ap_CS_fsm_reg[68] [1]),
        .I3(\ap_CS_fsm_reg[68] [2]),
        .I4(\j_3_1_reg_653_reg[2] [0]),
        .O(ram_reg_0_15_0_0_i_6_n_6));
  LUT6 #(
    .INIT(64'h0000000000002EE2)) 
    ram_reg_0_15_0_0_i_7
       (.I0(\weights_HO_addr_reg_1897_reg[3] [1]),
        .I1(\ap_CS_fsm_reg[68] [1]),
        .I2(\j_4_reg_629_reg[2] [0]),
        .I3(\j_4_reg_629_reg[2] [1]),
        .I4(\ap_CS_fsm_reg[68] [3]),
        .I5(\ap_CS_fsm_reg[68] [2]),
        .O(ram_reg_0_15_0_0_i_7_n_6));
  LUT6 #(
    .INIT(64'hFF2DFF00FF2DFFFF)) 
    ram_reg_0_15_0_0_i_8
       (.I0(\j_4_reg_629_reg[2] [1]),
        .I1(\j_4_reg_629_reg[2] [0]),
        .I2(\j_4_reg_629_reg[2] [2]),
        .I3(\ap_CS_fsm_reg[68] [2]),
        .I4(\ap_CS_fsm_reg[68] [1]),
        .I5(\weights_HO_addr_reg_1897_reg[3] [2]),
        .O(ram_reg_0_15_0_0_i_8_n_6));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h9060)) 
    ram_reg_0_15_0_0_i_9
       (.I0(\j_3_1_reg_653_reg[2] [2]),
        .I1(\j_3_1_reg_653_reg[2] [0]),
        .I2(\ap_CS_fsm_reg[68] [2]),
        .I3(\j_3_1_reg_653_reg[2] [1]),
        .O(ram_reg_0_15_0_0_i_9_n_6));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(weights_HO_address0[0]),
        .A1(weights_HO_address0[1]),
        .A2(weights_HO_address0[2]),
        .A3(weights_HO_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(\S_AXIS_V_last_0_state_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(Q[14]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [14]),
        .O(d0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(Q[13]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [13]),
        .O(d0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(Q[12]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [12]),
        .O(d0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(Q[11]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [11]),
        .O(d0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(Q[10]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [10]),
        .O(d0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(Q[9]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [9]),
        .O(d0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(Q[8]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [8]),
        .O(d0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(Q[7]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [7]),
        .O(d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(Q[6]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(Q[5]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(Q[4]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(Q[3]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(Q[2]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(Q[1]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(Q[0]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(Q[15]),
        .I1(S_AXIS_V_data_0_sel),
        .I2(\S_AXIS_V_data_0_payload_A_reg[15] [15]),
        .O(d0[15]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_AXISEnhanced_0_0,AXISEnhanced,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "AXISEnhanced,Vivado 2016.3" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_AXISEnhanced_0_1
   (ap_clk,
    ap_rst_n,
    S_AXIS_TVALID,
    S_AXIS_TREADY,
    S_AXIS_TDATA,
    S_AXIS_TLAST,
    M_AXIS_TVALID,
    M_AXIS_TREADY,
    M_AXIS_TDATA,
    M_AXIS_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input S_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output S_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]S_AXIS_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input [0:0]S_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output M_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input M_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]M_AXIS_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output [0:0]M_AXIS_TLAST;

  wire [31:0]M_AXIS_TDATA;
  wire [0:0]M_AXIS_TLAST;
  wire M_AXIS_TREADY;
  wire M_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]S_AXIS_TLAST;
  wire S_AXIS_TREADY;
  wire S_AXIS_TVALID;
  wire ap_clk;
  wire ap_rst_n;

  (* ap_ST_fsm_state1 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "77'b00000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "77'b00000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "77'b00000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "77'b00000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "77'b00000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "77'b00000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "77'b00000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "77'b00000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "77'b00000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "77'b00000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "77'b00000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "77'b00000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "77'b00000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "77'b00000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "77'b00000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "77'b00000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "77'b00000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "77'b00000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "77'b00000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "77'b00000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "77'b00000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "77'b00000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "77'b00000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "77'b00000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "77'b00000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "77'b00000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "77'b00000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "77'b00000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "77'b00000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "77'b00000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "77'b00000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "77'b00000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "77'b00000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "77'b00000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "77'b00000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "77'b00000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "77'b00000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "77'b00000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "77'b00000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "77'b00000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "77'b00000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "77'b00000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "77'b00000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "77'b00000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "77'b00000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "77'b00000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "77'b00000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "77'b00000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "77'b00000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "77'b00000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "77'b00000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "77'b00000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "77'b00000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "77'b00000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "77'b00000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "77'b00000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "77'b00000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "77'b00000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "77'b00000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "77'b00000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "77'b00000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "77'b00000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "77'b00000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "77'b00000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "77'b00000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "77'b00001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "77'b00010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "77'b00100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "77'b01000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "77'b10000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "77'b00000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "77'b00000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_const_lv13_400 = "13'b0010000000000" *) 
  (* ap_const_lv16_0 = "16'b0000000000000000" *) 
  (* ap_const_lv16_3FF = "16'b0000001111111111" *) 
  (* ap_const_lv16_FC00 = "16'b1111110000000000" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv2_1 = "2'b01" *) 
  (* ap_const_lv2_2 = "2'b10" *) 
  (* ap_const_lv2_3 = "2'b11" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_10 = "16" *) 
  (* ap_const_lv32_11 = "17" *) 
  (* ap_const_lv32_12 = "18" *) 
  (* ap_const_lv32_13 = "19" *) 
  (* ap_const_lv32_14 = "20" *) 
  (* ap_const_lv32_15 = "21" *) 
  (* ap_const_lv32_16 = "22" *) 
  (* ap_const_lv32_17 = "23" *) 
  (* ap_const_lv32_18 = "24" *) 
  (* ap_const_lv32_19 = "25" *) 
  (* ap_const_lv32_1A = "26" *) 
  (* ap_const_lv32_1B = "27" *) 
  (* ap_const_lv32_1C = "28" *) 
  (* ap_const_lv32_1D = "29" *) 
  (* ap_const_lv32_1E = "30" *) 
  (* ap_const_lv32_1F = "31" *) 
  (* ap_const_lv32_2 = "2" *) 
  (* ap_const_lv32_20 = "32" *) 
  (* ap_const_lv32_21 = "33" *) 
  (* ap_const_lv32_22 = "34" *) 
  (* ap_const_lv32_23 = "35" *) 
  (* ap_const_lv32_24 = "36" *) 
  (* ap_const_lv32_25 = "37" *) 
  (* ap_const_lv32_26 = "38" *) 
  (* ap_const_lv32_27 = "39" *) 
  (* ap_const_lv32_28 = "40" *) 
  (* ap_const_lv32_29 = "41" *) 
  (* ap_const_lv32_2A = "42" *) 
  (* ap_const_lv32_2B = "43" *) 
  (* ap_const_lv32_2C = "44" *) 
  (* ap_const_lv32_2D = "45" *) 
  (* ap_const_lv32_2E = "46" *) 
  (* ap_const_lv32_2F = "47" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_30 = "48" *) 
  (* ap_const_lv32_3039 = "12345" *) 
  (* ap_const_lv32_31 = "49" *) 
  (* ap_const_lv32_32 = "50" *) 
  (* ap_const_lv32_33 = "51" *) 
  (* ap_const_lv32_34 = "52" *) 
  (* ap_const_lv32_35 = "53" *) 
  (* ap_const_lv32_36 = "54" *) 
  (* ap_const_lv32_37 = "55" *) 
  (* ap_const_lv32_38 = "56" *) 
  (* ap_const_lv32_39 = "57" *) 
  (* ap_const_lv32_3A = "58" *) 
  (* ap_const_lv32_3B = "59" *) 
  (* ap_const_lv32_3C = "60" *) 
  (* ap_const_lv32_3D = "61" *) 
  (* ap_const_lv32_3E = "62" *) 
  (* ap_const_lv32_3F = "63" *) 
  (* ap_const_lv32_4 = "4" *) 
  (* ap_const_lv32_40 = "64" *) 
  (* ap_const_lv32_41 = "65" *) 
  (* ap_const_lv32_42 = "66" *) 
  (* ap_const_lv32_43 = "67" *) 
  (* ap_const_lv32_44 = "68" *) 
  (* ap_const_lv32_45 = "69" *) 
  (* ap_const_lv32_46 = "70" *) 
  (* ap_const_lv32_47 = "71" *) 
  (* ap_const_lv32_48 = "72" *) 
  (* ap_const_lv32_49 = "73" *) 
  (* ap_const_lv32_4A = "74" *) 
  (* ap_const_lv32_4B = "75" *) 
  (* ap_const_lv32_4C = "76" *) 
  (* ap_const_lv32_5 = "5" *) 
  (* ap_const_lv32_6 = "6" *) 
  (* ap_const_lv32_7 = "7" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv32_9 = "9" *) 
  (* ap_const_lv32_A = "10" *) 
  (* ap_const_lv32_B = "11" *) 
  (* ap_const_lv32_C = "12" *) 
  (* ap_const_lv32_D = "13" *) 
  (* ap_const_lv32_E = "14" *) 
  (* ap_const_lv32_F = "15" *) 
  (* ap_const_lv3_0 = "3'b000" *) 
  (* ap_const_lv3_1 = "3'b001" *) 
  (* ap_const_lv3_2 = "3'b010" *) 
  (* ap_const_lv3_3 = "3'b011" *) 
  (* ap_const_lv3_4 = "3'b100" *) 
  (* ap_const_lv3_5 = "3'b101" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv4_1 = "4'b0001" *) 
  (* ap_const_lv4_D = "4'b1101" *) 
  (* ap_const_lv5_1 = "5'b00001" *) 
  (* ap_const_lv5_2 = "5'b00010" *) 
  (* ap_const_lv6_0 = "6'b000000" *) 
  (* ap_const_lv6_1 = "6'b000001" *) 
  (* ap_const_lv6_24 = "6'b100100" *) 
  (* ap_const_lv7_1 = "7'b0000001" *) 
  (* ap_const_lv7_2 = "7'b0000010" *) 
  (* ap_const_lv7_3 = "7'b0000011" *) 
  (* ap_const_lv7_4 = "7'b0000100" *) 
  design_1_AXISEnhanced_0_1_AXISEnhanced inst
       (.M_AXIS_TDATA(M_AXIS_TDATA),
        .M_AXIS_TLAST(M_AXIS_TLAST),
        .M_AXIS_TREADY(M_AXIS_TREADY),
        .M_AXIS_TVALID(M_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_AXIS_TLAST(S_AXIS_TLAST),
        .S_AXIS_TREADY(S_AXIS_TREADY),
        .S_AXIS_TVALID(S_AXIS_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
