# DESIGN


## HIGH LEVEL REQUIREMENT









## LOW LEVEL REQUIREMTS
### CABLE CAPACITY(99004903)
#### ARCHITECTURE
![image](https://user-images.githubusercontent.com/80807460/124248737-c6861d00-db40-11eb-85c1-5d114738d829.png)
#### USE CASE DIAGRAM
![image](https://user-images.githubusercontent.com/80807460/124215977-c40cce80-db12-11eb-81a7-e0473f5fff44.png)
#### COMMUNICATION INFRASTRUCTURE
![image](https://user-images.githubusercontent.com/80807460/124248788-d43ba280-db40-11eb-8c61-0b9a5f69aae8.png)


### CURRENT AND VOLTAGE DIVISION(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage.png)

### EQUIVALENT R,L,C SERIES(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Series%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Series%20UML.png)

### EQUIVALENT R,L,C PARALLEL(99004900)
#### ARCHITECTURE
![image]()
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Parallel%20UML.png)

