simv.daidir = stage_if.syn.simv.daidir
