

================================================================
== Vitis HLS Report for 'dataflow_in_loop_loop_ctr_encrypt'
================================================================
* Date:           Sat Dec 10 15:24:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       45|       45|  0.450 us|  0.450 us|   46|   46|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ciphertext"   --->   Operation 7 'read' 'ciphertext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %i"   --->   Operation 9 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i60 %i_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ciphertext_c = alloca i64 1"   --->   Operation 11 'alloca' 'ciphertext_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_c = alloca i64 1"   --->   Operation 12 'alloca' 'i_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (3.61ns)   --->   "%call_ln0 = call void @entry_proc, i64 %ciphertext_read, i64 %ciphertext_c"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%tmp = call i128 @ctr_compute_nonce, i96 %p_read_1, i32 %empty" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 14 'call' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext"   --->   Operation 15 'read' 'plaintext_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.63ns)   --->   "%block_V1_out_tmp_channel = call i128 @assign_swap_endianness, i128 %gmem, i60 %i_read, i64 %plaintext_read, i60 %i_c" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 16 'call' 'block_V1_out_tmp_channel' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 17 [2/2] (6.25ns)   --->   "%block_nonce_V = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %tmp" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 17 'call' 'block_nonce_V' <Predicate = true> <Delay = 6.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 18 [1/2] (7.30ns)   --->   "%block_V1_out_tmp_channel = call i128 @assign_swap_endianness, i128 %gmem, i60 %i_read, i64 %plaintext_read, i60 %i_c" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 18 'call' 'block_V1_out_tmp_channel' <Predicate = true> <Delay = 7.30> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/2] (4.28ns)   --->   "%block_nonce_V = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %tmp" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 19 'call' 'block_nonce_V' <Predicate = true> <Delay = 4.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 20 [1/1] (4.66ns)   --->   "%block_V = call i128 @ctr_xor_block, i128 %block_V1_out_tmp_channel, i128 %block_nonce_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 20 'call' 'block_V' <Predicate = true> <Delay = 4.66> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 21 [2/2] (3.63ns)   --->   "%call_ln26 = call void @assign_swap_endianness.1, i128 %block_V, i128 %gmem, i60 %i_c, i64 %ciphertext_c" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 21 'call' 'call_ln26' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @ciphertext_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %ciphertext_c, i64 %ciphertext_c"   --->   Operation 22 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @i_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i60 %i_c, i60 %i_c"   --->   Operation 24 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %i_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [hw-impl/src/pynqrypt.cpp:19]   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln26 = call void @assign_swap_endianness.1, i128 %block_V, i128 %gmem, i60 %i_c, i64 %ciphertext_c" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 28 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [hw-impl/src/pynqrypt.cpp:26]   --->   Operation 29 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read' [8]  (0 ns)
	'call' operation ('tmp', hw-impl/src/pynqrypt.cpp:23) to 'ctr_compute_nonce' [22]  (3.63 ns)

 <State 2>: 6.26ns
The critical path consists of the following:
	'call' operation ('block_nonce.V', hw-impl/src/pynqrypt.cpp:24) to 'aes_encrypt_block' [23]  (6.26 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'call' operation ('block_V1_out_tmp_channel', hw-impl/src/pynqrypt.cpp:22) to 'assign_swap_endianness' [21]  (7.3 ns)

 <State 4>: 4.67ns
The critical path consists of the following:
	'call' operation ('block.V', hw-impl/src/pynqrypt.cpp:25) to 'ctr_xor_block' [24]  (4.67 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ln26', hw-impl/src/pynqrypt.cpp:26) to 'assign_swap_endianness.1' [25]  (3.63 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
