<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: SYS_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SYS_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a98c44c630b54e2df3bf779fca81ff37e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a98c44c630b54e2df3bf779fca81ff37e">PDID</a></td></tr>
<tr class="separator:a98c44c630b54e2df3bf779fca81ff37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378aa7441637420df17bde686e165770"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a378aa7441637420df17bde686e165770">RSTSTS</a></td></tr>
<tr class="separator:a378aa7441637420df17bde686e165770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae220d21942847ae93322ba00e6911e5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ae220d21942847ae93322ba00e6911e5c">IPRST0</a></td></tr>
<tr class="separator:ae220d21942847ae93322ba00e6911e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8683a6bf8116c92108bbb38385942e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af8683a6bf8116c92108bbb38385942e0">IPRST1</a></td></tr>
<tr class="separator:af8683a6bf8116c92108bbb38385942e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fba5658eb489848ce7e205bb20cf4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a15fba5658eb489848ce7e205bb20cf4f">IPRST2</a></td></tr>
<tr class="separator:a15fba5658eb489848ce7e205bb20cf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e01fdbda7dd02ace2d5c5aaf19a363"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a80e01fdbda7dd02ace2d5c5aaf19a363">RESERVE0</a> [1]</td></tr>
<tr class="separator:a80e01fdbda7dd02ace2d5c5aaf19a363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ec534d4476785f80e2a0aabdefc3ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aa0ec534d4476785f80e2a0aabdefc3ec">BODCTL</a></td></tr>
<tr class="separator:aa0ec534d4476785f80e2a0aabdefc3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552b276e5bff03b91856d12227352a4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a552b276e5bff03b91856d12227352a4c">IVSCTL</a></td></tr>
<tr class="separator:a552b276e5bff03b91856d12227352a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2fe4720db638538c67eb47a9ff33bd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aba2fe4720db638538c67eb47a9ff33bd">RESERVE1</a> [1]</td></tr>
<tr class="separator:aba2fe4720db638538c67eb47a9ff33bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c4205ce6e8c27ddaca0493c99cdda5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a58c4205ce6e8c27ddaca0493c99cdda5">PORCTL</a></td></tr>
<tr class="separator:a58c4205ce6e8c27ddaca0493c99cdda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e072f62693f85c4a59311d3e3dca74"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a49e072f62693f85c4a59311d3e3dca74">VREFCTL</a></td></tr>
<tr class="separator:a49e072f62693f85c4a59311d3e3dca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a015c69af600740dcd0d9ffd07aac8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a89a015c69af600740dcd0d9ffd07aac8">USBPHY</a></td></tr>
<tr class="separator:a89a015c69af600740dcd0d9ffd07aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a03e10c205b034173e15b13cf250c54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a9a03e10c205b034173e15b13cf250c54">GPA_MFPL</a></td></tr>
<tr class="separator:a9a03e10c205b034173e15b13cf250c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b93ff188c442c3ad97b3e55b215b2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a21b93ff188c442c3ad97b3e55b215b2b">GPA_MFPH</a></td></tr>
<tr class="separator:a21b93ff188c442c3ad97b3e55b215b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54a1e3222a0f16f98af64069587b636"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af54a1e3222a0f16f98af64069587b636">GPB_MFPL</a></td></tr>
<tr class="separator:af54a1e3222a0f16f98af64069587b636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a44b4dcf365ceb2fe570865a5a6d4a0e6">GPB_MFPH</a></td></tr>
<tr class="separator:a44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc350722fe458151421ed6a33471a7e8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#acc350722fe458151421ed6a33471a7e8">GPC_MFPL</a></td></tr>
<tr class="separator:acc350722fe458151421ed6a33471a7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc41156a35c42847828d926efd65b65f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#abc41156a35c42847828d926efd65b65f">GPC_MFPH</a></td></tr>
<tr class="separator:abc41156a35c42847828d926efd65b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955475a9fe10d5a8b98cd8a509c21f9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a955475a9fe10d5a8b98cd8a509c21f9b">GPD_MFPL</a></td></tr>
<tr class="separator:a955475a9fe10d5a8b98cd8a509c21f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb72336a6b365d90b2462a3ba2300c66"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#adb72336a6b365d90b2462a3ba2300c66">GPD_MFPH</a></td></tr>
<tr class="separator:adb72336a6b365d90b2462a3ba2300c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c990a849c14895d01f3c090c5062a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a78c990a849c14895d01f3c090c5062a2">GPE_MFPL</a></td></tr>
<tr class="separator:a78c990a849c14895d01f3c090c5062a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0a692b2b8e437b037456d9bf671848"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a8f0a692b2b8e437b037456d9bf671848">GPE_MFPH</a></td></tr>
<tr class="separator:a8f0a692b2b8e437b037456d9bf671848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03540e23beda3a30fe90e9aa839368b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af03540e23beda3a30fe90e9aa839368b">GPF_MFPL</a></td></tr>
<tr class="separator:af03540e23beda3a30fe90e9aa839368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfab79a1d884a9b03f78a185f455b0b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a8dfab79a1d884a9b03f78a185f455b0b">RESERVE2</a> [29]</td></tr>
<tr class="separator:a8dfab79a1d884a9b03f78a185f455b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0388aae01b1b61980c0047307f992c84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a0388aae01b1b61980c0047307f992c84">SRAM_BISTCTL</a></td></tr>
<tr class="separator:a0388aae01b1b61980c0047307f992c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7d95c6ede74edbb82e5a208b6421f4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a9c7d95c6ede74edbb82e5a208b6421f4">SRAM_BISTSTS</a></td></tr>
<tr class="separator:a9c7d95c6ede74edbb82e5a208b6421f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d899f54db47d07ead0d78625e096e9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a14d899f54db47d07ead0d78625e096e9">RESERVE3</a> [6]</td></tr>
<tr class="separator:a14d899f54db47d07ead0d78625e096e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa51a5824b1af00c8f26ff83ce56f783"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aaa51a5824b1af00c8f26ff83ce56f783">IRCTCTL</a></td></tr>
<tr class="separator:aaa51a5824b1af00c8f26ff83ce56f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c06a5e28aa9c28124e02c92522cf1e4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a4c06a5e28aa9c28124e02c92522cf1e4">IRCTIEN</a></td></tr>
<tr class="separator:a4c06a5e28aa9c28124e02c92522cf1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf1f8624823a7294d240fc7e74a27cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a1bf1f8624823a7294d240fc7e74a27cb">IRCTISTS</a></td></tr>
<tr class="separator:a1bf1f8624823a7294d240fc7e74a27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33face4009ccd09f1ffd6a792520ad46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a33face4009ccd09f1ffd6a792520ad46">RESERVE4</a> [1]</td></tr>
<tr class="separator:a33face4009ccd09f1ffd6a792520ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197e4fed077b77ad85d90e67954bfb2c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a197e4fed077b77ad85d90e67954bfb2c">REGLCTL</a></td></tr>
<tr class="separator:a197e4fed077b77ad85d90e67954bfb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481b15ebb8777afeabd83ecddbb32d06"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a481b15ebb8777afeabd83ecddbb32d06">RESERVE5</a> [11]</td></tr>
<tr class="separator:a481b15ebb8777afeabd83ecddbb32d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a7af5856f364eabfddd9450442b44d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a48a7af5856f364eabfddd9450442b44d">IRC48MTCTL</a></td></tr>
<tr class="separator:a48a7af5856f364eabfddd9450442b44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b834513df9d7e2ab5dd2fee748acb2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a13b834513df9d7e2ab5dd2fee748acb2">IRC48MTIEN</a></td></tr>
<tr class="separator:a13b834513df9d7e2ab5dd2fee748acb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf7fc87ab81ed0249ebb62707bcd292"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aacf7fc87ab81ed0249ebb62707bcd292">IRC48MTISTS</a></td></tr>
<tr class="separator:aacf7fc87ab81ed0249ebb62707bcd292"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup SYS System Manger Controller(SYS)
Memory Mapped Structure for SYS Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l16214">16214</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa0ec534d4476785f80e2a0aabdefc3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ec534d4476785f80e2a0aabdefc3ec">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BODCTL
</font><br><p> <font size="2">
Offset: 0x18  Brown-Out Detector Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BODEN</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Enable Bit (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBODEN (CONFIG0 [23]).
<br>
0 = Brown-out Detector function Disabled.
<br>
1 = Brown-out Detector function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>BODVL</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Threshold Voltage Selection (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBOV (CONFIG0 [22:21]).
<br>
00 = Brown-Out Detector Threshold Voltage is 2.2V
<br>
01 = Brown-Out Detector Threshold Voltage is 2.7V
<br>
10 = Brown-Out Detector Threshold Voltage is 3.7V
<br>
11 = Brown-Out Detector Threshold Voltage is 4.5V
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>BODRSTEN</td><td><div style="word-wrap: break-word;"><b>Brown-Out Reset Enable Bit (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBORST(CONFIG0[20]) bit .
<br>
0 = Brown-out "INTERRUPT" function Enabled.
<br>
1 = Brown-out "RESET" function Enabled.
<br>
Note1:
<br>
While the Brown-out Detector function is enabled (BODEN high) and BOD reset function is enabled (BODRSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BODOUT high).
<br>
While the BOD function is enabled (BODEN high) and BOD interrupt function is enabled (BODRSTEN low), BOD will assert an interrupt if BODOUT is high.
<br>
BOD interrupt will keep till to the BODEN set to 0.
<br>
BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BODEN low).
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>BODIF</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Interrupt Flag
</b><br>
0 = Brown-out Detector does not detect any voltage draft at VDD down through or up through the voltage of BODVL setting.
<br>
1 = When Brown-out Detector detects the VDD is dropped down through the voltage of BODVL setting or the VDD is raised up through the voltage of BODVL setting, this bit is set to 1 and the brown-out interrupt is requested if brown-out interrupt is enabled.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>BODLPM</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Low Power Mode (Write Protect)
</b><br>
0 = BOD operate in normal mode (default).
<br>
1 = BOD Low Power mode Enabled.
<br>
Note1: The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>BODOUT</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Output Status
</b><br>
0 = Brown-out Detector output status is 0.
<br>
It means the detected voltage is higher than BODVL setting or BODEN is 0.
<br>
1 = Brown-out Detector output status is 1.
<br>
It means the detected voltage is lower than BODVL setting.
<br>
If the BODEN is 0, BOD function disabled , this bit always responds 0000.
<br>
</div></td></tr><tr><td>
[7]</td><td>LVREN</td><td><div style="word-wrap: break-word;"><b>Low Voltage Reset Enable Bit (Write Protect)
</b><br>
The LVR function resets the chip when the input power voltage is lower than LVR circuit setting.
<br>
LVR function is enabled by default.
<br>
0 = Low Voltage Reset function Disabled.
<br>
1 = Low Voltage Reset function Enabled
<br>
Note1: After enabling the bit, the LVR function will be active with 100us delay for LVR output stable (default).
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>BODDGSEL</td><td><div style="word-wrap: break-word;"><b>Brown-Out Detector Output De-Glitch Time Select (Write Protect)
</b><br>
000 = BOD output is sampled by RC10K clock.
<br>
001 = 4 system clock (HCLK).
<br>
010 = 8 system clock (HCLK).
<br>
011 = 16 system clock (HCLK).
<br>
100 = 32 system clock (HCLK).
<br>
101 = 64 system clock (HCLK).
<br>
110 = 128 system clock (HCLK).
<br>
111 = 256 system clock (HCLK).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>LVRDGSEL</td><td><div style="word-wrap: break-word;"><b>LVR Output De-Glitch Time Select (Write Protect)
</b><br>
000 = Without de-glitch function.
<br>
001 = 4 system clock (HCLK).
<br>
010 = 8 system clock (HCLK).
<br>
011 = 16 system clock (HCLK).
<br>
100 = 32 system clock (HCLK).
<br>
101 = 64 system clock (HCLK).
<br>
110 = 128 system clock (HCLK).
<br>
111 = 256 system clock (HCLK).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17827">17827</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a21b93ff188c442c3ad97b3e55b215b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b93ff188c442c3ad97b3e55b215b2b">&#9670;&nbsp;</a></span>GPA_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPA_MFPH
</font><br><p> <font size="2">
Offset: 0x34  GPIOA High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PA8MFP</td><td><div style="word-wrap: break-word;"><b>PA.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PA9MFP</td><td><div style="word-wrap: break-word;"><b>PA.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PA10MFP</td><td><div style="word-wrap: break-word;"><b>PA.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PA11MFP</td><td><div style="word-wrap: break-word;"><b>PA.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PA12MFP</td><td><div style="word-wrap: break-word;"><b>PA.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PA13MFP</td><td><div style="word-wrap: break-word;"><b>PA.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PA14MFP</td><td><div style="word-wrap: break-word;"><b>PA.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PA15MFP</td><td><div style="word-wrap: break-word;"><b>PA.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17834">17834</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9a03e10c205b034173e15b13cf250c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a03e10c205b034173e15b13cf250c54">&#9670;&nbsp;</a></span>GPA_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPA_MFPL
</font><br><p> <font size="2">
Offset: 0x30  GPIOA Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PA0MFP</td><td><div style="word-wrap: break-word;"><b>PA.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PA1MFP</td><td><div style="word-wrap: break-word;"><b>PA.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PA2MFP</td><td><div style="word-wrap: break-word;"><b>PA.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PA3MFP</td><td><div style="word-wrap: break-word;"><b>PA.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PA4MFP</td><td><div style="word-wrap: break-word;"><b>PA.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PA5MFP</td><td><div style="word-wrap: break-word;"><b>PA.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PA6MFP</td><td><div style="word-wrap: break-word;"><b>PA.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PA7MFP</td><td><div style="word-wrap: break-word;"><b>PA.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17833">17833</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a44b4dcf365ceb2fe570865a5a6d4a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b4dcf365ceb2fe570865a5a6d4a0e6">&#9670;&nbsp;</a></span>GPB_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPB_MFPH
</font><br><p> <font size="2">
Offset: 0x3C  GPIOB High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PB8MFP</td><td><div style="word-wrap: break-word;"><b>PB.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PB9MFP</td><td><div style="word-wrap: break-word;"><b>PB.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PB10MFP</td><td><div style="word-wrap: break-word;"><b>PB.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PB11MFP</td><td><div style="word-wrap: break-word;"><b>PB.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PB12MFP</td><td><div style="word-wrap: break-word;"><b>PB.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PB13MFP</td><td><div style="word-wrap: break-word;"><b>PB.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PB14MFP</td><td><div style="word-wrap: break-word;"><b>PB.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PB15MFP</td><td><div style="word-wrap: break-word;"><b>PB.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17836">17836</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af54a1e3222a0f16f98af64069587b636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54a1e3222a0f16f98af64069587b636">&#9670;&nbsp;</a></span>GPB_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPB_MFPL
</font><br><p> <font size="2">
Offset: 0x38  GPIOB Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PB0MFP</td><td><div style="word-wrap: break-word;"><b>PB.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PB1MFP</td><td><div style="word-wrap: break-word;"><b>PB.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PB2MFP</td><td><div style="word-wrap: break-word;"><b>PB.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PB3MFP</td><td><div style="word-wrap: break-word;"><b>PB.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PB4MFP</td><td><div style="word-wrap: break-word;"><b>PB.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PB5MFP</td><td><div style="word-wrap: break-word;"><b>PB.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PB6MFP</td><td><div style="word-wrap: break-word;"><b>PB.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PB7MFP</td><td><div style="word-wrap: break-word;"><b>PB.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17835">17835</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="abc41156a35c42847828d926efd65b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc41156a35c42847828d926efd65b65f">&#9670;&nbsp;</a></span>GPC_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPC_MFPH
</font><br><p> <font size="2">
Offset: 0x44  GPIOC High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PC8MFP</td><td><div style="word-wrap: break-word;"><b>PC.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PC9MFP</td><td><div style="word-wrap: break-word;"><b>PC.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PC10MFP</td><td><div style="word-wrap: break-word;"><b>PC.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PC11MFP</td><td><div style="word-wrap: break-word;"><b>PC.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PC12MFP</td><td><div style="word-wrap: break-word;"><b>PC.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PC13MFP</td><td><div style="word-wrap: break-word;"><b>PC.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PC14MFP</td><td><div style="word-wrap: break-word;"><b>PC.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PC15MFP</td><td><div style="word-wrap: break-word;"><b>PC.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17838">17838</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="acc350722fe458151421ed6a33471a7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc350722fe458151421ed6a33471a7e8">&#9670;&nbsp;</a></span>GPC_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPC_MFPL
</font><br><p> <font size="2">
Offset: 0x40  GPIOC Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PC0MFP</td><td><div style="word-wrap: break-word;"><b>PC.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PC1MFP</td><td><div style="word-wrap: break-word;"><b>PC.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PC2MFP</td><td><div style="word-wrap: break-word;"><b>PC.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PC3MFP</td><td><div style="word-wrap: break-word;"><b>PC.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PC4MFP</td><td><div style="word-wrap: break-word;"><b>PC.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PC5MFP</td><td><div style="word-wrap: break-word;"><b>PC.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PC6MFP</td><td><div style="word-wrap: break-word;"><b>PC.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PC7MFP</td><td><div style="word-wrap: break-word;"><b>PC.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17837">17837</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="adb72336a6b365d90b2462a3ba2300c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb72336a6b365d90b2462a3ba2300c66">&#9670;&nbsp;</a></span>GPD_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPD_MFPH
</font><br><p> <font size="2">
Offset: 0x4C  GPIOD High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PD8MFP</td><td><div style="word-wrap: break-word;"><b>PD.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PD9MFP</td><td><div style="word-wrap: break-word;"><b>PD.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PD10MFP</td><td><div style="word-wrap: break-word;"><b>PD.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PD11MFP</td><td><div style="word-wrap: break-word;"><b>PD.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PD12MFP</td><td><div style="word-wrap: break-word;"><b>PD.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PD13MFP</td><td><div style="word-wrap: break-word;"><b>PD.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PD14MFP</td><td><div style="word-wrap: break-word;"><b>PD.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PD15MFP</td><td><div style="word-wrap: break-word;"><b>PD.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17840">17840</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a955475a9fe10d5a8b98cd8a509c21f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955475a9fe10d5a8b98cd8a509c21f9b">&#9670;&nbsp;</a></span>GPD_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPD_MFPL
</font><br><p> <font size="2">
Offset: 0x48  GPIOD Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PD0MFP</td><td><div style="word-wrap: break-word;"><b>PD.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PD1MFP</td><td><div style="word-wrap: break-word;"><b>PD.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PD2MFP</td><td><div style="word-wrap: break-word;"><b>PD.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PD3MFP</td><td><div style="word-wrap: break-word;"><b>PD.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PD4MFP</td><td><div style="word-wrap: break-word;"><b>PD.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PD5MFP</td><td><div style="word-wrap: break-word;"><b>PD.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PD6MFP</td><td><div style="word-wrap: break-word;"><b>PD.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PD7MFP</td><td><div style="word-wrap: break-word;"><b>PD.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17839">17839</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8f0a692b2b8e437b037456d9bf671848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0a692b2b8e437b037456d9bf671848">&#9670;&nbsp;</a></span>GPE_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPE_MFPH
</font><br><p> <font size="2">
Offset: 0x54  GPIOE High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PE8MFP</td><td><div style="word-wrap: break-word;"><b>PE.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PE9MFP</td><td><div style="word-wrap: break-word;"><b>PE.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PE10MFP</td><td><div style="word-wrap: break-word;"><b>PE.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PE11MFP</td><td><div style="word-wrap: break-word;"><b>PE.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PE12MFP</td><td><div style="word-wrap: break-word;"><b>PE.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PE13MFP</td><td><div style="word-wrap: break-word;"><b>PE.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PE14_MFP</td><td><div style="word-wrap: break-word;"><b>PE.14 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17842">17842</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a78c990a849c14895d01f3c090c5062a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c990a849c14895d01f3c090c5062a2">&#9670;&nbsp;</a></span>GPE_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPE_MFPL
</font><br><p> <font size="2">
Offset: 0x50  GPIOE Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PE0MFP</td><td><div style="word-wrap: break-word;"><b>PE.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PE1MFP</td><td><div style="word-wrap: break-word;"><b>PE.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PE2MFP</td><td><div style="word-wrap: break-word;"><b>PE.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PE3MFP</td><td><div style="word-wrap: break-word;"><b>PE.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PE4MFP</td><td><div style="word-wrap: break-word;"><b>PE.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PE5MFP</td><td><div style="word-wrap: break-word;"><b>PE.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PE6MFP</td><td><div style="word-wrap: break-word;"><b>PE.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PE7MFP</td><td><div style="word-wrap: break-word;"><b>PE.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17841">17841</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af03540e23beda3a30fe90e9aa839368b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03540e23beda3a30fe90e9aa839368b">&#9670;&nbsp;</a></span>GPF_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPF_MFPL
</font><br><p> <font size="2">
Offset: 0x58  GPIOF Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PF0MFP</td><td><div style="word-wrap: break-word;"><b>PF.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PF1MFP</td><td><div style="word-wrap: break-word;"><b>PF.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PF2MFP</td><td><div style="word-wrap: break-word;"><b>PF.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PF3MFP</td><td><div style="word-wrap: break-word;"><b>PF.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PF4MFP</td><td><div style="word-wrap: break-word;"><b>PF.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PF5MFP</td><td><div style="word-wrap: break-word;"><b>PF.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PF6MFP</td><td><div style="word-wrap: break-word;"><b>PF.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PF7MFP</td><td><div style="word-wrap: break-word;"><b>PF.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17843">17843</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ae220d21942847ae93322ba00e6911e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae220d21942847ae93322ba00e6911e5c">&#9670;&nbsp;</a></span>IPRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST0
</font><br><p> <font size="2">
Offset: 0x08  Peripheral  Reset Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CHIPRST</td><td><div style="word-wrap: break-word;"><b>Chip One-Shot Reset (Write Protect)
</b><br>
Setting this bit will reset the whole chip, including Processor core and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.
<br>
The CHIPRST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload.
<br>
About the difference between CHIPRST and SYSRESETREQ, please refer to section 5.2.2
<br>
0 = Chip normal operation.
<br>
1 = Chip one shot reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>CPURST</td><td><div style="word-wrap: break-word;"><b>Processor Core One-Shot Reset (Write Protect)
</b><br>
Setting this bit will only reset the processor core and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles.
<br>
0 = Processor core normal operation.
<br>
1 = Processor core one-shot reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>PDMARST</td><td><div style="word-wrap: break-word;"><b>PDMA Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the PDMA.
<br>
User needs to set this bit to 0 to release from reset state.
<br>
0 = PDMA controller normal operation.
<br>
1 = PDMA controller reset.
<br>
</div></td></tr><tr><td>
[3]</td><td>EBIRST</td><td><div style="word-wrap: break-word;"><b>EBI Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the EBI.
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = EBI controller normal operation.
<br>
1 = EBI controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBHRST</td><td><div style="word-wrap: break-word;"><b>USBH Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the USB host controller.
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = USBH controller normal operation.
<br>
1 = USBH controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>CRCRST</td><td><div style="word-wrap: break-word;"><b>CRC Calculation Unit Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the CRC calculation module.
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = CRC Calculation unit normal operation.
<br>
1 = CRC Calculation unit reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17823">17823</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af8683a6bf8116c92108bbb38385942e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8683a6bf8116c92108bbb38385942e0">&#9670;&nbsp;</a></span>IPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST1
</font><br><p> <font size="2">
Offset: 0x0C  Peripheral Reset Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>GPIORST</td><td><div style="word-wrap: break-word;"><b>GPIO Controller Reset
</b><br>
0 = GPIO controller normal operation.
<br>
1 = GPIO controller reset.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMR0RST</td><td><div style="word-wrap: break-word;"><b>Timer0 Controller Reset
</b><br>
0 = Timer0 controller normal operation.
<br>
1 = Timer0 controller reset.
<br>
</div></td></tr><tr><td>
[3]</td><td>TMR1RST</td><td><div style="word-wrap: break-word;"><b>Timer1 Controller Reset
</b><br>
0 = Timer1 controller normal operation.
<br>
1 = Timer1 controller reset.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMR2RST</td><td><div style="word-wrap: break-word;"><b>Timer2 Controller Reset
</b><br>
0 = Timer2 controller normal operation.
<br>
1 = Timer2 controller reset.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMR3RST</td><td><div style="word-wrap: break-word;"><b>Timer3 Controller Reset
</b><br>
0 = Timer3 controller normal operation.
<br>
1 = Timer3 controller reset.
<br>
</div></td></tr><tr><td>
[8]</td><td>I2C0RST</td><td><div style="word-wrap: break-word;"><b>I2C0 Controller Reset
</b><br>
0 = I2C0 controller normal operation.
<br>
1 = I2C0 controller reset.
<br>
</div></td></tr><tr><td>
[9]</td><td>I2C1RST</td><td><div style="word-wrap: break-word;"><b>I2C1 Controller Reset
</b><br>
0 = I2C1 controller normal operation.
<br>
1 = I2C1 controller reset.
<br>
</div></td></tr><tr><td>
[12]</td><td>SPI0RST</td><td><div style="word-wrap: break-word;"><b>SPI0 Controller Reset
</b><br>
0 = SPI0 controller normal operation.
<br>
1 = SPI0 controller reset.
<br>
</div></td></tr><tr><td>
[13]</td><td>SPI1RST</td><td><div style="word-wrap: break-word;"><b>SPI1 Controller Reset
</b><br>
0 = SPI1 controller normal operation.
<br>
1 = SPI1 controller reset.
<br>
</div></td></tr><tr><td>
[16]</td><td>UART0RST</td><td><div style="word-wrap: break-word;"><b>UART0 Controller Reset
</b><br>
0 = UART0 controller normal operation.
<br>
1 = UART0 controller reset.
<br>
</div></td></tr><tr><td>
[17]</td><td>UART1RST</td><td><div style="word-wrap: break-word;"><b>UART1 Controller Reset
</b><br>
0 = UART1 controller normal operation.
<br>
1 = UART1 controller reset.
<br>
</div></td></tr><tr><td>
[18]</td><td>UART2RST</td><td><div style="word-wrap: break-word;"><b>UART2 Controller Reset
</b><br>
0 = UART2 controller normal operation.
<br>
1 = UART2 controller reset.
<br>
</div></td></tr><tr><td>
[19]</td><td>UART3RST</td><td><div style="word-wrap: break-word;"><b>UART3 Controller Reset
</b><br>
0 = UART3 controller normal operation.
<br>
1 = UART3 controller reset.
<br>
</div></td></tr><tr><td>
[27]</td><td>USBDRST</td><td><div style="word-wrap: break-word;"><b>USB Device Controller Reset
</b><br>
0 = USB device controller normal operation.
<br>
1 = USB device controller reset.
<br>
</div></td></tr><tr><td>
[28]</td><td>EADCRST</td><td><div style="word-wrap: break-word;"><b>EADC Controller Reset
</b><br>
0 = EADC controller normal operation.
<br>
1 = EADC controller reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17824">17824</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a15fba5658eb489848ce7e205bb20cf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fba5658eb489848ce7e205bb20cf4f">&#9670;&nbsp;</a></span>IPRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST2
</font><br><p> <font size="2">
Offset: 0x10  Peripheral Reset Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SC0RST</td><td><div style="word-wrap: break-word;"><b>SC0 Controller Reset
</b><br>
0 = SC0 controller normal operation.
<br>
1 = SC0 controller reset.
<br>
</div></td></tr><tr><td>
[16]</td><td>PWM0RST</td><td><div style="word-wrap: break-word;"><b>PWM0 Controller Reset
</b><br>
0 = PWM0 controller normal operation.
<br>
1 = PWM0 controller reset.
<br>
</div></td></tr><tr><td>
[17]</td><td>PWM1RST</td><td><div style="word-wrap: break-word;"><b>PWM1 Controller Reset
</b><br>
0 = PWM1 controller normal operation.
<br>
1 = PWM1 controller reset.
<br>
</div></td></tr><tr><td>
[25]</td><td>TKRST</td><td><div style="word-wrap: break-word;"><b>Touch Key Controller Reset
</b><br>
0 = Touch Key controller normal operation.
<br>
1 = Touch Key controller reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17825">17825</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a48a7af5856f364eabfddd9450442b44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a7af5856f364eabfddd9450442b44d">&#9670;&nbsp;</a></span>IRC48MTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRC48MTCTL
</font><br><p> <font size="2">
Offset: 0x130  IRC48M Trim Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Trim Frequency Selection
</b><br>
This field indicates the target frequency of internal 48 MHz high-speed oscillator auto trim.
<br>
During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.
<br>
00 = Disable HIRC auto trim function.
<br>
01 = Enable HIRC auto trim function and trim HIRC to 48 MHz.
<br>
10 = Reserved.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>LOOPSEL</td><td><div style="word-wrap: break-word;"><b>Trim Calculation Loop Selection
</b><br>
This field defines that trim value calculation is based on how many reference clocks.
<br>
00 = Trim value calculation is based on average difference in 4 clocks of reference clock.
<br>
01 = Trim value calculation is based on average difference in 8 clocks of reference clock.
<br>
10 = Trim value calculation is based on average difference in 16 clocks of reference clock.
<br>
11 = Trim value calculation is based on average difference in 32 clocks of reference clock.
<br>
Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>RETRYCNT</td><td><div style="word-wrap: break-word;"><b>Trim Value Update Limitation Count
</b><br>
This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.
<br>
Once the HIRC locked, the internal trim value update counter will be reset.
<br>
If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.
<br>
00 = Trim retry count limitation is 64 loops.
<br>
01 = Trim retry count limitation is 128 loops.
<br>
10 = Trim retry count limitation is 256 loops.
<br>
11 = Trim retry count limitation is 512 loops.
<br>
</div></td></tr><tr><td>
[8]</td><td>CESTOPEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Stop Enable Bit
</b><br>
0 = The trim operation is keep going if clock is inaccuracy.
<br>
1 = The trim operation is stopped if clock is inaccuracy.
<br>
</div></td></tr><tr><td>
[10]</td><td>REFCKSEL</td><td><div style="word-wrap: break-word;"><b>Reference Clock Selection
</b><br>
0 = HIRC trim 48M reference clock is from LXT (32.768 kHz) or HXT(12MHz).
<br>
1 = HIRC trim 48M reference clock is from internal USB synchronous mode or HXT(12MHz).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17854">17854</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a13b834513df9d7e2ab5dd2fee748acb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b834513df9d7e2ab5dd2fee748acb2">&#9670;&nbsp;</a></span>IRC48MTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRC48MTIEN
</font><br><p> <font size="2">
Offset: 0x134  IRC48M Trim Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TFAILIEN</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Enable Bit
</b><br>
This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_IRCTCTL[1:0]).
<br>
If this bit is high and TFAILIF(SYS_IRCTSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
0 = Disable TFAILIF(SYS_IRC48MTSTS[1]) status to trigger an interrupt to CPU.
<br>
1 = Enable TFAILIF(SYS_IRC48MTSTS[1]) status to trigger an interrupt to CPU.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKEIEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Enable Bit
</b><br>
This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.
<br>
If this bit is set to1, and CLKERRIF(SYS_IRCTSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
0 = Disable CLKERRIF(SYS_IRC48MTSTS[2]) status to trigger an interrupt to CPU.
<br>
1 = Enable CLKERRIF(SYS_IRC48MTSTS[2]) status to trigger an interrupt to CPU.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17855">17855</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aacf7fc87ab81ed0249ebb62707bcd292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf7fc87ab81ed0249ebb62707bcd292">&#9670;&nbsp;</a></span>IRC48MTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRC48MTISTS
</font><br><p> <font size="2">
Offset: 0x138  IRC48M Trim Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FREQLOCK</td><td><div style="word-wrap: break-word;"><b>HIRC Frequency Lock Status
</b><br>
This bit indicates the internal 48 MHz high-speed oscillator frequency is locked.
<br>
This is a status bit and doesn't trigger any interrupt.
<br>
</div></td></tr><tr><td>
[1]</td><td>TFAILIF</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Status
</b><br>
This bit indicates that internal 48 MHz high-speed oscillator trim value update limitation count reached and the internal 48 MHz high-speed oscillator clock frequency still doesn't be locked.
<br>
Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_IRC48MTCTL[1:0]) will be cleared to 00 by hardware automatically.
<br>
If this bit is set and TFAILIEN(SYS_IRC48MTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
Write 1 to clear this to 0.
<br>
0 = Trim value update limitation count does not reach.
<br>
1 = Trim value update limitation count reached and internal 48 MHz high-speed oscillator frequency still not locked.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKERRIF</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Status
</b><br>
When the frequency of external 32.768 kHz low-speed crystal or internal 48 MHz high-speed oscillator is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy
<br>
Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_IRC48MTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_IRC48MTCTL[8]) is set to 1.
<br>
If this bit is set and CLKEIEN(SYS_IRC48MTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
Write 1 to clear this to 0.
<br>
0 = Clock frequency is accuracy.
<br>
1 = Clock frequency is inaccuracy.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17856">17856</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aaa51a5824b1af00c8f26ff83ce56f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa51a5824b1af00c8f26ff83ce56f783">&#9670;&nbsp;</a></span>IRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTCTL
</font><br><p> <font size="2">
Offset: 0xF0  IRC Trim Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Trim Frequency Selection
</b><br>
This field indicates the target frequency of internal 22.1184 MHz high-speed oscillator auto trim.
<br>
During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.
<br>
00 = Disable HIRC auto trim function.
<br>
01 = Enable HIRC auto trim function and trim HIRC to 22.1184 MHz.
<br>
10 = Enable HIRC auto trim function and trim HIRC to 24 MHz.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>LOOPSEL</td><td><div style="word-wrap: break-word;"><b>Trim Calculation Loop Selection
</b><br>
This field defines that trim value calculation is based on how many 32.768 kHz clock.
<br>
00 = Trim value calculation is based on average difference in 4 32.768 kHz clock.
<br>
01 = Trim value calculation is based on average difference in 8 32.768 kHz clock.
<br>
10 = Trim value calculation is based on average difference in 16 32.768 kHz clock.
<br>
11 = Trim value calculation is based on average difference in 32 32.768 kHz clock.
<br>
Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>RETRYCNT</td><td><div style="word-wrap: break-word;"><b>Trim Value Update Limitation Count
</b><br>
This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.
<br>
Once the HIRC locked, the internal trim value update counter will be reset.
<br>
If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.
<br>
00 = Trim retry count limitation is 64 loops.
<br>
01 = Trim retry count limitation is 128 loops.
<br>
10 = Trim retry count limitation is 256 loops.
<br>
11 = Trim retry count limitation is 512 loops.
<br>
</div></td></tr><tr><td>
[8]</td><td>CESTOPEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Stop Enable Bit
</b><br>
0 = The trim operation is keep going if clock is inaccuracy.
<br>
1 = The trim operation is stopped if clock is inaccuracy.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17848">17848</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a4c06a5e28aa9c28124e02c92522cf1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c06a5e28aa9c28124e02c92522cf1e4">&#9670;&nbsp;</a></span>IRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTIEN
</font><br><p> <font size="2">
Offset: 0xF4  IRC Trim Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TFAILIEN</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Enable Bit
</b><br>
This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_IRCTCTL[1:0]).
<br>
If this bit is high and TFAILIF(SYS_IRCTSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
0 = Disable TFAILIF(SYS_IRCTSTS[1]) status to trigger an interrupt to CPU.
<br>
1 = Enable TFAILIF(SYS_IRCTSTS[1]) status to trigger an interrupt to CPU.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKEIEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Enable Bit
</b><br>
This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.
<br>
If this bit is set to1, and CLKERRIF(SYS_IRCTSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
0 = Disable CLKERRIF(SYS_IRCTSTS[2]) status to trigger an interrupt to CPU.
<br>
1 = Enable CLKERRIF(SYS_IRCTSTS[2]) status to trigger an interrupt to CPU.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17849">17849</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a1bf1f8624823a7294d240fc7e74a27cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf1f8624823a7294d240fc7e74a27cb">&#9670;&nbsp;</a></span>IRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTISTS
</font><br><p> <font size="2">
Offset: 0xF8  IRC Trim Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FREQLOCK</td><td><div style="word-wrap: break-word;"><b>HIRC Frequency Lock Status
</b><br>
This bit indicates the internal 22.1184 MHz high-speed oscillator frequency is locked.
<br>
This is a status bit and doesn't trigger any interrupt.
<br>
</div></td></tr><tr><td>
[1]</td><td>TFAILIF</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Status
</b><br>
This bit indicates that internal 22.1184 MHz high-speed oscillator trim value update limitation count reached and the internal 22.1184 MHz high-speed oscillator clock frequency still doesn't be locked.
<br>
Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_iRCTCTL[1:0]) will be cleared to 00 by hardware automatically.
<br>
If this bit is set and TFAILIEN(SYS_IRCTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
Write 1 to clear this to 0.
<br>
0 = Trim value update limitation count does not reach.
<br>
1 = Trim value update limitation count reached and internal 22.1184 MHz high-speed oscillator frequency still not locked.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKERRIF</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Status
</b><br>
When the frequency of external 32.768 kHz low-speed crystal or internal 22.1184 MHz high-speed oscillator is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy
<br>
Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_IRCTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_IRCTCTL[8]) is set to 1.
<br>
If this bit is set and CLKEIEN(SYS_IRCTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
Write 1 to clear this to 0.
<br>
0 = Clock frequency is accuracy.
<br>
1 = Clock frequency is inaccuracy.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17850">17850</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a552b276e5bff03b91856d12227352a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552b276e5bff03b91856d12227352a4c">&#9670;&nbsp;</a></span>IVSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IVSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IVSCTL
</font><br><p> <font size="2">
Offset: 0x1C  Internal Voltage Source Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>VTEMPEN</td><td><div style="word-wrap: break-word;"><b>Temperature Sensor Enable Bit
</b><br>
This bit is used to enable/disable temperature sensor function.
<br>
0 = Temperature sensor function Disabled (default).
<br>
1 = Temperature sensor function Enabled.
<br>
Note: After this bit is set to 1, the value of temperature sensor output can be obtained from ADC conversion result.
<br>
Please refer to ADC function chapter for details.
<br>
</div></td></tr><tr><td>
[1]</td><td>VBATUGEN</td><td><div style="word-wrap: break-word;"><b>VBAT Unity Gain Buffer Enable Bit
</b><br>
This bit is used to enable/disable VBAT unity gain buffer function.
<br>
0 = VBAT unity gain buffer function Disabled (default).
<br>
1 = VBAT unity gain buffer function Enabled.
<br>
Note: After this bit is set to 1, the value of VBAT unity gain buffer output voltage can be obtained from ADC conversion result
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17828">17828</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a98c44c630b54e2df3bf779fca81ff37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c44c630b54e2df3bf779fca81ff37e">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDID
</font><br><p> <font size="2">
Offset: 0x00  Part Device Identification Number Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>PDID</td><td><div style="word-wrap: break-word;"><b>Part Device Identification Number (Read Only)
</b><br>
This register reflects device part number code.
<br>
Software can read this register to identify which device is used.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17821">17821</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a58c4205ce6e8c27ddaca0493c99cdda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c4205ce6e8c27ddaca0493c99cdda5">&#9670;&nbsp;</a></span>PORCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PORCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PORCTL
</font><br><p> <font size="2">
Offset: 0x24  Power-On-Reset Controller Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>POROFF</td><td><div style="word-wrap: break-word;"><b>Power-On-Reset Enable Bit (Write Protect)
</b><br>
When powered on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again.
<br>
User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.
<br>
The POR function will be active again when this field is set to another value or chip is reset by other reset source, including:
<br>
nRESET, Watchdog, LVR reset, BOD reset, ICE reset command and the software-chip reset function
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17830">17830</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a197e4fed077b77ad85d90e67954bfb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197e4fed077b77ad85d90e67954bfb2c">&#9670;&nbsp;</a></span>REGLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::REGLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REGLCTL
</font><br><p> <font size="2">
Offset: 0x100  Register Lock Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>REGLCTL</td><td><div style="word-wrap: break-word;"><b>Register Lock Control Code
</b><br>
Write operation:
<br>
Some registers have write-protection function.
<br>
Writing these registers have to disable the protected function by writing the sequence value "59h", "16h", "88h" to this field.
<br>
After this sequence is completed, the REGLCTL bit will be set to 1 and write-protection registers can be normal write.
<br>
Read operation:
<br>
0 = Write-protection Enabled for writing protected registers.
<br>
Any write to the protected register is ignored.
<br>
1 = Write-protection Disabled for writing protected registers.
<br>
The Protected registers are:
<br>
SYS_IPRST0: address 0x4000_0008
<br>
SYS_BODCTL: address 0x4000_0018
<br>
SYS_PORCTL: address 0x4000_0024
<br>
SYS_VREFCTL: address 0x4000_0028
<br>
SYS_USBPHY: address 0x4000_002C
<br>
CLK_PWRCTL: address 0x4000_0200 (bit[6] is not protected for power wake-up interrupt clear)
<br>
SYS_SRAM_BISTCTL: address 0x4000_00D0
<br>
CLK_APBCLK0 [0]: address 0x4000_0208 (bit[0] is watchdog clock enable)
<br>
CLK_CLKSEL0: address 0x4000_0210 (for HCLK and CPU STCLK clock source select)
<br>
CLK_CLKSEL1 [1:0]: address 0x4000_0214 (for watchdog clock source select)
<br>
CLK_CLKSEL1 [31:30]: address 0x4000_0214 (for window watchdog clock source select)
<br>
CLK_CLKDSTS: address 0x4000_0274
<br>
NMIEN: address 0x4000_0300
<br>
FMC_ISPCTL: address 0x4000_C000 (Flash ISP Control register)
<br>
FMC_ISPTRG: address 0x4000_C010 (ISP Trigger Control register)
<br>
FMC_ISPSTS: address 0x4000_C040
<br>
WDT_CTL: address 0x4004_0000
<br>
FMC_FTCTL: address 0x4000_5018
<br>
FMC_ICPCMD: address 0x4000_501C
<br>
CLK_PLLCTL: address 0x40000240
<br>
PWM_CTL0: address 0x4005_8000
<br>
PWM_CTL0: address 0x4005_9000
<br>
PWM_DTCTL0_1: address 0x4005_8070
<br>
PWM_DTCTL0_1: address 0x4005_9070
<br>
PWM_DTCTL2_3: address 0x4005_8074
<br>
PWM_DTCTL2_3: address 0x4005_9074
<br>
PWM_DTCTL4_5: address 0x4005_8078
<br>
PWM_DTCTL4_5: address 0x4005_9078
<br>
PWM_BRKCTL0_1: address 0x4005_80C8
<br>
PWM_BRKCTL0_1: address 0x4005_90C8
<br>
PWM_BRKCTL2_3: address0x4005_80CC
<br>
PWM_BRKCTL2_3: address0x4005_90CC
<br>
PWM_BRKCTL4_5: address0x4005_80D0
<br>
PWM_BRKCTL4_5: address0x4005_90D0
<br>
PWM_INTEN1: address0x4005_80E4
<br>
PWM_INTEN1: address0x4005_90E4
<br>
PWM_INTSTS1: address0x4005_80EC
<br>
PWM_INTSTS1: address0x4005_90EC
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17852">17852</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a80e01fdbda7dd02ace2d5c5aaf19a363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e01fdbda7dd02ace2d5c5aaf19a363">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17826">17826</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aba2fe4720db638538c67eb47a9ff33bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2fe4720db638538c67eb47a9ff33bd">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17829">17829</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a8dfab79a1d884a9b03f78a185f455b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfab79a1d884a9b03f78a185f455b0b">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE2[29]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17844">17844</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a14d899f54db47d07ead0d78625e096e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d899f54db47d07ead0d78625e096e9">&#9670;&nbsp;</a></span>RESERVE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17847">17847</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a33face4009ccd09f1ffd6a792520ad46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33face4009ccd09f1ffd6a792520ad46">&#9670;&nbsp;</a></span>RESERVE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17851">17851</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a481b15ebb8777afeabd83ecddbb32d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a481b15ebb8777afeabd83ecddbb32d06">&#9670;&nbsp;</a></span>RESERVE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE5[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17853">17853</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a378aa7441637420df17bde686e165770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378aa7441637420df17bde686e165770">&#9670;&nbsp;</a></span>RSTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RSTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RSTSTS
</font><br><p> <font size="2">
Offset: 0x04  System Reset Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PORF</td><td><div style="word-wrap: break-word;"><b>POR Reset Flag
</b><br>
The POR reset flag is set by the "Reset Signal" from the Power-On Reset (POR) Controller or bit CHIPRST (SYS_IPRST0[0]) to indicate the previous reset source.
<br>
0 = No reset from POR or CHIPRST.
<br>
1 = Power-On Reset (POR) or CHIPRST had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>PINRF</td><td><div style="word-wrap: break-word;"><b>nRESET Pin Reset Flag
</b><br>
The nRESET pin reset flag is set by the "Reset Signal" from the nRESET Pin to indicate the previous reset source.
<br>
0 = No reset from nRESET pin.
<br>
1 = Pin nRESET had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>WDTRF</td><td><div style="word-wrap: break-word;"><b>WDT Reset Flag
</b><br>
The WDT reset flag is set by the "Reset Signal" from the Watchdog Timer or Window Watchdog Timer to indicate the previous reset source.
<br>
0 = No reset from watchdog timer or window watchdog timer.
<br>
1 = The watchdog timer or window watchdog timer had issued the reset signal to reset the system.
<br>
Note1:
<br>
Write 1 to clear this bit to 0.
<br>
Note2: Watchdog Timer register RSTF(WDT_CTL[2]) bit is set if the system has been reset by WDT time-out reset.
<br>
Window Watchdog Timer register WWDTRF(WWDT_STATUS[1]) bit is set if the system has been reset by WWDT time-out reset.
<br>
</div></td></tr><tr><td>
[3]</td><td>LVRF</td><td><div style="word-wrap: break-word;"><b>LVR Reset Flag
</b><br>
The LVR reset flag is set by the "Reset Signal" from the Low-Voltage-Reset Controller to indicate the previous reset source.
<br>
0 = No reset from LVR.
<br>
1 = LVR controller had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[4]</td><td>BODRF</td><td><div style="word-wrap: break-word;"><b>BOD Reset Flag
</b><br>
The BOD reset flag is set by the "Reset Signal" from the Brown-Out-Detector to indicate the previous reset source.
<br>
0 = No reset from BOD.
<br>
1 = The BOD had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>SYSRF</td><td><div style="word-wrap: break-word;"><b>System Reset Flag
</b><br>
The system reset flag is set by the "Reset Signal" from the Cortex-M4 Core to indicate the previous reset source.
<br>
0 = No reset from Cortex-M4.
<br>
1 = The Cortex-M4 had issued the reset signal to reset the system by writing 1 to the bit SYSRESETREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex-M4 core.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[7]</td><td>CPURF</td><td><div style="word-wrap: break-word;"><b>CPU Reset Flag
</b><br>
The CPU reset flag is set by hardware if software writes CPURST (SYS_IPRST0[1]) 1 to reset Cortex-M4 Core and Flash Memory Controller (FMC).
<br>
0 = No reset from CPU.
<br>
1 = The Cortex-M4 Core and FMC are reset by software setting CPURST to 1.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>CPULKRF</td><td><div style="word-wrap: break-word;"><b>CPU Lockup Reset Flag
</b><br>
The CPU reset flag is set by hardware if Cortex-M4 lockup happened.
<br>
0 = No reset from CPU lockup happened.
<br>
1 = The Cortex-M4 lockup happened and chip is reset.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17822">17822</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0388aae01b1b61980c0047307f992c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0388aae01b1b61980c0047307f992c84">&#9670;&nbsp;</a></span>SRAM_BISTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_BISTCTL
</font><br><p> <font size="2">
Offset: 0xD0  System SRAM BIST Test Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SRBIST0</td><td><div style="word-wrap: break-word;"><b>1st
</b><br>
SRAM BIST Enable Bit
<br>
This bit enables BIST test for SRAM located in address 0x2000_0000 ~0x2000_3FFF
<br>
0 = system SRAM BIST Disabled.
<br>
1 = system SRAM BIST Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>SRBIST1</td><td><div style="word-wrap: break-word;"><b>2nd
</b><br>
SRAM BIST Enable Bit
<br>
This bit enables BIST test for SRAM located in address 0x2000_4000 ~0x2000_7FFF
<br>
0 = system SRAM BIST Disabled.
<br>
1 = system SRAM BIST Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRBIST</td><td><div style="word-wrap: break-word;"><b>CACHE BIST Enable Bit
</b><br>
This bit enables BIST test for CACHE RAM
<br>
0 = system CACHE BIST Disabled.
<br>
1 = system CACHE BIST Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBBIST</td><td><div style="word-wrap: break-word;"><b>USB BIST Enable Bit
</b><br>
This bit enables BIST test for USB RAM
<br>
0 = system USB BIST Disabled.
<br>
1 = system USB BIST Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17845">17845</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9c7d95c6ede74edbb82e5a208b6421f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7d95c6ede74edbb82e5a208b6421f4">&#9670;&nbsp;</a></span>SRAM_BISTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_BISTSTS
</font><br><p> <font size="2">
Offset: 0xD4  System SRAM BIST Test Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SRBISTEF0</td><td><div style="word-wrap: break-word;"><b>1st System SRAM BIST Fail Flag
</b><br>
0 = 1st system SRAM BIST test pass.
<br>
1 = 1st system SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[1]</td><td>SRBISTEF1</td><td><div style="word-wrap: break-word;"><b>2nd System SRAM BIST Fail Flag
</b><br>
0 = 2nd system SRAM BIST test pass.
<br>
1 = 2nd system SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRBISTEF</td><td><div style="word-wrap: break-word;"><b>CACHE SRAM BIST Fail Flag
</b><br>
0 = System CACHE RAM BIST test pass.
<br>
1 = System CACHE RAM BIST test fail.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBBEF</td><td><div style="word-wrap: break-word;"><b>USB SRAM BIST Fail Flag
</b><br>
0 = USB SRAM BIST test pass.
<br>
1 = USB SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[16]</td><td>SRBEND0</td><td><div style="word-wrap: break-word;"><b>1st SRAM BIST Test Finish
</b><br>
0 = 1st system SRAM BIST active.
<br>
1 = 1st system SRAM BIST finish.
<br>
</div></td></tr><tr><td>
[17]</td><td>SRBEND1</td><td><div style="word-wrap: break-word;"><b>2nd SRAM BIST Test Finish
</b><br>
0 = 2nd system SRAM BIST is active.
<br>
1 = 2nd system SRAM BIST finish.
<br>
</div></td></tr><tr><td>
[18]</td><td>CRBEND</td><td><div style="word-wrap: break-word;"><b>CACHE SRAM BIST Test Finish
</b><br>
0 = System CACHE RAM BIST is active.
<br>
1 = System CACHE RAM BIST test finish.
<br>
</div></td></tr><tr><td>
[20]</td><td>USBBEND</td><td><div style="word-wrap: break-word;"><b>USB SRAM BIST Test Finish
</b><br>
0 = USB SRAM BIST is active.
<br>
1 = USB SRAM BIST test finish.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17846">17846</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a89a015c69af600740dcd0d9ffd07aac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a015c69af600740dcd0d9ffd07aac8">&#9670;&nbsp;</a></span>USBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::USBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">USBPHY
</font><br><p> <font size="2">
Offset: 0x2C  USB PHY Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>USBROLE</td><td><div style="word-wrap: break-word;"><b>USB Role Option (Write Protect)
</b><br>
These two bits are used to select the role of USB.
<br>
00 = Standard USB Device mode.
<br>
01 = Standard USB Host mode.
<br>
10 = ID dependent mode.
<br>
11 = On-The-Go device mode.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>LDO33EN</td><td><div style="word-wrap: break-word;"><b>USB LDO33 Enable Bit (Write Protect)
</b><br>
0 = USB LDO33 Disabled.
<br>
1 = USB LDO33 Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17832">17832</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a49e072f62693f85c4a59311d3e3dca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e072f62693f85c4a59311d3e3dca74">&#9670;&nbsp;</a></span>VREFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::VREFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">VREFCTL
</font><br><p> <font size="2">
Offset: 0x28  VREF Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>VREFCTL</td><td><div style="word-wrap: break-word;"><b>VREF Control Bits (Write Protect)
</b><br>
00011 = VREF is internal 2.65V.
<br>
00111 = VREF is internal 2.048V.
<br>
01011 = VREF is internal 3.072V.
<br>
01111 = VREF is internal 4.096V.
<br>
Others = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l17831">17831</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 09:14:01 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
