
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.078239    0.053774    2.387488    2.991558 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.053774    0.004453    2.996011 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.013725    0.087202    0.263400    3.259410 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.087207    0.000775    3.260185 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.036513    0.099128    0.309927    3.570112 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.099492    0.005174    3.575286 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028661    0.103308    0.178848    3.754133 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.103445    0.003347    3.757481 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.036379    0.098172    0.236575    3.994056 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.098510    0.004987    3.999043 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.016419    0.085779    0.226189    4.225232 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.085793    0.001122    4.226354 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.072193    0.136453    0.259968    4.486321 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.141626    0.020879    4.507201 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000416    0.013982    0.082649    4.589849 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.013982    0.000004    4.589853 v wbs_dat_o[15] (out)
                                              4.589853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.589853   data arrival time
---------------------------------------------------------------------------------------------
                                             14.160148   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.071291    0.054217    2.378995    2.983064 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.061927    0.015224    2.998288 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.011671    0.081456    0.258831    3.257120 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.081504    0.000671    3.257791 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.050425    0.114206    0.328420    3.586210 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.115803    0.010094    3.596304 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.030954    0.110168    0.190293    3.786597 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.110334    0.003789    3.790386 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.035944    0.097005    0.238901    4.029288 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.097277    0.004476    4.033763 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.021377    0.102599    0.241290    4.275054 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.102656    0.002232    4.277285 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003616    0.031985    0.156150    4.433435 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.031985    0.000120    4.433555 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001029    0.012401    0.050056    4.483611 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.012401    0.000015    4.483625 v wbs_dat_o[0] (out)
                                              4.483625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.483625   data arrival time
---------------------------------------------------------------------------------------------
                                             14.266376   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.059215    0.045045    2.376597    2.980666 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.052422    0.008564    2.989230 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.016105    0.095022    0.270916    3.260145 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.095031    0.001013    3.261158 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.068643    0.129987    0.184814    3.445972 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.133077    0.015961    3.461934 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.046353    0.106520    0.321023    3.782956 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.106629    0.003025    3.785981 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.049531    0.099295    0.262986    4.048966 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.100396    0.007951    4.056918 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.023166    0.096053    0.187347    4.244265 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.096113    0.002188    4.246453 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.048168    0.098843    0.153860    4.400313 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.100513    0.010044    4.410357 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000793    0.013757    0.073143    4.483500 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.013757    0.000008    4.483509 v wbs_dat_o[5] (out)
                                              4.483509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.483509   data arrival time
---------------------------------------------------------------------------------------------
                                             14.266493   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.060941    0.046772    2.379147    2.983216 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.046772    0.005784    2.989000 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.010150    0.077124    0.249008    3.238008 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.077182    0.000474    3.238481 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041416    0.087550    0.154255    3.392736 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.088413    0.006320    3.399056 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.098685    0.126387    0.297251    3.696307 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.139500    0.031200    3.727507 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.064975    0.124205    0.288394    4.015901 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.127650    0.016375    4.032276 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008706    0.053868    0.157956    4.190232 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.053870    0.000399    4.190630 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.096693    0.107695    0.141545    4.332175 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.128875    0.035774    4.367949 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000900    0.015220    0.082354    4.450303 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.015220    0.000010    4.450313 v wbs_dat_o[24] (out)
                                              4.450313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.450313   data arrival time
---------------------------------------------------------------------------------------------
                                             14.299689   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.042307    0.040204    2.372916    2.976985 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.040204    0.002061    2.979046 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.011195    0.080183    0.251420    3.230466 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.080183    0.000593    3.231059 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.065767    0.125224    0.176421    3.407480 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.127949    0.014712    3.422192 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042700    0.101945    0.312281    3.734473 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.102460    0.006096    3.740569 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.052836    0.104335    0.264638    4.005207 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.105659    0.009365    4.014572 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.014925    0.071006    0.168090    4.182662 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.071020    0.000988    4.183650 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055810    0.110638    0.149494    4.333144 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.113154    0.013119    4.346262 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000464    0.013220    0.075578    4.421840 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.013220    0.000005    4.421846 v wbs_dat_o[7] (out)
                                              4.421846   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.421846   data arrival time
---------------------------------------------------------------------------------------------
                                             14.328156   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.055593    0.045633    2.373233    2.977303 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.053419    0.013859    2.991161 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.016634    0.096916    0.273007    3.264168 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.096925    0.000995    3.265163 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.024266    0.091238    0.156667    3.421830 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.091293    0.002059    3.423889 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051731    0.111720    0.218930    3.642818 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.114076    0.012625    3.655444 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.069163    0.094771    0.259241    3.914685 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.099699    0.016616    3.931301 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018058    0.082035    0.213945    4.145246 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.082053    0.001203    4.146449 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.100162    0.110656    0.153701    4.300150 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.133773    0.038131    4.338281 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000480    0.013988    0.081227    4.419508 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.013988    0.000006    4.419513 v wbs_dat_o[25] (out)
                                              4.419513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.419513   data arrival time
---------------------------------------------------------------------------------------------
                                             14.330487   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.044327    0.040613    2.373818    2.977888 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.040613    0.002189    2.980077 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.012889    0.085152    0.257143    3.237220 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.085156    0.000687    3.237907 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.076384    0.138311    0.197531    3.435438 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.138584    0.005397    3.440835 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031834    0.116444    0.223308    3.664143 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.116623    0.004042    3.668185 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023280    0.099326    0.234104    3.902289 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.099400    0.002461    3.904750 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.055045    0.116934    0.269843    4.174593 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.118620    0.011120    4.185713 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.025681    0.095933    0.156104    4.341817 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.095984    0.002037    4.343854 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000813    0.013632    0.071763    4.415618 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.013632    0.000008    4.415626 v wbs_dat_o[2] (out)
                                              4.415626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.415626   data arrival time
---------------------------------------------------------------------------------------------
                                             14.334376   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.056498    0.043490    2.375417    2.979486 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.051432    0.008535    2.988022 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.010114    0.076850    0.250035    3.238057 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.076852    0.000490    3.238547 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056912    0.111728    0.166706    3.405253 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.113813    0.012140    3.417393 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.033686    0.121666    0.218040    3.635433 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.121871    0.004406    3.639839 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030867    0.118211    0.256636    3.896475 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.118348    0.003600    3.900075 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049630    0.107904    0.271189    4.171264 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.109054    0.008344    4.179608 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.028064    0.103569    0.156507    4.336115 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.103722    0.003516    4.339632 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000886    0.014201    0.074666    4.414298 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.014201    0.000011    4.414309 v wbs_dat_o[3] (out)
                                              4.414309   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.414309   data arrival time
---------------------------------------------------------------------------------------------
                                             14.335692   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.061214    0.046783    2.380229    2.984298 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.046783    0.004120    2.988419 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.016285    0.095396    0.269982    3.258400 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.095409    0.001153    3.259553 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037542    0.088194    0.156421    3.415975 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.088800    0.006211    3.422186 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038084    0.134753    0.217661    3.639847 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.135221    0.005949    3.645796 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052783    0.112718    0.279763    3.925559 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.114197    0.009824    3.935383 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017749    0.081083    0.217836    4.153219 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.081105    0.001281    4.154500 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.065289    0.122863    0.167265    4.321765 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.125108    0.013184    4.334949 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000455    0.013671    0.079144    4.414093 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.013671    0.000004    4.414097 v wbs_dat_o[11] (out)
                                              4.414097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.414097   data arrival time
---------------------------------------------------------------------------------------------
                                             14.335903   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054008    0.044080    2.377666    2.981735 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.044080    0.003013    2.984748 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.016485    0.096022    0.270061    3.254809 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.096030    0.000951    3.255761 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057153    0.111954    0.175658    3.431419 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.113879    0.011642    3.443061 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039440    0.099818    0.212142    3.655203 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.100523    0.007150    3.662353 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.043727    0.098826    0.257938    3.920290 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.099837    0.007365    3.927656 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.019277    0.086058    0.217321    4.144977 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.086092    0.001616    4.146593 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063830    0.123220    0.161925    4.308517 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.126731    0.016403    4.324921 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000445    0.013680    0.079454    4.404374 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.013680    0.000005    4.404379 v wbs_dat_o[10] (out)
                                              4.404379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.404379   data arrival time
---------------------------------------------------------------------------------------------
                                             14.345622   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054931    0.044495    2.377880    2.981950 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.044495    0.003324    2.985274 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.010015    0.076496    0.247754    3.233028 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.076498    0.000532    3.233561 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.051229    0.102773    0.161885    3.395446 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.104430    0.010113    3.405559 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.050357    0.111782    0.315665    3.721224 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.111877    0.002934    3.724158 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044494    0.091975    0.259064    3.983222 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.092937    0.007068    3.990290 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.017969    0.079995    0.171261    4.161551 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.080015    0.001234    4.162785 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.047748    0.097997    0.147016    4.309801 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.099645    0.009498    4.319298 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000394    0.012385    0.070850    4.390148 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.012385    0.000003    4.390151 v wbs_dat_o[6] (out)
                                              4.390151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.390151   data arrival time
---------------------------------------------------------------------------------------------
                                             14.359851   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.050335    0.044257    2.372708    2.976777 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.048316    0.012030    2.988807 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.011224    0.080588    0.253691    3.242498 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.080588    0.000472    3.242970 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.030681    0.107427    0.163966    3.406936 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.107546    0.003234    3.410170 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.055815    0.117443    0.230173    3.640343 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.119612    0.012558    3.652901 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.074020    0.099362    0.264507    3.917408 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.105373    0.018801    3.936209 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009163    0.055743    0.188814    4.125023 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.055746    0.000454    4.125477 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.102063    0.112205    0.142570    4.268048 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.136567    0.039529    4.307577 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000391    0.013760    0.081376    4.388953 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.013760    0.000004    4.388957 v wbs_dat_o[26] (out)
                                              4.388957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.388957   data arrival time
---------------------------------------------------------------------------------------------
                                             14.361044   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.046827    0.041680    2.374719    2.978788 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.041680    0.002519    2.981307 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.017714    0.100072    0.273366    3.254673 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.100090    0.001366    3.256039 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057613    0.111207    0.181059    3.437098 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.112443    0.009184    3.446281 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.040902    0.102173    0.214227    3.660508 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.102878    0.007248    3.667756 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046306    0.102945    0.262149    3.929905 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.104070    0.008011    3.937916 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010220    0.057870    0.192530    4.130446 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.057876    0.000602    4.131048 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.063737    0.123353    0.148651    4.279699 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.128006    0.018756    4.298455 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001027    0.015610    0.082831    4.381286 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.015610    0.000013    4.381299 v wbs_dat_o[12] (out)
                                              4.381299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.381299   data arrival time
---------------------------------------------------------------------------------------------
                                             14.368702   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.042444    0.041784    2.371813    2.975882 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.042284    0.007753    2.983635 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.015862    0.094644    0.267256    3.250891 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.094658    0.001194    3.252086 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038831    0.085785    0.159242    3.411327 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.086152    0.004806    3.416133 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.057675    0.119404    0.225197    3.641330 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.121345    0.012048    3.653378 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.068621    0.094182    0.261936    3.915314 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.098946    0.016300    3.931614 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010320    0.058163    0.191219    4.122833 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.058168    0.000563    4.123396 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.087763    0.098999    0.146024    4.269420 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.114291    0.029088    4.298507 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000829    0.014460    0.077837    4.376344 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.014460    0.000010    4.376355 v wbs_dat_o[27] (out)
                                              4.376355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.376355   data arrival time
---------------------------------------------------------------------------------------------
                                             14.373647   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054904    0.042147    2.375335    2.979405 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.049919    0.008537    2.987942 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.012785    0.084738    0.259269    3.247210 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.084742    0.000641    3.247851 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056526    0.111017    0.170146    3.417997 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.112933    0.011599    3.429596 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.043519    0.106232    0.219494    3.649089 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.106749    0.006332    3.655421 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.050932    0.109829    0.268881    3.924302 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.111036    0.008689    3.932992 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.014198    0.069900    0.206525    4.139516 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.069914    0.000974    4.140491 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.051195    0.103505    0.145321    4.285811 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.105668    0.011722    4.297533 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001169    0.015221    0.076746    4.374279 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.015221    0.000016    4.374296 v wbs_dat_o[8] (out)
                                              4.374296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.374296   data arrival time
---------------------------------------------------------------------------------------------
                                             14.375706   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.043603    0.037953    2.371611    2.975680 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.038841    0.007760    2.983440 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.009622    0.075846    0.244412    3.227852 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.075847    0.000463    3.228315 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.061413    0.118516    0.170309    3.398624 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.121136    0.013992    3.412616 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041603    0.103546    0.218477    3.631094 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.104204    0.007021    3.638114 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039879    0.098948    0.253163    3.891277 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.099368    0.005544    3.896822 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038101    0.095846    0.248403    4.145225 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.096262    0.005407    4.150632 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.026226    0.097700    0.148197    4.298829 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.097773    0.002416    4.301245 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000781    0.013601    0.072188    4.373434 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.013601    0.000008    4.373441 v wbs_dat_o[1] (out)
                                              4.373441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.373441   data arrival time
---------------------------------------------------------------------------------------------
                                             14.376560   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.065224    0.048178    2.376388    2.980458 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.059114    0.018228    2.998686 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.011756    0.082116    0.258284    3.256969 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.082167    0.000766    3.257736 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.031008    0.108508    0.164519    3.422254 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.108699    0.004006    3.426261 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039545    0.099570    0.211096    3.637357 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.100110    0.006254    3.643610 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053232    0.086594    0.241608    3.885218 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.088987    0.011126    3.896344 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011477    0.061556    0.191303    4.087647 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.061561    0.000609    4.088256 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.111330    0.119807    0.145350    4.233606 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.152015    0.047757    4.281363 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000918    0.015954    0.087744    4.369108 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.015954    0.000012    4.369120 v wbs_dat_o[28] (out)
                                              4.369120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.369120   data arrival time
---------------------------------------------------------------------------------------------
                                             14.380881   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.057013    0.045324    2.378798    2.982867 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.045324    0.003244    2.986111 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.014013    0.088204    0.262001    3.248112 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.088217    0.001066    3.249179 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041255    0.087513    0.157709    3.406887 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.088458    0.006752    3.413639 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.038492    0.136137    0.217527    3.631166 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.136718    0.006754    3.637920 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.057801    0.120296    0.286328    3.924249 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.121874    0.010960    3.935209 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009049    0.055330    0.193853    4.129062 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.055333    0.000414    4.129477 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081136    0.093862    0.146985    4.276462 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.101458    0.020301    4.296762 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000457    0.012684    0.071757    4.368519 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.012684    0.000005    4.368525 v wbs_dat_o[13] (out)
                                              4.368525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.368525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.381476   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.055732    0.044545    2.377071    2.981141 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.044545    0.005863    2.987003 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.007967    0.068999    0.237995    3.224998 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.068999    0.000325    3.225323 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.081764    0.094656    0.153619    3.378942 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.101327    0.019469    3.398411 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.063457    0.133450    0.323646    3.722056 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.136768    0.016532    3.738589 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.020011    0.078167    0.225330    3.963919 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.078215    0.001762    3.965680 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.012204    0.063174    0.150550    4.116230 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.063181    0.000699    4.116930 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088240    0.100748    0.144198    4.261127 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.116481    0.029765    4.290892 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000495    0.013469    0.076816    4.367709 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.013469    0.000006    4.367714 v wbs_dat_o[19] (out)
                                              4.367714   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.367714   data arrival time
---------------------------------------------------------------------------------------------
                                             14.382287   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049680    0.039796    2.373816    2.977885 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.046684    0.008608    2.986493 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.006633    0.063434    0.232215    3.218708 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.063434    0.000234    3.218942 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.066927    0.127341    0.169459    3.388401 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.130267    0.015375    3.403776 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041816    0.103917    0.222238    3.626014 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.104625    0.007317    3.633331 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.042283    0.101064    0.256726    3.890058 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.101635    0.006498    3.896556 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023169    0.098895    0.228820    4.125375 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.098966    0.002412    4.127787 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.030820    0.108592    0.158534    4.286321 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.108826    0.004456    4.290777 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000852    0.014306    0.076168    4.366945 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.014306    0.000010    4.366955 v wbs_dat_o[4] (out)
                                              4.366955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.366955   data arrival time
---------------------------------------------------------------------------------------------
                                             14.383046   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051671    0.044649    2.372749    2.976819 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.050097    0.011743    2.988562 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.010630    0.078956    0.252142    3.240704 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.078960    0.000434    3.241138 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043885    0.091069    0.158199    3.399337 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.091753    0.005790    3.405127 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.063897    0.097621    0.201726    3.606853 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.103519    0.018542    3.625395 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.063484    0.089296    0.251228    3.876624 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.093653    0.015077    3.891701 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017458    0.080143    0.210148    4.101849 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.080163    0.001227    4.103076 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084395    0.095832    0.160596    4.263672 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.103406    0.020554    4.284226 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000407    0.012599    0.072134    4.356360 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.012599    0.000004    4.356364 v wbs_dat_o[22] (out)
                                              4.356364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.356364   data arrival time
---------------------------------------------------------------------------------------------
                                             14.393637   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.052829    0.043770    2.377178    2.981248 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.043770    0.002914    2.984161 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.011827    0.081769    0.254360    3.238522 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.081822    0.000843    3.239365 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.047983    0.097317    0.161739    3.401104 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.098652    0.008991    3.410095 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.062738    0.100249    0.275850    3.685945 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.105220    0.017333    3.703278 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.061333    0.117603    0.274757    3.978035 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.119408    0.011640    3.989675 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.006228    0.045043    0.146279    4.135954 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.045043    0.000222    4.136176 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.054679    0.079811    0.125849    4.262024 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.085440    0.016311    4.278335 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.011802    0.066320    4.344656 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.011802    0.000004    4.344659 v wbs_dat_o[14] (out)
                                              4.344659   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.344659   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405341   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.051530    0.043359    2.376787    2.980856 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.043359    0.002411    2.983268 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.008369    0.070427    0.239628    3.222895 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.070427    0.000347    3.223242 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037700    0.087872    0.146697    3.369939 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.088395    0.005804    3.375743 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030557    0.113391    0.201316    3.577059 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.113570    0.004015    3.581074 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.051210    0.111161    0.269932    3.851007 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.112857    0.010824    3.861831 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.023705    0.069284    0.230236    4.092067 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.069372    0.002196    4.094264 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.062199    0.120600    0.153827    4.248090 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.123990    0.015922    4.264013 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000433    0.013568    0.078776    4.342789 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.013568    0.000005    4.342793 v wbs_dat_o[9] (out)
                                              4.342793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.342793   data arrival time
---------------------------------------------------------------------------------------------
                                             14.407208   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.052034    0.043252    2.376621    2.980690 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.043252    0.003577    2.984267 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.010297    0.077469    0.248790    3.233058 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.077469    0.000542    3.233599 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.063805    0.122555    0.172492    3.406092 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.125327    0.014665    3.420757 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047973    0.104394    0.232748    3.653505 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.104494    0.002904    3.656409 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023054    0.098637    0.229321    3.885730 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.098710    0.002442    3.888173 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012841    0.065740    0.198476    4.086649 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.065749    0.000798    4.087447 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080850    0.094540    0.144514    4.231961 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.106285    0.025092    4.257053 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.013016    0.073501    4.330554 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.013016    0.000006    4.330560 v wbs_dat_o[17] (out)
                                              4.330560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.330560   data arrival time
---------------------------------------------------------------------------------------------
                                             14.419442   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.065757    0.048229    2.376150    2.980219 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.060079    0.018932    2.999151 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.019811    0.107465    0.285270    3.284421 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.107487    0.001523    3.285945 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034718    0.082901    0.159027    3.444972 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.083331    0.005106    3.450078 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.035551    0.092387    0.195498    3.645576 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.092882    0.005811    3.651387 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.060656    0.095618    0.244636    3.896023 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.098435    0.012793    3.908816 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007115    0.048038    0.178537    4.087353 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.048039    0.000252    4.087605 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.081885    0.093966    0.136156    4.223761 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.110651    0.029573    4.253334 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.013101    0.074754    4.328088 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.013101    0.000006    4.328094 v wbs_dat_o[29] (out)
                                              4.328094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.328094   data arrival time
---------------------------------------------------------------------------------------------
                                             14.421907   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.069918    0.049022    2.376339    2.980408 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.064798    0.020876    3.001284 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.014732    0.091042    0.269800    3.271083 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.091053    0.001056    3.272139 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029779    0.073963    0.146833    3.418972 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.074174    0.003510    3.422481 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.034766    0.090977    0.190873    3.613355 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.091478    0.005802    3.619157 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.058764    0.093581    0.242190    3.861346 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.096537    0.012931    3.874277 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.013739    0.068491    0.200330    4.074607 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.068504    0.000953    4.075560 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.076056    0.089757    0.150034    4.225593 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.098104    0.021013    4.246607 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000368    0.012227    0.070220    4.316827 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.012227    0.000004    4.316831 v wbs_dat_o[30] (out)
                                              4.316831   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.316831   data arrival time
---------------------------------------------------------------------------------------------
                                             14.433170   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.051868    0.043362    2.376740    2.980809 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.043362    0.002920    2.983729 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005693    0.059914    0.226835    3.210564 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.059914    0.000204    3.210768 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.044218    0.091628    0.149679    3.360447 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.092741    0.007929    3.368376 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034811    0.124791    0.212564    3.580940 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.125017    0.004669    3.585609 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027197    0.112188    0.247970    3.833579 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.112298    0.003138    3.836718 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017687    0.080899    0.216994    4.053712 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.080922    0.001317    4.055029 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.061382    0.117969    0.161752    4.216781 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.120101    0.012324    4.229105 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000990    0.015228    0.080586    4.309690 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.015228    0.000012    4.309703 v wbs_dat_o[16] (out)
                                              4.309703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.309703   data arrival time
---------------------------------------------------------------------------------------------
                                             14.440298   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.041522    0.039893    2.372622    2.976691 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.039893    0.002017    2.978708 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.006345    0.062370    0.229031    3.207739 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.062370    0.000259    3.207998 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040809    0.086736    0.147000    3.354998 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.087560    0.006232    3.361231 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.041249    0.102206    0.206322    3.567552 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.102787    0.006610    3.574163 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.031424    0.120521    0.250924    3.825087 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.120723    0.004397    3.829484 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.018974    0.085012    0.223542    4.053026 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.085037    0.001396    4.054421 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.081354    0.094942    0.152358    4.206779 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.107573    0.026021    4.232800 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000406    0.012779    0.073476    4.306277 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.012779    0.000004    4.306281 v wbs_dat_o[18] (out)
                                              4.306281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.306281   data arrival time
---------------------------------------------------------------------------------------------
                                             14.443721   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.048699    0.042240    2.375296    2.979365 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.042240    0.003091    2.982456 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.006389    0.062592    0.229875    3.212331 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.062592    0.000234    3.212565 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.045887    0.094009    0.152783    3.365348 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.094996    0.007216    3.372564 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052440    0.111971    0.222181    3.594746 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.113835    0.011342    3.606087 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.023409    0.099664    0.233714    3.839802 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.099723    0.002215    3.842017 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012839    0.065743    0.198800    4.040816 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.065752    0.000770    4.041586 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.095476    0.106302    0.147090    4.188677 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.127014    0.035041    4.223718 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000498    0.013867    0.079801    4.303519 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.013867    0.000006    4.303525 v wbs_dat_o[21] (out)
                                              4.303525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.303525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.446476   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.057804    0.045560    2.378471    2.982540 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.045560    0.004552    2.987092 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.013490    0.087165    0.260453    3.247545 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.087169    0.000702    3.248248 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.060219    0.079005    0.147534    3.395782 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.084924    0.016564    3.412345 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.085969    0.115889    0.288033    3.700378 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.125090    0.025026    3.725404 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.019958    0.077828    0.221581    3.946985 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.077864    0.001541    3.948527 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005101    0.041298    0.126497    4.075023 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.041298    0.000119    4.075142 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071127    0.084769    0.133497    4.208639 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.094524    0.021685    4.230324 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000413    0.012227    0.069292    4.299616 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.012227    0.000004    4.299620 v wbs_dat_o[23] (out)
                                              4.299620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.299620   data arrival time
---------------------------------------------------------------------------------------------
                                             14.450381   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.049558    0.042555    2.375953    2.980023 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.042555    0.002528    2.982551 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.005949    0.060868    0.227832    3.210383 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.060868    0.000240    3.210624 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.069259    0.126808    0.180215    3.390839 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.126953    0.003844    3.394683 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.032888    0.119382    0.221454    3.616137 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.119567    0.004168    3.620305 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.030298    0.116496    0.254818    3.875123 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.116573    0.002755    3.877878 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.005931    0.043847    0.179937    4.057814 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.043880    0.000194    4.058008 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.087120    0.097396    0.153754    4.211762 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.098040    0.005893    4.217655 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001014    0.014388    0.073444    4.291099 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.014388    0.000012    4.291111 v wbs_dat_o[20] (out)
                                              4.291111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.291111   data arrival time
---------------------------------------------------------------------------------------------
                                             14.458890   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825    0.142612 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373603    0.516215 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087854    0.604069 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.074412    0.050249    2.378157    2.982227 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.067161    0.022423    3.004650 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.010779    0.079403    0.257405    3.262054 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.079403    0.000508    3.262563 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.032482    0.078578    0.144902    3.407465 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.078854    0.004080    3.411545 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.029516    0.081161    0.185678    3.597223 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.081449    0.004216    3.601438 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.056632    0.091083    0.236779    3.838217 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.093871    0.012398    3.850615 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008353    0.052624    0.181858    4.032472 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.052626    0.000361    4.032833 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.089654    0.100185    0.139373    4.172206 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.122236    0.034878    4.207084 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000428    0.013499    0.078331    4.285415 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.013499    0.000005    4.285419 v wbs_dat_o[31] (out)
                                              4.285419   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -4.285419   data arrival time
---------------------------------------------------------------------------------------------
                                             14.464581   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003740    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000100    0.000050    1.000050 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005125    0.052910    0.377030    1.377080 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052910    0.000099    1.377180 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138430    0.207112    0.190448    1.567628 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.208040    0.011291    1.578919 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.242795    0.530369    0.408232    1.987151 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.530436    0.005320    1.992471 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.224514    0.506637    0.407234    2.399705 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.508071    0.022788    2.422494 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.256581    0.161335    0.074647    2.497141 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.217371    0.073144    2.570285 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.570285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -1.218795   19.104179   library setup time
                                             19.104179   data required time
---------------------------------------------------------------------------------------------
                                             19.104179   data required time
                                             -2.570285   data arrival time
---------------------------------------------------------------------------------------------
                                             16.533895   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002732    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081666    0.188235    0.177536    1.177566 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.191503    0.019807    1.197374 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.174617    0.380014    0.345580    1.542954 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.391151    0.051612    1.594566 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.037814    0.097152    0.186338    1.780904 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.097777    0.006184    1.787087 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.066194    0.493591    0.704212    2.491299 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.493656    0.005735    2.497034 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.497034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -1.298722   19.060122   library setup time
                                             19.060122   data required time
---------------------------------------------------------------------------------------------
                                             19.060122   data required time
                                             -2.497034   data arrival time
---------------------------------------------------------------------------------------------
                                             16.563087   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003570    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000094    0.000047    1.000047 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004637    0.045210    0.359757    1.359804 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.045210    0.000090    1.359894 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.136811    0.087897    0.139331    1.499225 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.090042    0.010911    1.510136 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.230888    0.327932    0.292734    1.802870 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.357016    0.074833    1.877703 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221792    0.583534    0.556807    2.434510 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.583695    0.008084    2.442594 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.442594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -1.312655   19.041416   library setup time
                                             19.041416   data required time
---------------------------------------------------------------------------------------------
                                             19.041416   data required time
                                             -2.442594   data arrival time
---------------------------------------------------------------------------------------------
                                             16.598822   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002732    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081666    0.188235    0.177536    1.177566 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.191566    0.019989    1.197555 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.257224    0.523940    0.333222    1.530777 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.528791    0.043339    1.574117 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.261399    0.255378    0.551925    2.126042 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.269732    0.045253    2.171295 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.348679    0.257488    0.262916    2.434211 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.285484    0.065883    2.500094 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.500094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -1.255500   19.117134   library setup time
                                             19.117134   data required time
---------------------------------------------------------------------------------------------
                                             19.117134   data required time
                                             -2.500094   data arrival time
---------------------------------------------------------------------------------------------
                                             16.617039   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003740    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000100    0.000050    1.000050 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005125    0.052910    0.377030    1.377080 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052910    0.000099    1.377180 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138430    0.207112    0.190448    1.567628 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.208048    0.011337    1.578964 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.137960    0.345870    0.327142    1.906107 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.346027    0.006180    1.912286 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.236749    0.266563    0.197098    2.109384 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.277857    0.042832    2.152216 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.232191    0.210218    0.247762    2.399979 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.217679    0.031130    2.431108 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.431108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -1.235884   19.108850   library setup time
                                             19.108850   data required time
---------------------------------------------------------------------------------------------
                                             19.108850   data required time
                                             -2.431108   data arrival time
---------------------------------------------------------------------------------------------
                                             16.677742   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003740    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000100    0.000050    1.000050 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005125    0.052910    0.377030    1.377080 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052910    0.000099    1.377180 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138430    0.207112    0.190448    1.567628 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.208048    0.011337    1.578964 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.137960    0.345870    0.327142    1.906107 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.346963    0.015852    1.921959 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.227063    0.270308    0.160933    2.082892 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.276242    0.032155    2.115047 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.228163    0.207322    0.244038    2.359085 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.215882    0.033095    2.392180 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.392180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -1.235364   19.129251   library setup time
                                             19.129251   data required time
---------------------------------------------------------------------------------------------
                                             19.129251   data required time
                                             -2.392180   data arrival time
---------------------------------------------------------------------------------------------
                                             16.737072   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003570    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000094    0.000047    1.000047 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004637    0.045210    0.359757    1.359804 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.045210    0.000090    1.359894 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.136811    0.087897    0.139331    1.499225 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.088928    0.007696    1.506920 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.283336    0.275810    0.452974    1.959894 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.288278    0.045705    2.005599 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.283503    0.220635    0.249373    2.254973 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.237133    0.047417    2.302389 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.302389   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -1.241512   19.113132   library setup time
                                             19.113132   data required time
---------------------------------------------------------------------------------------------
                                             19.113132   data required time
                                             -2.302389   data arrival time
---------------------------------------------------------------------------------------------
                                             16.810743   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003740    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000100    0.000050    1.000050 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005125    0.052910    0.377030    1.377080 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.052910    0.000099    1.377180 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.138430    0.207112    0.190448    1.567628 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.207551    0.007875    1.575503 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.096609    0.220625    0.192975    1.768477 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.221959    0.013740    1.782217 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.352888    0.258244    0.237135    2.019352 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.275516    0.051562    2.070914 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.070914   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -1.252616   19.074799   library setup time
                                             19.074799   data required time
---------------------------------------------------------------------------------------------
                                             19.074799   data required time
                                             -2.070914   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003885   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.655554    0.134028    2.617435 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.617435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.734120   19.624722   library setup time
                                             19.624722   data required time
---------------------------------------------------------------------------------------------
                                             19.624722   data required time
                                             -2.617435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007286   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.655402    0.133829    2.617236 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.617236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.734087   19.624756   library setup time
                                             19.624756   data required time
---------------------------------------------------------------------------------------------
                                             19.624756   data required time
                                             -2.617236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007519   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.655107    0.133446    2.616853 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.616853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.734024   19.624819   library setup time
                                             19.624819   data required time
---------------------------------------------------------------------------------------------
                                             19.624819   data required time
                                             -2.616853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.007965   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.654680    0.132888    2.616295 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.616295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733933   19.624910   library setup time
                                             19.624910   data required time
---------------------------------------------------------------------------------------------
                                             19.624910   data required time
                                             -2.616295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.008615   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.654105    0.132134    2.615541 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.615541   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733809   19.625032   library setup time
                                             19.625032   data required time
---------------------------------------------------------------------------------------------
                                             19.625032   data required time
                                             -2.615541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.009491   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.653388    0.131190    2.614597 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.614597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733656   19.625187   library setup time
                                             19.625187   data required time
---------------------------------------------------------------------------------------------
                                             19.625187   data required time
                                             -2.614597   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010592   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.649607    0.126124    2.609531 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.609531   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732765   19.621305   library setup time
                                             19.621305   data required time
---------------------------------------------------------------------------------------------
                                             19.621305   data required time
                                             -2.609531   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011776   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.652532    0.130057    2.613464 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.613464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733472   19.625370   library setup time
                                             19.625370   data required time
---------------------------------------------------------------------------------------------
                                             19.625370   data required time
                                             -2.613464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011908   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.649470    0.125937    2.609344 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.609344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732735   19.621336   library setup time
                                             19.621336   data required time
---------------------------------------------------------------------------------------------
                                             19.621336   data required time
                                             -2.609344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011992   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.649202    0.125571    2.608978 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.608978   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732678   19.621393   library setup time
                                             19.621393   data required time
---------------------------------------------------------------------------------------------
                                             19.621393   data required time
                                             -2.608978   data arrival time
---------------------------------------------------------------------------------------------
                                             17.012415   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.648791    0.125018    2.608425 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.608425   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732590   19.621481   library setup time
                                             19.621481   data required time
---------------------------------------------------------------------------------------------
                                             19.621481   data required time
                                             -2.608425   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013056   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.651741    0.129003    2.612410 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.612410   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733302   19.625540   library setup time
                                             19.625540   data required time
---------------------------------------------------------------------------------------------
                                             19.625540   data required time
                                             -2.612410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013128   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.648255    0.124279    2.607686 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.607686   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732475   19.621595   library setup time
                                             19.621595   data required time
---------------------------------------------------------------------------------------------
                                             19.621595   data required time
                                             -2.607686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.013908   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.647588    0.123354    2.606761 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.606761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732332   19.621740   library setup time
                                             19.621740   data required time
---------------------------------------------------------------------------------------------
                                             19.621740   data required time
                                             -2.606761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.014978   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.651176    0.150420    2.610586 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.610586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733181   19.625662   library setup time
                                             19.625662   data required time
---------------------------------------------------------------------------------------------
                                             19.625662   data required time
                                             -2.610586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015076   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.651008    0.150223    2.610389 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.610389   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733145   19.625698   library setup time
                                             19.625698   data required time
---------------------------------------------------------------------------------------------
                                             19.625698   data required time
                                             -2.610389   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015308   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.650703    0.149863    2.610030 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.610030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.733080   19.625763   library setup time
                                             19.625763   data required time
---------------------------------------------------------------------------------------------
                                             19.625763   data required time
                                             -2.610030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015734   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.646791    0.122240    2.605647 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.605647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.732161   19.621910   library setup time
                                             19.621910   data required time
---------------------------------------------------------------------------------------------
                                             19.621910   data required time
                                             -2.605647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016262   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.650284    0.149371    2.609537 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.609537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.732990   19.625853   library setup time
                                             19.625853   data required time
---------------------------------------------------------------------------------------------
                                             19.625853   data required time
                                             -2.609537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016315   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.649688    0.148668    2.608834 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.608834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.732862   19.625980   library setup time
                                             19.625980   data required time
---------------------------------------------------------------------------------------------
                                             19.625980   data required time
                                             -2.608834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.017145   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.645413    0.120291    2.603698 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.603698   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.731865   19.622206   library setup time
                                             19.622206   data required time
---------------------------------------------------------------------------------------------
                                             19.622206   data required time
                                             -2.603698   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018509   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.648651    0.147440    2.607606 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.607606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.732640   19.626202   library setup time
                                             19.626202   data required time
---------------------------------------------------------------------------------------------
                                             19.626202   data required time
                                             -2.607606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018595   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.647733    0.146349    2.606515 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.606515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.732443   19.626398   library setup time
                                             19.626398   data required time
---------------------------------------------------------------------------------------------
                                             19.626398   data required time
                                             -2.606515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.019882   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.646582    0.144974    2.605141 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.605141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.732196   19.626646   library setup time
                                             19.626646   data required time
---------------------------------------------------------------------------------------------
                                             19.626646   data required time
                                             -2.605141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021505   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.643051    0.140715    2.600881 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.600881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.731359   19.622711   library setup time
                                             19.622711   data required time
---------------------------------------------------------------------------------------------
                                             19.622711   data required time
                                             -2.600881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021830   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.642896    0.140526    2.600692 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.600692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.731326   19.622746   library setup time
                                             19.622746   data required time
---------------------------------------------------------------------------------------------
                                             19.622746   data required time
                                             -2.600692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022053   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.642591    0.140154    2.600321 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.600321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.731260   19.622810   library setup time
                                             19.622810   data required time
---------------------------------------------------------------------------------------------
                                             19.622810   data required time
                                             -2.600321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.022491   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.642133    0.139595    2.599761 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.599761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.731162   19.622908   library setup time
                                             19.622908   data required time
---------------------------------------------------------------------------------------------
                                             19.622908   data required time
                                             -2.599761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023148   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.641180    0.138429    2.598595 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.598595   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.730958   19.623112   library setup time
                                             19.623112   data required time
---------------------------------------------------------------------------------------------
                                             19.623112   data required time
                                             -2.598595   data arrival time
---------------------------------------------------------------------------------------------
                                             17.024517   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.639837    0.136776    2.596942 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.596942   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.730670   19.623400   library setup time
                                             19.623400   data required time
---------------------------------------------------------------------------------------------
                                             19.623400   data required time
                                             -2.596942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.026459   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.638900    0.135616    2.595782 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.595782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.730469   19.623602   library setup time
                                             19.623602   data required time
---------------------------------------------------------------------------------------------
                                             19.623602   data required time
                                             -2.595782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.027821   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.637729    0.134168    2.594334 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.594334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.730218   19.623854   library setup time
                                             19.623854   data required time
---------------------------------------------------------------------------------------------
                                             19.623854   data required time
                                             -2.594334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029520   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.634729    0.104005    2.587412 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.587412   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730624   19.633991   library setup time
                                             19.633991   data required time
---------------------------------------------------------------------------------------------
                                             19.633991   data required time
                                             -2.587412   data arrival time
---------------------------------------------------------------------------------------------
                                             17.046577   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.634609    0.103809    2.587215 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.587215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730598   19.634018   library setup time
                                             19.634018   data required time
---------------------------------------------------------------------------------------------
                                             19.634018   data required time
                                             -2.587215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.046803   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.634421    0.103499    2.586906 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.586906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730558   19.634058   library setup time
                                             19.634058   data required time
---------------------------------------------------------------------------------------------
                                             19.634058   data required time
                                             -2.586906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047153   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.634073    0.102923    2.586330 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.586330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730483   19.634132   library setup time
                                             19.634132   data required time
---------------------------------------------------------------------------------------------
                                             19.634132   data required time
                                             -2.586330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047804   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.633452    0.101888    2.585295 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.585295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730350   19.634264   library setup time
                                             19.634264   data required time
---------------------------------------------------------------------------------------------
                                             19.634264   data required time
                                             -2.585295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048969   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.632873    0.100914    2.584320 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.584320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730226   19.634388   library setup time
                                             19.634388   data required time
---------------------------------------------------------------------------------------------
                                             19.634388   data required time
                                             -2.584320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.050068   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.632185    0.099742    2.583149 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.583149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.730078   19.634537   library setup time
                                             19.634537   data required time
---------------------------------------------------------------------------------------------
                                             19.634537   data required time
                                             -2.583149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051388   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.631418    0.098420    2.581827 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.581827   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.729914   19.634701   library setup time
                                             19.634701   data required time
---------------------------------------------------------------------------------------------
                                             19.634701   data required time
                                             -2.581827   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052876   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.624537    0.116999    2.577165 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.577165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.728439   19.636175   library setup time
                                             19.636175   data required time
---------------------------------------------------------------------------------------------
                                             19.636175   data required time
                                             -2.577165   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059011   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.624416    0.116833    2.576999 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.576999   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.728413   19.636202   library setup time
                                             19.636202   data required time
---------------------------------------------------------------------------------------------
                                             19.636202   data required time
                                             -2.576999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059202   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.624144    0.116459    2.576625 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.576625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.728354   19.636261   library setup time
                                             19.636261   data required time
---------------------------------------------------------------------------------------------
                                             19.636261   data required time
                                             -2.576625   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059635   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.623746    0.115912    2.576078 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.576078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.728269   19.636347   library setup time
                                             19.636347   data required time
---------------------------------------------------------------------------------------------
                                             19.636347   data required time
                                             -2.576078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060268   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.623245    0.115218    2.575384 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.575384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.728162   19.636454   library setup time
                                             19.636454   data required time
---------------------------------------------------------------------------------------------
                                             19.636454   data required time
                                             -2.575384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.061069   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.622376    0.114005    2.574172 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.574172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.727975   19.636639   library setup time
                                             19.636639   data required time
---------------------------------------------------------------------------------------------
                                             19.636639   data required time
                                             -2.574172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062468   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.621573    0.112872    2.573038 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.573038   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.727803   19.636812   library setup time
                                             19.636812   data required time
---------------------------------------------------------------------------------------------
                                             19.636812   data required time
                                             -2.573038   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063772   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.620567    0.111436    2.571602 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.571602   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.727588   19.637028   library setup time
                                             19.637028   data required time
---------------------------------------------------------------------------------------------
                                             19.637028   data required time
                                             -2.571602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065428   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.612034    0.053517    2.536924 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.536924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.725336   19.619398   library setup time
                                             19.619398   data required time
---------------------------------------------------------------------------------------------
                                             19.619398   data required time
                                             -2.536924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.082474   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.610171    0.046229    2.529636 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.529636   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.724936   19.619799   library setup time
                                             19.619799   data required time
---------------------------------------------------------------------------------------------
                                             19.619799   data required time
                                             -2.529636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.090160   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.608737    0.039364    2.522771 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.522771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.724629   19.620106   library setup time
                                             19.620106   data required time
---------------------------------------------------------------------------------------------
                                             19.620106   data required time
                                             -2.522771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.097334   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.595068    0.064011    2.524177 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.524177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.721698   19.623035   library setup time
                                             19.623035   data required time
---------------------------------------------------------------------------------------------
                                             19.623035   data required time
                                             -2.524177   data arrival time
---------------------------------------------------------------------------------------------
                                             17.098860   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.607693    0.033163    2.516570 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.516570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.724405   19.620329   library setup time
                                             19.620329   data required time
---------------------------------------------------------------------------------------------
                                             19.620329   data required time
                                             -2.516570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.103760   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.592893    0.057692    2.517858 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.517858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.721232   19.623501   library setup time
                                             19.623501   data required time
---------------------------------------------------------------------------------------------
                                             19.623501   data required time
                                             -2.517858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.105644   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447780    0.062968    2.030162 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.782164    0.605358    0.453245    2.483407 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.606737    0.025824    2.509231 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.509231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.724200   19.620535   library setup time
                                             19.620535   data required time
---------------------------------------------------------------------------------------------
                                             19.620535   data required time
                                             -2.509231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.111305   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.590617    0.049874    2.510040 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.510040   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.720744   19.623991   library setup time
                                             19.623991   data required time
---------------------------------------------------------------------------------------------
                                             19.623991   data required time
                                             -2.510040   data arrival time
---------------------------------------------------------------------------------------------
                                             17.113951   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.588352    0.039888    2.500054 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.500054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.720258   19.624477   library setup time
                                             19.624477   data required time
---------------------------------------------------------------------------------------------
                                             19.624477   data required time
                                             -2.500054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.124422   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446013    0.073714    2.032643 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.757902    0.584871    0.427523    2.460166 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.585911    0.022590    2.482756 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.482756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.719735   19.625000   library setup time
                                             19.625000   data required time
---------------------------------------------------------------------------------------------
                                             19.625000   data required time
                                             -2.482756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142244   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.530263    0.057431    2.391692 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.391692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707258   19.651585   library setup time
                                             19.651585   data required time
---------------------------------------------------------------------------------------------
                                             19.651585   data required time
                                             -2.391692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259892   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.530186    0.057215    2.391476 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.391476   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707241   19.651602   library setup time
                                             19.651602   data required time
---------------------------------------------------------------------------------------------
                                             19.651602   data required time
                                             -2.391476   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260126   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.530032    0.056785    2.391047 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.391047   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707208   19.651634   library setup time
                                             19.651634   data required time
---------------------------------------------------------------------------------------------
                                             19.651634   data required time
                                             -2.391047   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260586   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.529815    0.056169    2.390430 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.390430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707162   19.651680   library setup time
                                             19.651680   data required time
---------------------------------------------------------------------------------------------
                                             19.651680   data required time
                                             -2.390430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261250   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.529528    0.055347    2.389608 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.389608   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707100   19.651743   library setup time
                                             19.651743   data required time
---------------------------------------------------------------------------------------------
                                             19.651743   data required time
                                             -2.389608   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.529176    0.054318    2.388580 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.388580   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.707025   19.651819   library setup time
                                             19.651819   data required time
---------------------------------------------------------------------------------------------
                                             19.651819   data required time
                                             -2.388580   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263239   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.528483    0.052237    2.386498 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.386498   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.706876   19.651966   library setup time
                                             19.651966   data required time
---------------------------------------------------------------------------------------------
                                             19.651966   data required time
                                             -2.386498   data arrival time
---------------------------------------------------------------------------------------------
                                             17.265469   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.527963    0.050617    2.384879 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.384879   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.706764   19.652079   library setup time
                                             19.652079   data required time
---------------------------------------------------------------------------------------------
                                             19.652079   data required time
                                             -2.384879   data arrival time
---------------------------------------------------------------------------------------------
                                             17.267200   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.526386    0.045344    2.379606 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.379606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706346   19.647726   library setup time
                                             19.647726   data required time
---------------------------------------------------------------------------------------------
                                             19.647726   data required time
                                             -2.379606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.268120   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.526328    0.045136    2.379398 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.379398   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706334   19.647738   library setup time
                                             19.647738   data required time
---------------------------------------------------------------------------------------------
                                             19.647738   data required time
                                             -2.379398   data arrival time
---------------------------------------------------------------------------------------------
                                             17.268341   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.526217    0.044737    2.378999 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.378999   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706310   19.647760   library setup time
                                             19.647760   data required time
---------------------------------------------------------------------------------------------
                                             19.647760   data required time
                                             -2.378999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.268763   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.526047    0.044123    2.378385 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.378385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706273   19.647797   library setup time
                                             19.647797   data required time
---------------------------------------------------------------------------------------------
                                             19.647797   data required time
                                             -2.378385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.269411   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.525843    0.043370    2.377632 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.377632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706230   19.647840   library setup time
                                             19.647840   data required time
---------------------------------------------------------------------------------------------
                                             19.647840   data required time
                                             -2.377632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270208   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.514985    0.052921    2.382716 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.382716   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703982   19.654860   library setup time
                                             19.654860   data required time
---------------------------------------------------------------------------------------------
                                             19.654860   data required time
                                             -2.382716   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272142   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.525344    0.041468    2.375730 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.375730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706123   19.647947   library setup time
                                             19.647947   data required time
---------------------------------------------------------------------------------------------
                                             19.647947   data required time
                                             -2.375730   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272219   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.514934    0.052771    2.382565 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.382565   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703971   19.654873   library setup time
                                             19.654873   data required time
---------------------------------------------------------------------------------------------
                                             19.654873   data required time
                                             -2.382565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272306   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.514802    0.052378    2.382173 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.382173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703943   19.654900   library setup time
                                             19.654900   data required time
---------------------------------------------------------------------------------------------
                                             19.654900   data required time
                                             -2.382173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.272726   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.514604    0.051785    2.381579 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.381579   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703900   19.654942   library setup time
                                             19.654942   data required time
---------------------------------------------------------------------------------------------
                                             19.654942   data required time
                                             -2.381579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273361   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.524903    0.039709    2.373970 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.373970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.706028   19.648045   library setup time
                                             19.648045   data required time
---------------------------------------------------------------------------------------------
                                             19.648045   data required time
                                             -2.373970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274075   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.514352    0.051021    2.380815 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.380815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703846   19.654997   library setup time
                                             19.654997   data required time
---------------------------------------------------------------------------------------------
                                             19.654997   data required time
                                             -2.380815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274181   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.513991    0.049904    2.379699 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.379699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703769   19.655073   library setup time
                                             19.655073   data required time
---------------------------------------------------------------------------------------------
                                             19.655073   data required time
                                             -2.379699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.275375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.513643    0.048803    2.378597 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.378597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703694   19.655148   library setup time
                                             19.655148   data required time
---------------------------------------------------------------------------------------------
                                             19.655148   data required time
                                             -2.378597   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276550   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.513571    0.048571    2.378366 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.378366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.703679   19.655163   library setup time
                                             19.655163   data required time
---------------------------------------------------------------------------------------------
                                             19.655163   data required time
                                             -2.378366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.276798   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.524005    0.035824    2.370085 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.370085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.705835   19.648235   library setup time
                                             19.648235   data required time
---------------------------------------------------------------------------------------------
                                             19.648235   data required time
                                             -2.370085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.278151   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.511283    0.040518    2.370313 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.370313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.703108   19.650963   library setup time
                                             19.650963   data required time
---------------------------------------------------------------------------------------------
                                             19.650963   data required time
                                             -2.370313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280649   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.511231    0.040317    2.370112 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.370112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.703097   19.650974   library setup time
                                             19.650974   data required time
---------------------------------------------------------------------------------------------
                                             19.650974   data required time
                                             -2.370112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.280863   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.511130    0.039920    2.369715 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.369715   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.703075   19.650995   library setup time
                                             19.650995   data required time
---------------------------------------------------------------------------------------------
                                             19.650995   data required time
                                             -2.369715   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281281   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.510972    0.039291    2.369085 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.369085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.703041   19.651030   library setup time
                                             19.651030   data required time
---------------------------------------------------------------------------------------------
                                             19.651030   data required time
                                             -2.369085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.281946   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.510776    0.038493    2.368287 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.368287   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.702999   19.651072   library setup time
                                             19.651072   data required time
---------------------------------------------------------------------------------------------
                                             19.651072   data required time
                                             -2.368287   data arrival time
---------------------------------------------------------------------------------------------
                                             17.282785   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.510536    0.037493    2.367288 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.367288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.702948   19.651123   library setup time
                                             19.651123   data required time
---------------------------------------------------------------------------------------------
                                             19.651123   data required time
                                             -2.367288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283836   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.510240    0.036215    2.366009 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.366009   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.702884   19.651186   library setup time
                                             19.651186   data required time
---------------------------------------------------------------------------------------------
                                             19.651186   data required time
                                             -2.366009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285177   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.509636    0.033446    2.363240 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.363240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.702755   19.651316   library setup time
                                             19.651316   data required time
---------------------------------------------------------------------------------------------
                                             19.651316   data required time
                                             -2.363240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.288076   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522725    0.029302    2.363563 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.363563   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706792   19.665840   library setup time
                                             19.665840   data required time
---------------------------------------------------------------------------------------------
                                             19.665840   data required time
                                             -2.363563   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302277   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522700    0.029154    2.363415 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.363415   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706787   19.665848   library setup time
                                             19.665848   data required time
---------------------------------------------------------------------------------------------
                                             19.665848   data required time
                                             -2.363415   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302433   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522618    0.028678    2.362939 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.362939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706769   19.665865   library setup time
                                             19.665865   data required time
---------------------------------------------------------------------------------------------
                                             19.665865   data required time
                                             -2.362939   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302923   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522506    0.028011    2.362272 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.362272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706745   19.665890   library setup time
                                             19.665890   data required time
---------------------------------------------------------------------------------------------
                                             19.665890   data required time
                                             -2.362272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303617   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522375    0.027203    2.361464 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.361464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706717   19.665918   library setup time
                                             19.665918   data required time
---------------------------------------------------------------------------------------------
                                             19.665918   data required time
                                             -2.361464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.304453   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522216    0.026189    2.360451 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.360451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706683   19.665951   library setup time
                                             19.665951   data required time
---------------------------------------------------------------------------------------------
                                             19.665951   data required time
                                             -2.360451   data arrival time
---------------------------------------------------------------------------------------------
                                             17.305500   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.522044    0.025035    2.359296 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.359296   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706646   19.665989   library setup time
                                             19.665989   data required time
---------------------------------------------------------------------------------------------
                                             19.665989   data required time
                                             -2.359296   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306692   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.521854    0.023687    2.357948 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.357948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706605   19.666029   library setup time
                                             19.666029   data required time
---------------------------------------------------------------------------------------------
                                             19.666029   data required time
                                             -2.357948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308081   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.509004    0.030249    2.360043 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.360043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703850   19.668783   library setup time
                                             19.668783   data required time
---------------------------------------------------------------------------------------------
                                             19.668783   data required time
                                             -2.360043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508967    0.030045    2.359839 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.359839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703842   19.668791   library setup time
                                             19.668791   data required time
---------------------------------------------------------------------------------------------
                                             19.668791   data required time
                                             -2.359839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308952   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508893    0.029643    2.359437 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.359437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703826   19.668808   library setup time
                                             19.668808   data required time
---------------------------------------------------------------------------------------------
                                             19.668808   data required time
                                             -2.359437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309370   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508790    0.029075    2.358870 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.358870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703805   19.668829   library setup time
                                             19.668829   data required time
---------------------------------------------------------------------------------------------
                                             19.668829   data required time
                                             -2.358870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309958   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508639    0.028211    2.358006 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.358006   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703772   19.668863   library setup time
                                             19.668863   data required time
---------------------------------------------------------------------------------------------
                                             19.668863   data required time
                                             -2.358006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310858   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.544188    0.124533    1.878873 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.668669    0.520309    0.455388    2.334261 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.520749    0.012899    2.347161 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.347161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.706186   19.658428   library setup time
                                             19.658428   data required time
---------------------------------------------------------------------------------------------
                                             19.658428   data required time
                                             -2.347161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311268   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508468    0.027199    2.356993 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.356993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703735   19.668898   library setup time
                                             19.668898   data required time
---------------------------------------------------------------------------------------------
                                             19.668898   data required time
                                             -2.356993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311905   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508267    0.025951    2.355746 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.355746   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703692   19.668941   library setup time
                                             19.668941   data required time
---------------------------------------------------------------------------------------------
                                             19.668941   data required time
                                             -2.355746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313194   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.508071    0.024661    2.354455 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.354455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703650   19.668983   library setup time
                                             19.668983   data required time
---------------------------------------------------------------------------------------------
                                             19.668983   data required time
                                             -2.354455   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314529   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552358    0.135140    1.881765 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.650384    0.506332    0.448030    2.329794 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.506816    0.013301    2.343096 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.343096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.703199   19.661417   library setup time
                                             19.661417   data required time
---------------------------------------------------------------------------------------------
                                             19.661417   data required time
                                             -2.343096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318321   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.362696    0.052005    2.191091 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.191091   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653839   19.673574   library setup time
                                             19.673574   data required time
---------------------------------------------------------------------------------------------
                                             19.673574   data required time
                                             -2.191091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482483   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.362620    0.051850    2.190937 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.190937   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653813   19.673601   library setup time
                                             19.673601   data required time
---------------------------------------------------------------------------------------------
                                             19.673601   data required time
                                             -2.190937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.482664   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.362415    0.051436    2.190522 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.190522   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653744   19.673672   library setup time
                                             19.673672   data required time
---------------------------------------------------------------------------------------------
                                             19.673672   data required time
                                             -2.190522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483150   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.362141    0.050876    2.189962 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.189962   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653651   19.673763   library setup time
                                             19.673763   data required time
---------------------------------------------------------------------------------------------
                                             19.673763   data required time
                                             -2.189962   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483801   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.361417    0.049365    2.188451 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.188451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653406   19.674009   library setup time
                                             19.674009   data required time
---------------------------------------------------------------------------------------------
                                             19.674009   data required time
                                             -2.188451   data arrival time
---------------------------------------------------------------------------------------------
                                             17.485558   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.360738    0.047906    2.186993 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.186993   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653177   19.674238   library setup time
                                             19.674238   data required time
---------------------------------------------------------------------------------------------
                                             19.674238   data required time
                                             -2.186993   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487246   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.360728    0.047885    2.186971 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.186971   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653173   19.674242   library setup time
                                             19.674242   data required time
---------------------------------------------------------------------------------------------
                                             19.674242   data required time
                                             -2.186971   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487270   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.360635    0.047681    2.186768 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.186768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.653142   19.674273   library setup time
                                             19.674273   data required time
---------------------------------------------------------------------------------------------
                                             19.674273   data required time
                                             -2.186768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487505   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.357922    0.041302    2.180388 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.180388   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.652175   19.670799   library setup time
                                             19.670799   data required time
---------------------------------------------------------------------------------------------
                                             19.670799   data required time
                                             -2.180388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490412   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.357844    0.041105    2.180192 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.180192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.652148   19.670826   library setup time
                                             19.670826   data required time
---------------------------------------------------------------------------------------------
                                             19.670826   data required time
                                             -2.180192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490633   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.357701    0.046952    2.184139 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.184139   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.652148   19.675266   library setup time
                                             19.675266   data required time
---------------------------------------------------------------------------------------------
                                             19.675266   data required time
                                             -2.184139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491127   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.357667    0.040651    2.179738 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.179738   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.652089   19.670885   library setup time
                                             19.670885   data required time
---------------------------------------------------------------------------------------------
                                             19.670885   data required time
                                             -2.179738   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491148   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.357614    0.046758    2.183944 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.183944   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.652119   19.675297   library setup time
                                             19.675297   data required time
---------------------------------------------------------------------------------------------
                                             19.675297   data required time
                                             -2.183944   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491352   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.357433    0.040042    2.179128 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.179128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.652009   19.670963   library setup time
                                             19.670963   data required time
---------------------------------------------------------------------------------------------
                                             19.670963   data required time
                                             -2.179128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491837   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.357417    0.046316    2.183502 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.183502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.652052   19.675362   library setup time
                                             19.675362   data required time
---------------------------------------------------------------------------------------------
                                             19.675362   data required time
                                             -2.183502   data arrival time
---------------------------------------------------------------------------------------------
                                             17.491859   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.357135    0.045675    2.182862 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.182862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.651957   19.675459   library setup time
                                             19.675459   data required time
---------------------------------------------------------------------------------------------
                                             19.675459   data required time
                                             -2.182862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492596   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.357089    0.039128    2.178214 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.178214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.651893   19.671082   library setup time
                                             19.671082   data required time
---------------------------------------------------------------------------------------------
                                             19.671082   data required time
                                             -2.178214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492867   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.356862    0.045047    2.182234 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.182234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.651864   19.675550   library setup time
                                             19.675550   data required time
---------------------------------------------------------------------------------------------
                                             19.675550   data required time
                                             -2.182234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493317   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.356785    0.044868    2.182054 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.182054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.651838   19.675577   library setup time
                                             19.675577   data required time
---------------------------------------------------------------------------------------------
                                             19.675577   data required time
                                             -2.182054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493523   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.356533    0.044277    2.181463 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.181463   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.651753   19.675663   library setup time
                                             19.675663   data required time
---------------------------------------------------------------------------------------------
                                             19.675663   data required time
                                             -2.181463   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494198   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.356503    0.044208    2.181394 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.181394   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.651743   19.675671   library setup time
                                             19.675671   data required time
---------------------------------------------------------------------------------------------
                                             19.675671   data required time
                                             -2.181394   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494276   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.356596    0.037777    2.176864 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.176864   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.651726   19.671247   library setup time
                                             19.671247   data required time
---------------------------------------------------------------------------------------------
                                             19.671247   data required time
                                             -2.176864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.494385   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.354482    0.039135    2.176321 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.176321   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.651010   19.671965   library setup time
                                             19.671965   data required time
---------------------------------------------------------------------------------------------
                                             19.671965   data required time
                                             -2.176321   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495644   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.354403    0.038924    2.176110 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.176110   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650983   19.671991   library setup time
                                             19.671991   data required time
---------------------------------------------------------------------------------------------
                                             19.671991   data required time
                                             -2.176110   data arrival time
---------------------------------------------------------------------------------------------
                                             17.495880   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.354253    0.038517    2.175703 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.175703   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650933   19.672043   library setup time
                                             19.672043   data required time
---------------------------------------------------------------------------------------------
                                             19.672043   data required time
                                             -2.175703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496340   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.354027    0.037898    2.175084 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.175084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650856   19.672117   library setup time
                                             19.672117   data required time
---------------------------------------------------------------------------------------------
                                             19.672117   data required time
                                             -2.175084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.497032   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.353778    0.037200    2.174386 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.174386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650772   19.672203   library setup time
                                             19.672203   data required time
---------------------------------------------------------------------------------------------
                                             19.672203   data required time
                                             -2.174386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.497816   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.355472    0.034484    2.173570 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.173570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.651345   19.671629   library setup time
                                             19.671629   data required time
---------------------------------------------------------------------------------------------
                                             19.671629   data required time
                                             -2.173570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.498058   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.353057    0.035102    2.172288 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.172288   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650528   19.672445   library setup time
                                             19.672445   data required time
---------------------------------------------------------------------------------------------
                                             19.672445   data required time
                                             -2.172288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.500158   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499896    0.058639    1.805264 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.443308    0.350287    0.333823    2.139086 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.354512    0.031365    2.170451 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.170451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.651020   19.671953   library setup time
                                             19.671953   data required time
---------------------------------------------------------------------------------------------
                                             19.671953   data required time
                                             -2.170451   data arrival time
---------------------------------------------------------------------------------------------
                                             17.501503   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.352468    0.033279    2.170465 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.170465   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650328   19.672646   library setup time
                                             19.672646   data required time
---------------------------------------------------------------------------------------------
                                             19.672646   data required time
                                             -2.170465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502182   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498010    0.048149    1.802489 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.439808    0.347595    0.334697    2.137186 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.351750    0.030897    2.168083 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.168083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.650085   19.672890   library setup time
                                             19.672890   data required time
---------------------------------------------------------------------------------------------
                                             19.672890   data required time
                                             -2.168083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.504807   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.473743    0.109889    2.068818 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.068818   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.691429   19.635986   library setup time
                                             19.635986   data required time
---------------------------------------------------------------------------------------------
                                             19.635986   data required time
                                             -2.068818   data arrival time
---------------------------------------------------------------------------------------------
                                             17.567167   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.473579    0.109697    2.068626 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.068626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.691373   19.636042   library setup time
                                             19.636042   data required time
---------------------------------------------------------------------------------------------
                                             19.636042   data required time
                                             -2.068626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.567415   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.473258    0.109321    2.068250 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.068250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.691264   19.636150   library setup time
                                             19.636150   data required time
---------------------------------------------------------------------------------------------
                                             19.636150   data required time
                                             -2.068250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.567902   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.472779    0.108759    2.067688 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.067688   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.691102   19.636312   library setup time
                                             19.636312   data required time
---------------------------------------------------------------------------------------------
                                             19.636312   data required time
                                             -2.067688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.568624   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.472233    0.099683    2.066877 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.066877   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690918   19.636497   library setup time
                                             19.636497   data required time
---------------------------------------------------------------------------------------------
                                             19.636497   data required time
                                             -2.066877   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569618   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.472130    0.107993    2.066923 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.066923   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690883   19.636534   library setup time
                                             19.636534   data required time
---------------------------------------------------------------------------------------------
                                             19.636534   data required time
                                             -2.066923   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569611   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.472074    0.099483    2.066677 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.066677   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690864   19.636551   library setup time
                                             19.636551   data required time
---------------------------------------------------------------------------------------------
                                             19.636551   data required time
                                             -2.066677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.569874   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.471749    0.099074    2.066268 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.066268   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690754   19.636662   library setup time
                                             19.636662   data required time
---------------------------------------------------------------------------------------------
                                             19.636662   data required time
                                             -2.066268   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570395   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.471312    0.107026    2.065955 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.065955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690606   19.636808   library setup time
                                             19.636808   data required time
---------------------------------------------------------------------------------------------
                                             19.636808   data required time
                                             -2.065955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570854   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.471272    0.098472    2.065666 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.065666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690592   19.636822   library setup time
                                             19.636822   data required time
---------------------------------------------------------------------------------------------
                                             19.636822   data required time
                                             -2.065666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.571157   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.470726    0.097778    2.064972 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.064972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690407   19.637007   library setup time
                                             19.637007   data required time
---------------------------------------------------------------------------------------------
                                             19.637007   data required time
                                             -2.064972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572035   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.470315    0.105841    2.064770 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.064770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690268   19.637146   library setup time
                                             19.637146   data required time
---------------------------------------------------------------------------------------------
                                             19.637146   data required time
                                             -2.064770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572376   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.470489    0.097477    2.064671 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.064671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690327   19.637087   library setup time
                                             19.637087   data required time
---------------------------------------------------------------------------------------------
                                             19.637087   data required time
                                             -2.064671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572414   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.467399    0.102330    2.061259 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.061259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.689233   19.633741   library setup time
                                             19.633741   data required time
---------------------------------------------------------------------------------------------
                                             19.633741   data required time
                                             -2.061259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572483   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.470385    0.097345    2.064539 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.064539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690292   19.637123   library setup time
                                             19.637123   data required time
---------------------------------------------------------------------------------------------
                                             19.637123   data required time
                                             -2.064539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572584   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.467150    0.102027    2.060956 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.060956   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.689148   19.633825   library setup time
                                             19.633825   data required time
---------------------------------------------------------------------------------------------
                                             19.633825   data required time
                                             -2.060956   data arrival time
---------------------------------------------------------------------------------------------
                                             17.572870   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.470103    0.096985    2.064179 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.064179   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.690197   19.637218   library setup time
                                             19.637218   data required time
---------------------------------------------------------------------------------------------
                                             19.637218   data required time
                                             -2.064179   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573040   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.466665    0.101436    2.060366 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.060366   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.688984   19.633989   library setup time
                                             19.633989   data required time
---------------------------------------------------------------------------------------------
                                             19.633989   data required time
                                             -2.060366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573624   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.469318    0.104647    2.063576 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.063576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.689931   19.637486   library setup time
                                             19.637486   data required time
---------------------------------------------------------------------------------------------
                                             19.637486   data required time
                                             -2.063576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.573910   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.466201    0.100869    2.059799 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.059799   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.688827   19.634148   library setup time
                                             19.634148   data required time
---------------------------------------------------------------------------------------------
                                             19.634148   data required time
                                             -2.059799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.574348   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.465528    0.100043    2.058972 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.058972   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.688599   19.634375   library setup time
                                             19.634375   data required time
---------------------------------------------------------------------------------------------
                                             19.634375   data required time
                                             -2.058972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.575403   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.464833    0.099187    2.058116 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.058116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.688364   19.634609   library setup time
                                             19.634609   data required time
---------------------------------------------------------------------------------------------
                                             19.634609   data required time
                                             -2.058116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.576494   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.463176    0.097128    2.056058 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.056058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687803   19.635170   library setup time
                                             19.635170   data required time
---------------------------------------------------------------------------------------------
                                             19.635170   data required time
                                             -2.056058   data arrival time
---------------------------------------------------------------------------------------------
                                             17.579111   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.462559    0.086931    2.054125 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.054125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687594   19.635380   library setup time
                                             19.635380   data required time
---------------------------------------------------------------------------------------------
                                             19.635380   data required time
                                             -2.054125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.461781    0.095377    2.054306 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.054306   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687331   19.635643   library setup time
                                             19.635643   data required time
---------------------------------------------------------------------------------------------
                                             19.635643   data required time
                                             -2.054306   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581337   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.462424    0.086742    2.053936 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.053936   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687549   19.635426   library setup time
                                             19.635426   data required time
---------------------------------------------------------------------------------------------
                                             19.635426   data required time
                                             -2.053936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581491   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.462178    0.086396    2.053590 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.053590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687465   19.635508   library setup time
                                             19.635508   data required time
---------------------------------------------------------------------------------------------
                                             19.635508   data required time
                                             -2.053590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.581919   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.462086    0.086266    2.053460 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.053460   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687434   19.635540   library setup time
                                             19.635540   data required time
---------------------------------------------------------------------------------------------
                                             19.635540   data required time
                                             -2.053460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.582081   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.461953    0.086077    2.053271 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.053271   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687389   19.635584   library setup time
                                             19.635584   data required time
---------------------------------------------------------------------------------------------
                                             19.635584   data required time
                                             -2.053271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.582314   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.461732    0.085765    2.052959 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.052959   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687314   19.635658   library setup time
                                             19.635658   data required time
---------------------------------------------------------------------------------------------
                                             19.635658   data required time
                                             -2.052959   data arrival time
---------------------------------------------------------------------------------------------
                                             17.582701   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.461515    0.085457    2.052651 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.052651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687241   19.635733   library setup time
                                             19.635733   data required time
---------------------------------------------------------------------------------------------
                                             19.635733   data required time
                                             -2.052651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583082   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.461235    0.085057    2.052251 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.052251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687146   19.635828   library setup time
                                             19.635828   data required time
---------------------------------------------------------------------------------------------
                                             19.635828   data required time
                                             -2.052251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.583576   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.445835    0.073435    2.032364 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.032364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.682981   19.661755   library setup time
                                             19.661755   data required time
---------------------------------------------------------------------------------------------
                                             19.661755   data required time
                                             -2.032364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629391   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.445377    0.072713    2.031642 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.031642   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.682826   19.661909   library setup time
                                             19.661909   data required time
---------------------------------------------------------------------------------------------
                                             19.661909   data required time
                                             -2.031642   data arrival time
---------------------------------------------------------------------------------------------
                                             17.630266   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.337482    0.016340    1.626670 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.543773    0.424897    0.332259    1.958929 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.444886    0.071929    2.030858 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.030858   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.682660   19.662075   library setup time
                                             19.662075   data required time
---------------------------------------------------------------------------------------------
                                             19.662075   data required time
                                             -2.030858   data arrival time
---------------------------------------------------------------------------------------------
                                             17.631216   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.441670    0.049468    2.016662 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.016662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.681571   19.663164   library setup time
                                             19.663164   data required time
---------------------------------------------------------------------------------------------
                                             19.663164   data required time
                                             -2.016662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.646502   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.439944    0.044755    2.011949 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.011949   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.680987   19.663748   library setup time
                                             19.663748   data required time
---------------------------------------------------------------------------------------------
                                             19.663748   data required time
                                             -2.011949   data arrival time
---------------------------------------------------------------------------------------------
                                             17.651800   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.334631    0.015211    1.614452 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.555715    0.433192    0.352742    1.967194 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.438535    0.040374    2.007568 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.007568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.680510   19.664225   library setup time
                                             19.664225   data required time
---------------------------------------------------------------------------------------------
                                             19.664225   data required time
                                             -2.007568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.656656   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.135187    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009698    0.009698 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125090    0.134788 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703    0.146491 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345680    0.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075    0.600245 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.020580    0.081898    0.332572    0.932818 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.081932    0.001574    0.934392 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000376    0.011540    0.065039    0.999431 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.011540    0.000004    0.999435 v wbs_ack_o (out)
                                              0.999435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -0.999435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750566   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.557348    0.140695    1.887320 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              1.887320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.714033   19.650581   library setup time
                                             19.650581   data required time
---------------------------------------------------------------------------------------------
                                             19.650581   data required time
                                             -1.887320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763262   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.557167    0.140495    1.887120 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              1.887120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713995   19.650621   library setup time
                                             19.650621   data required time
---------------------------------------------------------------------------------------------
                                             19.650621   data required time
                                             -1.887120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763502   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.556844    0.140139    1.886764 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              1.886764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713925   19.650690   library setup time
                                             19.650690   data required time
---------------------------------------------------------------------------------------------
                                             19.650690   data required time
                                             -1.886764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763926   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.556360    0.139604    1.886228 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              1.886228   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713821   19.650793   library setup time
                                             19.650793   data required time
---------------------------------------------------------------------------------------------
                                             19.650793   data required time
                                             -1.886228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764565   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.613710    0.244451    1.865943 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              1.865943   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.727581   19.631262   library setup time
                                             19.631262   data required time
---------------------------------------------------------------------------------------------
                                             19.631262   data required time
                                             -1.865943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765318   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.555714    0.138888    1.885513 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              1.885513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713683   19.650932   library setup time
                                             19.650932   data required time
---------------------------------------------------------------------------------------------
                                             19.650932   data required time
                                             -1.885513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765419   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.608449    0.240477    1.861970 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              1.861970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.726260   19.627811   library setup time
                                             19.627811   data required time
---------------------------------------------------------------------------------------------
                                             19.627811   data required time
                                             -1.861970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765841   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.554392    0.137419    1.884043 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              1.884043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713400   19.651217   library setup time
                                             19.651217   data required time
---------------------------------------------------------------------------------------------
                                             19.651217   data required time
                                             -1.884043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767174   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.655221    0.285002    1.866606 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              1.866606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.738517   19.634117   library setup time
                                             19.634117   data required time
---------------------------------------------------------------------------------------------
                                             19.634117   data required time
                                             -1.866606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767511   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.549003    0.130200    1.884540 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              1.884540   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.712244   19.652370   library setup time
                                             19.652370   data required time
---------------------------------------------------------------------------------------------
                                             19.652370   data required time
                                             -1.884540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767830   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.615842    0.246057    1.867549 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              1.867549   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.729051   19.635565   library setup time
                                             19.635565   data required time
---------------------------------------------------------------------------------------------
                                             19.635565   data required time
                                             -1.867549   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768015   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.548849    0.130020    1.884361 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              1.884361   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.712211   19.652405   library setup time
                                             19.652405   data required time
---------------------------------------------------------------------------------------------
                                             19.652405   data required time
                                             -1.884361   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768044   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.548340    0.129428    1.883768 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              1.883768   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.712102   19.652514   library setup time
                                             19.652514   data required time
---------------------------------------------------------------------------------------------
                                             19.652514   data required time
                                             -1.883768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768745   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.552955    0.135811    1.882435 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              1.882435   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.713091   19.651524   library setup time
                                             19.651524   data required time
---------------------------------------------------------------------------------------------
                                             19.651524   data required time
                                             -1.882435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769089   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.547651    0.128623    1.882964 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              1.882964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.711954   19.652660   library setup time
                                             19.652660   data required time
---------------------------------------------------------------------------------------------
                                             19.652660   data required time
                                             -1.882964   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769697   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.547084    0.127959    1.882299 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              1.882299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.711833   19.652782   library setup time
                                             19.652782   data required time
---------------------------------------------------------------------------------------------
                                             19.652782   data required time
                                             -1.882299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770485   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.546327    0.127069    1.881409 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              1.881409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.711671   19.652945   library setup time
                                             19.652945   data required time
---------------------------------------------------------------------------------------------
                                             19.652945   data required time
                                             -1.881409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771536   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.545247    0.125793    1.880133 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              1.880133   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.711439   19.653175   library setup time
                                             19.653175   data required time
---------------------------------------------------------------------------------------------
                                             19.653175   data required time
                                             -1.880133   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773043   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.618651    0.248167    1.869660 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              1.869660   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.729895   19.642740   library setup time
                                             19.642740   data required time
---------------------------------------------------------------------------------------------
                                             19.642740   data required time
                                             -1.869660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773079   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.640266    0.274458    1.856062 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              1.856062   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.734809   19.629807   library setup time
                                             19.629807   data required time
---------------------------------------------------------------------------------------------
                                             19.629807   data required time
                                             -1.856062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.773745   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.589656    0.237445    1.844403 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              1.844403   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.721829   19.632242   library setup time
                                             19.632242   data required time
---------------------------------------------------------------------------------------------
                                             19.632242   data required time
                                             -1.844403   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787842   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.593200    0.240078    1.847036 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              1.847036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.722745   19.636097   library setup time
                                             19.636097   data required time
---------------------------------------------------------------------------------------------
                                             19.636097   data required time
                                             -1.847036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789061   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.528365    0.156154    1.856966 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              1.856966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.707377   19.646694   library setup time
                                             19.646694   data required time
---------------------------------------------------------------------------------------------
                                             19.646694   data required time
                                             -1.856966   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789728   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.597118    0.242980    1.849938 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              1.849938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.724636   19.639978   library setup time
                                             19.639978   data required time
---------------------------------------------------------------------------------------------
                                             19.639978   data required time
                                             -1.849938   data arrival time
---------------------------------------------------------------------------------------------
                                             17.790043   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.533659    0.161121    1.861933 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              1.861933   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.709674   19.654942   library setup time
                                             19.654942   data required time
---------------------------------------------------------------------------------------------
                                             19.654942   data required time
                                             -1.861933   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793009   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.577451    0.229220    1.810824 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.810824   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.718531   19.604443   library setup time
                                             19.604443   data required time
---------------------------------------------------------------------------------------------
                                             19.604443   data required time
                                             -1.810824   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793619   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.599745    0.244920    1.851878 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              1.851878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.725437   19.647196   library setup time
                                             19.647196   data required time
---------------------------------------------------------------------------------------------
                                             19.647196   data required time
                                             -1.851878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795319   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.514080    0.146202    1.851794 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              1.851794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.704009   19.650063   library setup time
                                             19.650063   data required time
---------------------------------------------------------------------------------------------
                                             19.650063   data required time
                                             -1.851794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798267   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.535770    0.163085    1.863896 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              1.863896   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.710353   19.662281   library setup time
                                             19.662281   data required time
---------------------------------------------------------------------------------------------
                                             19.662281   data required time
                                             -1.863896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798386   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.512674    0.154009    1.851773 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              1.851773   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.703677   19.650394   library setup time
                                             19.650394   data required time
---------------------------------------------------------------------------------------------
                                             19.650394   data required time
                                             -1.851773   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798620   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.516672    0.148680    1.854271 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              1.854271   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.704700   19.654142   library setup time
                                             19.654142   data required time
---------------------------------------------------------------------------------------------
                                             19.654142   data required time
                                             -1.854271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799871   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.601102    0.246496    1.828100 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.828100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.724528   19.629543   library setup time
                                             19.629543   data required time
---------------------------------------------------------------------------------------------
                                             19.629543   data required time
                                             -1.828100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801443   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.517706    0.158676    1.856441 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              1.856441   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.705913   19.658703   library setup time
                                             19.658703   data required time
---------------------------------------------------------------------------------------------
                                             19.658703   data required time
                                             -1.856441   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802263   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.518555    0.146723    1.847535 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              1.847535   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.705144   19.653698   library setup time
                                             19.653698   data required time
---------------------------------------------------------------------------------------------
                                             19.653698   data required time
                                             -1.847535   data arrival time
---------------------------------------------------------------------------------------------
                                             17.806162   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.584390    0.234324    1.815929 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.815929   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.721213   19.623522   library setup time
                                             19.623522   data required time
---------------------------------------------------------------------------------------------
                                             19.623522   data required time
                                             -1.815929   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807592   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.519730    0.160538    1.858303 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              1.858303   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.706572   19.666063   library setup time
                                             19.666063   data required time
---------------------------------------------------------------------------------------------
                                             19.666063   data required time
                                             -1.858303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807760   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.499662    0.142087    1.840882 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.840882   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.700566   19.653503   library setup time
                                             19.653503   data required time
---------------------------------------------------------------------------------------------
                                             19.653503   data required time
                                             -1.840882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812622   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.503282    0.145550    1.844344 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.844344   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.701543   19.657299   library setup time
                                             19.657299   data required time
---------------------------------------------------------------------------------------------
                                             19.657299   data required time
                                             -1.844344   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812956   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.509082    0.141378    1.846969 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.846969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.703879   19.660736   library setup time
                                             19.660736   data required time
---------------------------------------------------------------------------------------------
                                             19.660736   data required time
                                             -1.846969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813766   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.506244    0.148379    1.847173 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              1.847173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.703210   19.661406   library setup time
                                             19.661406   data required time
---------------------------------------------------------------------------------------------
                                             19.661406   data required time
                                             -1.847173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814232   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.503153    0.144959    1.842723 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.842723   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.701513   19.657330   library setup time
                                             19.657330   data required time
---------------------------------------------------------------------------------------------
                                             19.657330   data required time
                                             -1.842723   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814606   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.587131    0.236333    1.817937 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.817937   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.722064   19.632580   library setup time
                                             19.632580   data required time
---------------------------------------------------------------------------------------------
                                             19.632580   data required time
                                             -1.817937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.814644   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.506175    0.158739    1.835567 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.835567   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.702145   19.651926   library setup time
                                             19.651926   data required time
---------------------------------------------------------------------------------------------
                                             19.651926   data required time
                                             -1.835567   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816360   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.509552    0.078168    1.824793 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.824793   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.703364   19.641371   library setup time
                                             19.641371   data required time
---------------------------------------------------------------------------------------------
                                             19.641371   data required time
                                             -1.824793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816578   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.590081    0.238475    1.820079 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.820079   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.722009   19.636833   library setup time
                                             19.636833   data required time
---------------------------------------------------------------------------------------------
                                             19.636833   data required time
                                             -1.820079   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816753   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002487    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000059    0.000030    1.000030 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008626    0.076976    0.395931    1.395961 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.076976    0.000273    1.396234 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527646    0.369247    0.185370    1.581604 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.558146    0.214852    1.796456 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.796456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.714027   19.613386   library setup time
                                             19.613386   data required time
---------------------------------------------------------------------------------------------
                                             19.613386   data required time
                                             -1.796456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816931   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.511683    0.143897    1.849488 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              1.849488   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.704674   19.667961   library setup time
                                             19.667961   data required time
---------------------------------------------------------------------------------------------
                                             19.667961   data required time
                                             -1.849488   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818472   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.512629    0.164467    1.841295 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.841295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.704716   19.659899   library setup time
                                             19.659899   data required time
---------------------------------------------------------------------------------------------
                                             19.659899   data required time
                                             -1.841295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818604   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.508132    0.150250    1.849044 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              1.849044   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.703837   19.668797   library setup time
                                             19.668797   data required time
---------------------------------------------------------------------------------------------
                                             19.668797   data required time
                                             -1.849044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.507915    0.075237    1.821862 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.821862   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.703013   19.641722   library setup time
                                             19.641722   data required time
---------------------------------------------------------------------------------------------
                                             19.641722   data required time
                                             -1.821862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819860   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.505957    0.067677    1.822017 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.822017   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702593   19.642141   library setup time
                                             19.642141   data required time
---------------------------------------------------------------------------------------------
                                             19.642141   data required time
                                             -1.822017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820124   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.493885    0.147270    1.834912 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.834912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.698469   19.655602   library setup time
                                             19.655602   data required time
---------------------------------------------------------------------------------------------
                                             19.655602   data required time
                                             -1.834912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820692   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.490181    0.133554    1.835937 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.835937   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.697124   19.656946   library setup time
                                             19.656946   data required time
---------------------------------------------------------------------------------------------
                                             19.656946   data required time
                                             -1.835937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821011   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.492712    0.136065    1.838448 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.838448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.698124   19.660719   library setup time
                                             19.660719   data required time
---------------------------------------------------------------------------------------------
                                             19.660719   data required time
                                             -1.838448   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822269   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.504864    0.065370    1.819710 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.819710   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702359   19.642376   library setup time
                                             19.642376   data required time
---------------------------------------------------------------------------------------------
                                             19.642376   data required time
                                             -1.819710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822664   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.506505    0.072614    1.819239 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.819239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702710   19.642023   library setup time
                                             19.642023   data required time
---------------------------------------------------------------------------------------------
                                             19.642023   data required time
                                             -1.819239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822786   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.536866    0.205059    1.790880 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.790880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.708961   19.614012   library setup time
                                             19.614012   data required time
---------------------------------------------------------------------------------------------
                                             19.614012   data required time
                                             -1.790880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823132   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.495573    0.138857    1.841240 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.841240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.700131   19.664484   library setup time
                                             19.664484   data required time
---------------------------------------------------------------------------------------------
                                             19.664484   data required time
                                             -1.841240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823244   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.515144    0.166661    1.843489 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              1.843489   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.705490   19.667143   library setup time
                                             19.667143   data required time
---------------------------------------------------------------------------------------------
                                             19.667143   data required time
                                             -1.843489   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823654   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.498893    0.151930    1.839572 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.839572   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.701336   19.663280   library setup time
                                             19.663280   data required time
---------------------------------------------------------------------------------------------
                                             19.663280   data required time
                                             -1.839572   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823708   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.493034    0.140684    1.835478 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.835478   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.698241   19.660603   library setup time
                                             19.660603   data required time
---------------------------------------------------------------------------------------------
                                             19.660603   data required time
                                             -1.835478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825125   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.505370    0.070430    1.817055 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.817055   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702467   19.642267   library setup time
                                             19.642267   data required time
---------------------------------------------------------------------------------------------
                                             19.642267   data required time
                                             -1.817055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825212   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.489349    0.137118    1.831911 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.831911   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.696822   19.657249   library setup time
                                             19.657249   data required time
---------------------------------------------------------------------------------------------
                                             19.657249   data required time
                                             -1.831911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825338   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.503721    0.062861    1.817201 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.817201   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702114   19.642620   library setup time
                                             19.642620   data required time
---------------------------------------------------------------------------------------------
                                             19.642620   data required time
                                             -1.817201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825420   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.496009    0.143513    1.838307 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.838307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.700289   19.664326   library setup time
                                             19.664326   data required time
---------------------------------------------------------------------------------------------
                                             19.664326   data required time
                                             -1.838307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826019   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.502603    0.060298    1.814638 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.814638   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701874   19.642860   library setup time
                                             19.642860   data required time
---------------------------------------------------------------------------------------------
                                             19.642860   data required time
                                             -1.814638   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.504006    0.067705    1.814330 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.814330   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.702175   19.642561   library setup time
                                             19.642561   data required time
---------------------------------------------------------------------------------------------
                                             19.642561   data required time
                                             -1.814330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828230   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.497464    0.140707    1.843090 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.843090   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.700999   19.671635   library setup time
                                             19.671635   data required time
---------------------------------------------------------------------------------------------
                                             19.671635   data required time
                                             -1.843090   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828547   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.500914    0.153795    1.841437 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.841437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.702135   19.670498   library setup time
                                             19.670498   data required time
---------------------------------------------------------------------------------------------
                                             19.670498   data required time
                                             -1.841437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829062   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.501453    0.057529    1.811870 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.811870   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701627   19.643106   library setup time
                                             19.643106   data required time
---------------------------------------------------------------------------------------------
                                             19.643106   data required time
                                             -1.811870   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831238   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.497989    0.145403    1.840196 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.840196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.701190   19.671444   library setup time
                                             19.671444   data required time
---------------------------------------------------------------------------------------------
                                             19.671444   data required time
                                             -1.840196   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831247   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.502343    0.064209    1.810833 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.810833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701818   19.642918   library setup time
                                             19.642918   data required time
---------------------------------------------------------------------------------------------
                                             19.642918   data required time
                                             -1.810833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832083   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.485133    0.143536    1.826290 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.826290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.695292   19.658779   library setup time
                                             19.658779   data required time
---------------------------------------------------------------------------------------------
                                             19.658779   data required time
                                             -1.826290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832487   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.558066    0.221237    1.807058 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.807058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.714380   19.639690   library setup time
                                             19.639690   data required time
---------------------------------------------------------------------------------------------
                                             19.639690   data required time
                                             -1.807058   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832634   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500284    0.054554    1.808895 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.808895   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701377   19.643358   library setup time
                                             19.643358   data required time
---------------------------------------------------------------------------------------------
                                             19.643358   data required time
                                             -1.808895   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834463   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.490108    0.148206    1.830960 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.830960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.698147   19.666468   library setup time
                                             19.666468   data required time
---------------------------------------------------------------------------------------------
                                             19.666468   data required time
                                             -1.830960   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835508   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.500926    0.061055    1.807680 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.807680   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701514   19.643221   library setup time
                                             19.643221   data required time
---------------------------------------------------------------------------------------------
                                             19.643221   data required time
                                             -1.807680   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835541   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.494074    0.147803    1.824631 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.824631   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.698618   19.660225   library setup time
                                             19.660225   data required time
---------------------------------------------------------------------------------------------
                                             19.660225   data required time
                                             -1.824631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835592   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.564596    0.226147    1.811967 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.811967   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.716968   19.647648   library setup time
                                             19.647648   data required time
---------------------------------------------------------------------------------------------
                                             19.647648   data required time
                                             -1.811967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835680   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.485339    0.139120    1.826762 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.826762   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.695447   19.663395   library setup time
                                             19.663395   data required time
---------------------------------------------------------------------------------------------
                                             19.663395   data required time
                                             -1.826762   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836632   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.543684    0.210305    1.796125 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.796125   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.711616   19.633120   library setup time
                                             19.633120   data required time
---------------------------------------------------------------------------------------------
                                             19.633120   data required time
                                             -1.796125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836994   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.499112    0.051371    1.805712 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.805712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.701015   19.643719   library setup time
                                             19.643719   data required time
---------------------------------------------------------------------------------------------
                                             19.643719   data required time
                                             -1.805712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838007   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.478755    0.143349    1.822490 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.822490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.692977   19.661095   library setup time
                                             19.661095   data required time
---------------------------------------------------------------------------------------------
                                             19.661095   data required time
                                             -1.822490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838604   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.484183    0.145566    1.825097 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.825097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.695028   19.663815   library setup time
                                             19.663815   data required time
---------------------------------------------------------------------------------------------
                                             19.663815   data required time
                                             -1.825097   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838718   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.480405    0.142071    1.821601 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.821601   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.693576   19.660496   library setup time
                                             19.660496   data required time
---------------------------------------------------------------------------------------------
                                             19.660496   data required time
                                             -1.821601   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838896   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.487234    0.148367    1.827897 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.827897   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.697104   19.667511   library setup time
                                             19.667511   data required time
---------------------------------------------------------------------------------------------
                                             19.667511   data required time
                                             -1.827897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839613   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.467393    0.123813    1.825235 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.825235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.688852   19.665220   library setup time
                                             19.665220   data required time
---------------------------------------------------------------------------------------------
                                             19.665220   data required time
                                             -1.825235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839985   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.492122    0.150080    1.832834 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.832834   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.699060   19.673574   library setup time
                                             19.673574   data required time
---------------------------------------------------------------------------------------------
                                             19.673574   data required time
                                             -1.832834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840738   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.567216    0.228107    1.813928 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.813928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.717767   19.654867   library setup time
                                             19.654867   data required time
---------------------------------------------------------------------------------------------
                                             19.654867   data required time
                                             -1.813928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840940   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.498749    0.055803    1.802428 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.802428   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.700892   19.643843   library setup time
                                             19.643843   data required time
---------------------------------------------------------------------------------------------
                                             19.643843   data required time
                                             -1.802428   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841413   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.502463    0.064468    1.811093 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.811093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.702049   19.652597   library setup time
                                             19.652597   data required time
---------------------------------------------------------------------------------------------
                                             19.652597   data required time
                                             -1.811093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841503   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.502402    0.064336    1.810961 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.810961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.702036   19.652609   library setup time
                                             19.652609   data required time
---------------------------------------------------------------------------------------------
                                             19.652609   data required time
                                             -1.810961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841648   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.483698    0.148006    1.827147 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.827147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.695820   19.668795   library setup time
                                             19.668795   data required time
---------------------------------------------------------------------------------------------
                                             19.668795   data required time
                                             -1.827147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841648   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.497953    0.047974    1.802315 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.802315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.700623   19.644114   library setup time
                                             19.644114   data required time
---------------------------------------------------------------------------------------------
                                             19.644114   data required time
                                             -1.802315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.841799   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.502201    0.063901    1.810525 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.810525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701993   19.652651   library setup time
                                             19.652651   data required time
---------------------------------------------------------------------------------------------
                                             19.652651   data required time
                                             -1.810525   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842127   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.469236    0.125701    1.827124 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.827124   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.689602   19.669241   library setup time
                                             19.669241   data required time
---------------------------------------------------------------------------------------------
                                             19.669241   data required time
                                             -1.827124   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842117   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.501969    0.063394    1.810019 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.810019   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701943   19.652700   library setup time
                                             19.652700   data required time
---------------------------------------------------------------------------------------------
                                             19.652700   data required time
                                             -1.810019   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842682   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500494    0.055101    1.809442 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.809442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701627   19.653017   library setup time
                                             19.653017   data required time
---------------------------------------------------------------------------------------------
                                             19.653017   data required time
                                             -1.809442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843576   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.501605    0.062589    1.809214 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.809214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701865   19.652779   library setup time
                                             19.652779   data required time
---------------------------------------------------------------------------------------------
                                             19.652779   data required time
                                             -1.809214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843565   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500418    0.054905    1.809245 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.809245   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701610   19.653034   library setup time
                                             19.653034   data required time
---------------------------------------------------------------------------------------------
                                             19.653034   data required time
                                             -1.809245   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843790   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.520655    0.192415    1.778236 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.778236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.705187   19.622229   library setup time
                                             19.622229   data required time
---------------------------------------------------------------------------------------------
                                             19.622229   data required time
                                             -1.778236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.843992   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.546342    0.212338    1.798158 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.798158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.712447   19.642199   library setup time
                                             19.642199   data required time
---------------------------------------------------------------------------------------------
                                             19.642199   data required time
                                             -1.798158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844040   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500268    0.054511    1.808851 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.808851   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701578   19.653067   library setup time
                                             19.653067   data required time
---------------------------------------------------------------------------------------------
                                             19.653067   data required time
                                             -1.808851   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844215   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.489290    0.150243    1.829774 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.829774   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.698032   19.674603   library setup time
                                             19.674603   data required time
---------------------------------------------------------------------------------------------
                                             19.674603   data required time
                                             -1.829774   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844828   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500043    0.053916    1.808256 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.808256   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701530   19.653114   library setup time
                                             19.653114   data required time
---------------------------------------------------------------------------------------------
                                             19.653114   data required time
                                             -1.808256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844858   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.501088    0.061423    1.808048 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.808048   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701754   19.652891   library setup time
                                             19.652891   data required time
---------------------------------------------------------------------------------------------
                                             19.652891   data required time
                                             -1.808048   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844845   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.499767    0.053177    1.807517 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.807517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701442   19.653202   library setup time
                                             19.653202   data required time
---------------------------------------------------------------------------------------------
                                             19.653202   data required time
                                             -1.807517   data arrival time
---------------------------------------------------------------------------------------------
                                             17.845684   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.500539    0.060159    1.806784 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.806784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701636   19.653009   library setup time
                                             19.653009   data required time
---------------------------------------------------------------------------------------------
                                             19.653009   data required time
                                             -1.806784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.846224   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.499376    0.052107    1.806447 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.806447   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701310   19.653336   library setup time
                                             19.653336   data required time
---------------------------------------------------------------------------------------------
                                             19.653336   data required time
                                             -1.806447   data arrival time
---------------------------------------------------------------------------------------------
                                             17.846889   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.485730    0.149869    1.829011 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.829011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.696740   19.675894   library setup time
                                             19.675894   data required time
---------------------------------------------------------------------------------------------
                                             19.675894   data required time
                                             -1.829011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.846884   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000074    0.000037    1.000037 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.074438    0.000242    1.394248 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508829    0.364505    0.191573    1.585820 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.547724    0.213393    1.799213 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.799213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.712022   19.646820   library setup time
                                             19.646820   data required time
---------------------------------------------------------------------------------------------
                                             19.646820   data required time
                                             -1.799213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847607   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003143    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.074508    0.000242    1.394311 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.633144    0.489077    0.352313    1.746625 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.499983    0.058847    1.805472 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.805472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701515   19.653130   library setup time
                                             19.653130   data required time
---------------------------------------------------------------------------------------------
                                             19.653130   data required time
                                             -1.805472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847658   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498971    0.050973    1.805313 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.805313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701173   19.653473   library setup time
                                             19.653473   data required time
---------------------------------------------------------------------------------------------
                                             19.653473   data required time
                                             -1.805313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.848160   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003140    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000085    0.000043    1.000043 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.074508    0.000242    1.394311 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.631494    0.490962    0.360029    1.754340 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.498513    0.049649    1.803990 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.803990   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.701017   19.653627   library setup time
                                             19.653627   data required time
---------------------------------------------------------------------------------------------
                                             19.653627   data required time
                                             -1.803990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849636   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.475683    0.134519    1.817273 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.817273   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.691942   19.666901   library setup time
                                             19.666901   data required time
---------------------------------------------------------------------------------------------
                                             19.666901   data required time
                                             -1.817273   data arrival time
---------------------------------------------------------------------------------------------
                                             17.849627   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.450957    0.088996    1.819656 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.819656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.682886   19.671185   library setup time
                                             19.671185   data required time
---------------------------------------------------------------------------------------------
                                             19.671185   data required time
                                             -1.819656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.851528   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.452456    0.091137    1.821796 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.821796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.683511   19.675333   library setup time
                                             19.675333   data required time
---------------------------------------------------------------------------------------------
                                             19.675333   data required time
                                             -1.821796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853537   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.453690    0.122639    1.815101 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.815101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.683878   19.670193   library setup time
                                             19.670193   data required time
---------------------------------------------------------------------------------------------
                                             19.670193   data required time
                                             -1.815101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.855093   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.468975    0.134153    1.813295 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.813295   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.689507   19.669334   library setup time
                                             19.669334   data required time
---------------------------------------------------------------------------------------------
                                             19.669334   data required time
                                             -1.813295   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856041   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.462112    0.118348    1.819770 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.819770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.687985   19.676630   library setup time
                                             19.676630   data required time
---------------------------------------------------------------------------------------------
                                             19.676630   data required time
                                             -1.819770   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856859   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.458491    0.127361    1.819823 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.819823   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.686670   19.677946   library setup time
                                             19.677946   data required time
---------------------------------------------------------------------------------------------
                                             19.677946   data required time
                                             -1.819823   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858122   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.454696    0.123634    1.816097 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.816097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.684324   19.674519   library setup time
                                             19.674519   data required time
---------------------------------------------------------------------------------------------
                                             19.674519   data required time
                                             -1.816097   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858423   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.464508    0.120850    1.822273 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.822273   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.689036   19.683598   library setup time
                                             19.683598   data required time
---------------------------------------------------------------------------------------------
                                             19.683598   data required time
                                             -1.822273   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861326   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.460470    0.129284    1.821747 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.821747   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.687570   19.685062   library setup time
                                             19.685062   data required time
---------------------------------------------------------------------------------------------
                                             19.685062   data required time
                                             -1.821747   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863317   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.436738    0.074264    1.805393 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.805393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.677725   19.676346   library setup time
                                             19.676346   data required time
---------------------------------------------------------------------------------------------
                                             19.676346   data required time
                                             -1.805393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870953   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.432459    0.042414    1.774350 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.774350   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.675751   19.647223   library setup time
                                             19.647223   data required time
---------------------------------------------------------------------------------------------
                                             19.647223   data required time
                                             -1.774350   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872873   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.437672    0.075857    1.806986 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.806986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.678144   19.680698   library setup time
                                             19.680698   data required time
---------------------------------------------------------------------------------------------
                                             19.680698   data required time
                                             -1.806986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873713   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.431656    0.051616    1.773527 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.773527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.675459   19.647514   library setup time
                                             19.647514   data required time
---------------------------------------------------------------------------------------------
                                             19.647514   data required time
                                             -1.773527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873987   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.433399    0.045184    1.777120 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.777120   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.676141   19.651276   library setup time
                                             19.651276   data required time
---------------------------------------------------------------------------------------------
                                             19.651276   data required time
                                             -1.777120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874155   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.482571    0.137455    1.758948 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.758948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.693990   19.633425   library setup time
                                             19.633425   data required time
---------------------------------------------------------------------------------------------
                                             19.633425   data required time
                                             -1.758948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.874477   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.433367    0.114533    1.802245 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.802245   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.676501   19.677570   library setup time
                                             19.677570   data required time
---------------------------------------------------------------------------------------------
                                             19.677570   data required time
                                             -1.802245   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875324   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.434204    0.049858    1.770060 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.770060   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.676384   19.646591   library setup time
                                             19.646591   data required time
---------------------------------------------------------------------------------------------
                                             19.646591   data required time
                                             -1.770060   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876532   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.434768    0.115950    1.803662 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.803662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.677090   19.681751   library setup time
                                             19.681751   data required time
---------------------------------------------------------------------------------------------
                                             19.681751   data required time
                                             -1.803662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878090   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.438076    0.119263    1.806975 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.806975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.679260   19.685356   library setup time
                                             19.685356   data required time
---------------------------------------------------------------------------------------------
                                             19.685356   data required time
                                             -1.806975   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878380   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.475167    0.130679    1.752171 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.752171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.691254   19.631721   library setup time
                                             19.631721   data required time
---------------------------------------------------------------------------------------------
                                             19.631721   data required time
                                             -1.752171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879549   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.439823    0.060714    1.792651 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.792651   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.678845   19.675226   library setup time
                                             19.675226   data required time
---------------------------------------------------------------------------------------------
                                             19.675226   data required time
                                             -1.792651   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882574   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.440873    0.070302    1.792213 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.792213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.679226   19.674845   library setup time
                                             19.674845   data required time
---------------------------------------------------------------------------------------------
                                             19.674845   data required time
                                             -1.792213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882633   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.443967    0.070142    1.790345 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.790345   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.680349   19.673723   library setup time
                                             19.673723   data required time
---------------------------------------------------------------------------------------------
                                             19.673723   data required time
                                             -1.790345   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883379   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.440022    0.121193    1.808905 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.808905   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.680148   19.692486   library setup time
                                             19.692486   data required time
---------------------------------------------------------------------------------------------
                                             19.692486   data required time
                                             -1.808905   data arrival time
---------------------------------------------------------------------------------------------
                                             17.883581   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.418961    0.047282    1.767912 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.767912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.670851   19.652122   library setup time
                                             19.652122   data required time
---------------------------------------------------------------------------------------------
                                             19.652122   data required time
                                             -1.767912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884211   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.423834    0.079061    1.796697 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.796697   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.673041   19.681030   library setup time
                                             19.681030   data required time
---------------------------------------------------------------------------------------------
                                             19.681030   data required time
                                             -1.796697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884333   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.440968    0.063083    1.795020 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.795020   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.679341   19.679501   library setup time
                                             19.679501   data required time
---------------------------------------------------------------------------------------------
                                             19.679501   data required time
                                             -1.795020   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884481   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.442026    0.072303    1.794214 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.794214   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.679725   19.679117   library setup time
                                             19.679117   data required time
---------------------------------------------------------------------------------------------
                                             19.679117   data required time
                                             -1.794214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884903   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.447730    0.076551    1.796753 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.796753   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.682764   19.681850   library setup time
                                             19.681850   data required time
---------------------------------------------------------------------------------------------
                                             19.681850   data required time
                                             -1.796753   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885098   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.444985    0.071930    1.792132 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.792132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.680799   19.678043   library setup time
                                             19.678043   data required time
---------------------------------------------------------------------------------------------
                                             19.678043   data required time
                                             -1.792132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885910   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.443868    0.075397    1.797308 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.797308   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.681362   19.683252   library setup time
                                             19.683252   data required time
---------------------------------------------------------------------------------------------
                                             19.683252   data required time
                                             -1.797308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885946   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.425404    0.081463    1.799099 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.799099   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.673691   19.685152   library setup time
                                             19.685152   data required time
---------------------------------------------------------------------------------------------
                                             19.685152   data required time
                                             -1.799099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886053   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.419746    0.049277    1.769908 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.769908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.671184   19.656231   library setup time
                                             19.656231   data required time
---------------------------------------------------------------------------------------------
                                             19.656231   data required time
                                             -1.769908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886324   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.485839    0.140405    1.761898 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.761898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.696175   19.648560   library setup time
                                             19.648560   data required time
---------------------------------------------------------------------------------------------
                                             19.648560   data required time
                                             -1.761898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886662   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.442921    0.054412    1.755223 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.755223   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.679549   19.643425   library setup time
                                             19.643425   data required time
---------------------------------------------------------------------------------------------
                                             19.643425   data required time
                                             -1.755223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888201   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.433976    0.056914    1.778825 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.778825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.677349   19.667385   library setup time
                                             19.667385   data required time
---------------------------------------------------------------------------------------------
                                             19.667385   data required time
                                             -1.778825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888561   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.428030    0.041871    1.763782 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.763782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.674192   19.653223   library setup time
                                             19.653223   data required time
---------------------------------------------------------------------------------------------
                                             19.653223   data required time
                                             -1.763782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889442   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.449124    0.078793    1.798995 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.798995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.683452   19.689182   library setup time
                                             19.689182   data required time
---------------------------------------------------------------------------------------------
                                             19.689182   data required time
                                             -1.798995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890188   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.431139    0.041307    1.761509 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.761509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.675320   19.652096   library setup time
                                             19.652096   data required time
---------------------------------------------------------------------------------------------
                                             19.652096   data required time
                                             -1.761509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890587   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.422765    0.075771    1.759906 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.759906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.672232   19.650742   library setup time
                                             19.650742   data required time
---------------------------------------------------------------------------------------------
                                             19.650742   data required time
                                             -1.759906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890837   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.436469    0.055256    1.775458 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.775458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.678254   19.666481   library setup time
                                             19.666481   data required time
---------------------------------------------------------------------------------------------
                                             19.666481   data required time
                                             -1.775458   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891022   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.445114    0.077423    1.799334 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.799334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.681996   19.690638   library setup time
                                             19.690638   data required time
---------------------------------------------------------------------------------------------
                                             19.690638   data required time
                                             -1.799334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891304   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.416501    0.086428    1.791833 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.791833   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.670379   19.683691   library setup time
                                             19.683691   data required time
---------------------------------------------------------------------------------------------
                                             19.683691   data required time
                                             -1.791833   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891859   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.463587    0.136348    1.743306 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.743306   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.687050   19.635923   library setup time
                                             19.635923   data required time
---------------------------------------------------------------------------------------------
                                             19.635923   data required time
                                             -1.743306   data arrival time
---------------------------------------------------------------------------------------------
                                             17.892618   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.424220    0.077859    1.761995 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.761995   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.672809   19.654606   library setup time
                                             19.654606   data required time
---------------------------------------------------------------------------------------------
                                             19.654606   data required time
                                             -1.761995   data arrival time
---------------------------------------------------------------------------------------------
                                             17.892611   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.422453    0.027511    1.758170 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.758170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.672119   19.650856   library setup time
                                             19.650856   data required time
---------------------------------------------------------------------------------------------
                                             19.650856   data required time
                                             -1.758170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.892685   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002930    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000073    0.000036    1.000036 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008630    0.077001    0.395963    1.395999 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077001    0.000261    1.396260 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545987    0.395167    0.225233    1.621493 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.488474    0.142765    1.764257 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.764257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.697337   19.657307   library setup time
                                             19.657307   data required time
---------------------------------------------------------------------------------------------
                                             19.657307   data required time
                                             -1.764257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893049   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.423264    0.031170    1.761829 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.761829   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.672461   19.654953   library setup time
                                             19.654953   data required time
---------------------------------------------------------------------------------------------
                                             19.654953   data required time
                                             -1.761829   data arrival time
---------------------------------------------------------------------------------------------
                                             17.893124   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.417857    0.088257    1.793662 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.793662   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.670951   19.687891   library setup time
                                             19.687891   data required time
---------------------------------------------------------------------------------------------
                                             19.687891   data required time
                                             -1.793662   data arrival time
---------------------------------------------------------------------------------------------
                                             17.894228   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.412311    0.047061    1.759898 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.759898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.668437   19.654537   library setup time
                                             19.654537   data required time
---------------------------------------------------------------------------------------------
                                             19.654537   data required time
                                             -1.759898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.894640   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.405097    0.045289    1.762240 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.762240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.665818   19.657156   library setup time
                                             19.657156   data required time
---------------------------------------------------------------------------------------------
                                             19.657156   data required time
                                             -1.762240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.894917   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002521    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000059    0.000030    1.000030 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008784    0.078078    0.396782    1.396811 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078078    0.000282    1.397093 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537303    0.421771    0.324817    1.721911 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.434927    0.058943    1.780853 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.780853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.677899   19.676746   library setup time
                                             19.676746   data required time
---------------------------------------------------------------------------------------------
                                             19.676746   data required time
                                             -1.780853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895893   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.413388    0.049740    1.762577 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.762577   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.668877   19.658539   library setup time
                                             19.658539   data required time
---------------------------------------------------------------------------------------------
                                             19.658539   data required time
                                             -1.762577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895960   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.406146    0.047977    1.764927 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.764927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.666248   19.661167   library setup time
                                             19.661167   data required time
---------------------------------------------------------------------------------------------
                                             19.661167   data required time
                                             -1.764927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896240   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.441265    0.050702    1.751514 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.751514   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.678996   19.648418   library setup time
                                             19.648418   data required time
---------------------------------------------------------------------------------------------
                                             19.648418   data required time
                                             -1.751514   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896904   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.411880    0.080805    1.788339 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.788339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.668701   19.685369   library setup time
                                             19.685369   data required time
---------------------------------------------------------------------------------------------
                                             19.685369   data required time
                                             -1.788339   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897030   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.437793    0.056276    1.788213 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.788213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.679157   19.685459   library setup time
                                             19.685459   data required time
---------------------------------------------------------------------------------------------
                                             19.685459   data required time
                                             -1.788213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897247   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.407142    0.036206    1.758658 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.758658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.666561   19.656414   library setup time
                                             19.656414   data required time
---------------------------------------------------------------------------------------------
                                             19.656414   data required time
                                             -1.758658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.897757   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.417139    0.023580    1.754710 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.754710   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.670189   19.652784   library setup time
                                             19.652784   data required time
---------------------------------------------------------------------------------------------
                                             19.652784   data required time
                                             -1.754710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898075   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000074    0.000037    1.000037 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.074438    0.000242    1.394248 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541728    0.425119    0.325954    1.720202 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.437403    0.057324    1.777527 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.777527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.678798   19.675848   library setup time
                                             19.675848   data required time
---------------------------------------------------------------------------------------------
                                             19.675848   data required time
                                             -1.777527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898319   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.425201    0.061351    1.781981 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.781981   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.673537   19.680534   library setup time
                                             19.680534   data required time
---------------------------------------------------------------------------------------------
                                             19.680534   data required time
                                             -1.781981   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898554   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.417711    0.026626    1.757756 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.757756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.670446   19.656969   library setup time
                                             19.656969   data required time
---------------------------------------------------------------------------------------------
                                             19.656969   data required time
                                             -1.757756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899214   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.413199    0.082704    1.790238 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.790238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.669260   19.689583   library setup time
                                             19.689583   data required time
---------------------------------------------------------------------------------------------
                                             19.689583   data required time
                                             -1.790238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899343   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.407878    0.038626    1.761078 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.761078   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.666876   19.660538   library setup time
                                             19.660538   data required time
---------------------------------------------------------------------------------------------
                                             19.660538   data required time
                                             -1.761078   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899460   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.426315    0.063538    1.784168 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.784168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.674022   19.684822   library setup time
                                             19.684822   data required time
---------------------------------------------------------------------------------------------
                                             19.684822   data required time
                                             -1.784168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900654   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.446265    0.061091    1.761902 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.761902   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.681810   19.662924   library setup time
                                             19.662924   data required time
---------------------------------------------------------------------------------------------
                                             19.662924   data required time
                                             -1.761902   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901022   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.434791    0.091831    1.775967 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.775967   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.677018   19.677053   library setup time
                                             19.677053   data required time
---------------------------------------------------------------------------------------------
                                             19.677053   data required time
                                             -1.775967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901087   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.472639    0.144297    1.751255 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.751255   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.691384   19.653351   library setup time
                                             19.653351   data required time
---------------------------------------------------------------------------------------------
                                             19.653351   data required time
                                             -1.751255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902096   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.438867    0.058665    1.790602 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.790602   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679729   19.692905   library setup time
                                             19.692905   data required time
---------------------------------------------------------------------------------------------
                                             19.692905   data required time
                                             -1.790602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902304   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.425155    0.049753    1.747518 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.747518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.673099   19.649876   library setup time
                                             19.649876   data required time
---------------------------------------------------------------------------------------------
                                             19.649876   data required time
                                             -1.747518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902357   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.436392    0.093829    1.777964 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.777964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.677680   19.681162   library setup time
                                             19.681162   data required time
---------------------------------------------------------------------------------------------
                                             19.681162   data required time
                                             -1.777964   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903198   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.432025    0.038203    1.743795 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.743795   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.675593   19.647381   library setup time
                                             19.647381   data required time
---------------------------------------------------------------------------------------------
                                             19.647381   data required time
                                             -1.743795   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903587   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.429744    0.032968    1.764904 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.764904   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.675813   19.668921   library setup time
                                             19.668921   data required time
---------------------------------------------------------------------------------------------
                                             19.668921   data required time
                                             -1.764904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904016   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.402489    0.029803    1.753674 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.753674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.664871   19.658104   library setup time
                                             19.658104   data required time
---------------------------------------------------------------------------------------------
                                             19.658104   data required time
                                             -1.753674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904428   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.432764    0.040505    1.746097 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.746097   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.675910   19.651505   library setup time
                                             19.651505   data required time
---------------------------------------------------------------------------------------------
                                             19.651505   data required time
                                             -1.746097   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905407   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.423546    0.045942    1.744737 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.744737   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.672515   19.650459   library setup time
                                             19.650459   data required time
---------------------------------------------------------------------------------------------
                                             19.650459   data required time
                                             -1.744737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905724   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.403026    0.031969    1.755841 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.755841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.665115   19.662298   library setup time
                                             19.662298   data required time
---------------------------------------------------------------------------------------------
                                             19.662298   data required time
                                             -1.755841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906460   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002698    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000065    0.000033    1.000033 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008190    0.073939    0.393580    1.393612 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.073939    0.000239    1.393851 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.570081    0.432217    0.306961    1.700812 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.447649    0.063621    1.764433 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.764433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.682518   19.672127   library setup time
                                             19.672127   data required time
---------------------------------------------------------------------------------------------
                                             19.672127   data required time
                                             -1.764433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907696   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.424674    0.048644    1.746409 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.746409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.672973   19.654442   library setup time
                                             19.654442   data required time
---------------------------------------------------------------------------------------------
                                             19.654442   data required time
                                             -1.746409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908033   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.475161    0.146478    1.753436 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.753436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.692504   19.662142   library setup time
                                             19.662142   data required time
---------------------------------------------------------------------------------------------
                                             19.662142   data required time
                                             -1.753436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908705   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.469380    0.172221    1.771462 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.771462   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.691555   19.681078   library setup time
                                             19.681078   data required time
---------------------------------------------------------------------------------------------
                                             19.681078   data required time
                                             -1.771462   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909616   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.468899    0.171830    1.771071 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.771071   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.691392   19.681242   library setup time
                                             19.681242   data required time
---------------------------------------------------------------------------------------------
                                             19.681242   data required time
                                             -1.771071   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910172   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.401692    0.030507    1.748144 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.748144   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.664582   19.658392   library setup time
                                             19.658392   data required time
---------------------------------------------------------------------------------------------
                                             19.658392   data required time
                                             -1.748144   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910248   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.412920    0.052173    1.774625 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.774625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.669079   19.684992   library setup time
                                             19.684992   data required time
---------------------------------------------------------------------------------------------
                                             19.684992   data required time
                                             -1.774625   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910368   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.409819    0.051725    1.775597 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.775597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.667953   19.686119   library setup time
                                             19.686119   data required time
---------------------------------------------------------------------------------------------
                                             19.686119   data required time
                                             -1.775597   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910522   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.468384    0.171411    1.770652 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.770652   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.691218   19.681416   library setup time
                                             19.681416   data required time
---------------------------------------------------------------------------------------------
                                             19.681416   data required time
                                             -1.770652   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910763   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002903    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000074    0.000037    1.000037 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393969    1.394006 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.074438    0.000242    1.394248 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519892    0.373064    0.212710    1.606958 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.452464    0.126402    1.733359 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.733359   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.683061   19.644354   library setup time
                                             19.644354   data required time
---------------------------------------------------------------------------------------------
                                             19.644354   data required time
                                             -1.733359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910994   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.416924    0.041620    1.762250 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.762250   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.671159   19.673574   library setup time
                                             19.673574   data required time
---------------------------------------------------------------------------------------------
                                             19.673574   data required time
                                             -1.762250   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911325   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.422816    0.029219    1.759878 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.759878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.673298   19.671436   library setup time
                                             19.671436   data required time
---------------------------------------------------------------------------------------------
                                             19.671436   data required time
                                             -1.759878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911558   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.467688    0.170845    1.770087 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.770087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.690982   19.681652   library setup time
                                             19.681652   data required time
---------------------------------------------------------------------------------------------
                                             19.681652   data required time
                                             -1.770087   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911566   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.417161    0.058131    1.770968 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.770968   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.670618   19.683455   library setup time
                                             19.683455   data required time
---------------------------------------------------------------------------------------------
                                             19.683455   data required time
                                             -1.770968   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912487   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.413868    0.054345    1.776797 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.776797   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.669503   19.689339   library setup time
                                             19.689339   data required time
---------------------------------------------------------------------------------------------
                                             19.689339   data required time
                                             -1.776797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912540   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.409883    0.056505    1.773456 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.773456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.667976   19.686094   library setup time
                                             19.686094   data required time
---------------------------------------------------------------------------------------------
                                             19.686094   data required time
                                             -1.773456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912640   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.410754    0.053874    1.777746 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.777746   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.668373   19.690468   library setup time
                                             19.690468   data required time
---------------------------------------------------------------------------------------------
                                             19.690468   data required time
                                             -1.777746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912722   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.402089    0.032070    1.749707 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.749707   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.664775   19.662640   library setup time
                                             19.662640   data required time
---------------------------------------------------------------------------------------------
                                             19.662640   data required time
                                             -1.749707   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912933   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.466498    0.169876    1.769118 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.769118   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.690580   19.682055   library setup time
                                             19.682055   data required time
---------------------------------------------------------------------------------------------
                                             19.682055   data required time
                                             -1.769118   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912935   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.419924    0.035934    1.738316 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.738316   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.671201   19.651773   library setup time
                                             19.651773   data required time
---------------------------------------------------------------------------------------------
                                             19.651773   data required time
                                             -1.738316   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913458   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.422719    0.056181    1.776811 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.776811   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.673685   19.690929   library setup time
                                             19.690929   data required time
---------------------------------------------------------------------------------------------
                                             19.690929   data required time
                                             -1.776811   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914118   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.465329    0.168922    1.768163 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.768163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.690184   19.682449   library setup time
                                             19.682449   data required time
---------------------------------------------------------------------------------------------
                                             19.682449   data required time
                                             -1.768163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914288   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.417916    0.027624    1.758753 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.758753   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.671519   19.673214   library setup time
                                             19.673214   data required time
---------------------------------------------------------------------------------------------
                                             19.673214   data required time
                                             -1.758753   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914461   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.420800    0.038804    1.741186 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.741186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.671567   19.655848   library setup time
                                             19.655848   data required time
---------------------------------------------------------------------------------------------
                                             19.655848   data required time
                                             -1.741186   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914661   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.418200    0.060237    1.773075 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.773075   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.671076   19.687767   library setup time
                                             19.687767   data required time
---------------------------------------------------------------------------------------------
                                             19.687767   data required time
                                             -1.773075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914692   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.410880    0.058574    1.775524 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.775524   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.668419   19.690424   library setup time
                                             19.690424   data required time
---------------------------------------------------------------------------------------------
                                             19.690424   data required time
                                             -1.775524   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914900   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.421922    0.041591    1.740386 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.740386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.671974   19.655441   library setup time
                                             19.655441   data required time
---------------------------------------------------------------------------------------------
                                             19.655441   data required time
                                             -1.740386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915054   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.416318    0.042783    1.737577 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.737577   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.669891   19.653084   library setup time
                                             19.653084   data required time
---------------------------------------------------------------------------------------------
                                             19.653084   data required time
                                             -1.737577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915506   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.431726    0.087927    1.772062 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.772062   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.676955   19.687662   library setup time
                                             19.687662   data required time
---------------------------------------------------------------------------------------------
                                             19.687662   data required time
                                             -1.772062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915600   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.428138    0.056045    1.753809 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.753809   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.675230   19.669504   library setup time
                                             19.669504   data required time
---------------------------------------------------------------------------------------------
                                             19.669504   data required time
                                             -1.753809   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915695   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.463927    0.167774    1.767016 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.767016   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.689709   19.682924   library setup time
                                             19.682924   data required time
---------------------------------------------------------------------------------------------
                                             19.682924   data required time
                                             -1.767016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915909   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003021    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000080    0.000040    1.000040 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393628    1.393668 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.073996    0.000239    1.393907 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544125    0.425970    0.338030    1.731937 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.429200    0.030673    1.762610 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.762610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.675821   19.678825   library setup time
                                             19.678825   data required time
---------------------------------------------------------------------------------------------
                                             19.678825   data required time
                                             -1.762610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916214   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.423772    0.033220    1.763880 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.763880   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.673850   19.680794   library setup time
                                             19.680794   data required time
---------------------------------------------------------------------------------------------
                                             19.680794   data required time
                                             -1.763880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916914   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.462347    0.166479    1.765720 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.765720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.689174   19.683458   library setup time
                                             19.683458   data required time
---------------------------------------------------------------------------------------------
                                             19.683458   data required time
                                             -1.765720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917738   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.419340    0.070615    1.754751 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.754751   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.672036   19.672697   library setup time
                                             19.672697   data required time
---------------------------------------------------------------------------------------------
                                             19.672697   data required time
                                             -1.754751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.917946   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.424179    0.059275    1.779906 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.779906   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.674397   19.698236   library setup time
                                             19.698236   data required time
---------------------------------------------------------------------------------------------
                                             19.698236   data required time
                                             -1.779906   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918331   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.422209    0.067773    1.780610 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.780610   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.673682   19.698952   library setup time
                                             19.698952   data required time
---------------------------------------------------------------------------------------------
                                             19.698952   data required time
                                             -1.780610   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918343   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.425798    0.040233    1.770892 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.770892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.674803   19.689814   library setup time
                                             19.689814   data required time
---------------------------------------------------------------------------------------------
                                             19.689814   data required time
                                             -1.770892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918921   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.418868    0.031790    1.762919 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.762919   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.672070   19.682575   library setup time
                                             19.682575   data required time
---------------------------------------------------------------------------------------------
                                             19.682575   data required time
                                             -1.762919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919655   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.426034    0.051738    1.750532 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.750532   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.674466   19.670267   library setup time
                                             19.670267   data required time
---------------------------------------------------------------------------------------------
                                             19.670267   data required time
                                             -1.750532   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919735   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.445398    0.152344    1.751585 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.751585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.683038   19.671608   library setup time
                                             19.671608   data required time
---------------------------------------------------------------------------------------------
                                             19.671608   data required time
                                             -1.751585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920021   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.433290    0.089931    1.774067 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.774067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.677704   19.694929   library setup time
                                             19.694929   data required time
---------------------------------------------------------------------------------------------
                                             19.694929   data required time
                                             -1.774067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920862   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.410236    0.046513    1.734155 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.734155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.667684   19.655289   library setup time
                                             19.655289   data required time
---------------------------------------------------------------------------------------------
                                             19.655289   data required time
                                             -1.734155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921135   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.412280    0.050657    1.773109 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.773109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.669896   19.694719   library setup time
                                             19.694719   data required time
---------------------------------------------------------------------------------------------
                                             19.694719   data required time
                                             -1.773109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921610   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.420616    0.038151    1.769280 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.769280   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.672922   19.691694   library setup time
                                             19.691694   data required time
---------------------------------------------------------------------------------------------
                                             19.691694   data required time
                                             -1.769280   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922415   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003253    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000087    0.000044    1.000044 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008720    0.077626    0.396447    1.396491 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077626    0.000267    1.396758 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.548791    0.415948    0.301007    1.697765 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.429382    0.058435    1.756199 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.756199   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.675886   19.678759   library setup time
                                             19.678759   data required time
---------------------------------------------------------------------------------------------
                                             19.678759   data required time
                                             -1.756199   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922560   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.411315    0.048984    1.736626 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.736626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.668124   19.659292   library setup time
                                             19.659292   data required time
---------------------------------------------------------------------------------------------
                                             19.659292   data required time
                                             -1.736626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922667   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.406991    0.050742    1.733496 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.733496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.666506   19.656469   library setup time
                                             19.656469   data required time
---------------------------------------------------------------------------------------------
                                             19.656469   data required time
                                             -1.733496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922974   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.442565    0.149932    1.749173 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.749173   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.682079   19.672565   library setup time
                                             19.672565   data required time
---------------------------------------------------------------------------------------------
                                             19.672565   data required time
                                             -1.749173   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923393   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.414962    0.038911    1.733705 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.733705   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.669448   19.657967   library setup time
                                             19.657967   data required time
---------------------------------------------------------------------------------------------
                                             19.657967   data required time
                                             -1.733705   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924261   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003133    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000085    0.000043    1.000043 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.074438    0.393972    1.394014 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.074438    0.000242    1.394256 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510866    0.398644    0.289879    1.684135 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.421060    0.073250    1.757385 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.757385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.672866   19.681778   library setup time
                                             19.681778   data required time
---------------------------------------------------------------------------------------------
                                             19.681778   data required time
                                             -1.757385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924393   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002804    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000070    0.000035    1.000035 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008628    0.076985    0.395944    1.395978 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.076985    0.000264    1.396242 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.538723    0.419881    0.334417    1.730659 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.426300    0.041769    1.772428 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.772428   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.675167   19.697468   library setup time
                                             19.697468   data required time
---------------------------------------------------------------------------------------------
                                             19.697468   data required time
                                             -1.772428   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925039   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.415811    0.055277    1.768114 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.768114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.671177   19.693439   library setup time
                                             19.693439   data required time
---------------------------------------------------------------------------------------------
                                             19.693439   data required time
                                             -1.768114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925323   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.405719    0.034341    1.735763 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.735763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.666093   19.661322   library setup time
                                             19.661322   data required time
---------------------------------------------------------------------------------------------
                                             19.661322   data required time
                                             -1.735763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925558   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.402038    0.036256    1.753206 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.753206   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.665756   19.678980   library setup time
                                             19.678980   data required time
---------------------------------------------------------------------------------------------
                                             19.678980   data required time
                                             -1.753206   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925774   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.404577    0.030098    1.731521 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.731521   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.665630   19.657345   library setup time
                                             19.657345   data required time
---------------------------------------------------------------------------------------------
                                             19.657345   data required time
                                             -1.731521   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925823   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.408400    0.053284    1.770235 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.770235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.668487   19.696129   library setup time
                                             19.696129   data required time
---------------------------------------------------------------------------------------------
                                             19.696129   data required time
                                             -1.770235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925894   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.409019    0.037599    1.750436 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.750436   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.668290   19.676445   library setup time
                                             19.676445   data required time
---------------------------------------------------------------------------------------------
                                             19.676445   data required time
                                             -1.750436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926008   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.407624    0.046301    1.770172 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.770172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.668205   19.696411   library setup time
                                             19.696411   data required time
---------------------------------------------------------------------------------------------
                                             19.696411   data required time
                                             -1.770172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926239   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002715    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000066    0.000033    1.000033 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008502    0.076114    0.395265    1.395298 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076114    0.000261    1.395559 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.547554    0.415866    0.303235    1.698794 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.427084    0.053963    1.752757 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.752757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.675052   19.679592   library setup time
                                             19.679592   data required time
---------------------------------------------------------------------------------------------
                                             19.679592   data required time
                                             -1.752757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926834   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.413196    0.052814    1.775266 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.775266   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.670410   19.702225   library setup time
                                             19.702225   data required time
---------------------------------------------------------------------------------------------
                                             19.702225   data required time
                                             -1.775266   data arrival time
---------------------------------------------------------------------------------------------
                                             17.926958   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.409513    0.051704    1.728532 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.728532   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.667421   19.655552   library setup time
                                             19.655552   data required time
---------------------------------------------------------------------------------------------
                                             19.655552   data required time
                                             -1.728532   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927021   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002880    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000074    0.000037    1.000037 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008429    0.075604    0.394872    1.394909 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.075604    0.000258    1.395166 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.523148    0.410456    0.325464    1.720630 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.415083    0.035645    1.756275 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.756275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.670696   19.683949   library setup time
                                             19.683949   data required time
---------------------------------------------------------------------------------------------
                                             19.683949   data required time
                                             -1.756275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927673   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.401932    0.027354    1.751225 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.751225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.665717   19.679018   library setup time
                                             19.679018   data required time
---------------------------------------------------------------------------------------------
                                             19.679018   data required time
                                             -1.751225   data arrival time
---------------------------------------------------------------------------------------------
                                             17.927794   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.611590    0.174647    1.921220 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              1.921220   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.504341   19.849730   library setup time
                                             19.849730   data required time
---------------------------------------------------------------------------------------------
                                             19.849730   data required time
                                             -1.921220   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928511   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002896    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000073    0.000037    1.000036 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008213    0.074103    0.393708    1.393745 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.074103    0.000240    1.393985 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530916    0.415224    0.337145    1.731130 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.420975    0.039319    1.770448 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.770448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.673234   19.699400   library setup time
                                             19.699400   data required time
---------------------------------------------------------------------------------------------
                                             19.699400   data required time
                                             -1.770448   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928951   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.387538    0.029094    1.734499 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.734499   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.659444   19.663530   library setup time
                                             19.663530   data required time
---------------------------------------------------------------------------------------------
                                             19.663530   data required time
                                             -1.734499   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929031   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.437737    0.145800    1.745042 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.745042   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.680445   19.674200   library setup time
                                             19.674200   data required time
---------------------------------------------------------------------------------------------
                                             19.674200   data required time
                                             -1.745042   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929159   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.421306    0.040337    1.742720 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.742720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.672750   19.671986   library setup time
                                             19.671986   data required time
---------------------------------------------------------------------------------------------
                                             19.671986   data required time
                                             -1.742720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929266   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.615445    0.178339    1.924911 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              1.924911   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.504528   19.854315   library setup time
                                             19.854315   data required time
---------------------------------------------------------------------------------------------
                                             19.854315   data required time
                                             -1.924911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929403   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.386440    0.026052    1.733587 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.733587   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.659046   19.663927   library setup time
                                             19.663927   data required time
---------------------------------------------------------------------------------------------
                                             19.663927   data required time
                                             -1.733587   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930342   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.388265    0.031901    1.737306 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.737306   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.659757   19.667658   library setup time
                                             19.667658   data required time
---------------------------------------------------------------------------------------------
                                             19.667658   data required time
                                             -1.737306   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930353   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.404423    0.025035    1.747487 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.747487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.666621   19.678114   library setup time
                                             19.678114   data required time
---------------------------------------------------------------------------------------------
                                             19.678114   data required time
                                             -1.747487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.930626   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.417857    0.046687    1.741481 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.741481   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.671498   19.673237   library setup time
                                             19.673237   data required time
---------------------------------------------------------------------------------------------
                                             19.673237   data required time
                                             -1.741481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931757   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.408423    0.048346    1.772218 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.772218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.668678   19.703957   library setup time
                                             19.703957   data required time
---------------------------------------------------------------------------------------------
                                             19.703957   data required time
                                             -1.772218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931738   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.387066    0.028802    1.736336 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.736336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.659322   19.668093   library setup time
                                             19.668093   data required time
---------------------------------------------------------------------------------------------
                                             19.668093   data required time
                                             -1.736336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931757   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.429947    0.030363    1.735954 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.735954   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.675886   19.668848   library setup time
                                             19.668848   data required time
---------------------------------------------------------------------------------------------
                                             19.668848   data required time
                                             -1.735954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932896   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.413510    0.053593    1.741235 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.741235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.669920   19.674816   library setup time
                                             19.674816   data required time
---------------------------------------------------------------------------------------------
                                             19.674816   data required time
                                             -1.741235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933580   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.404105    0.044127    1.726881 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.726881   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.665507   19.661909   library setup time
                                             19.661909   data required time
---------------------------------------------------------------------------------------------
                                             19.661909   data required time
                                             -1.726881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935026   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000057    0.000029    1.000029 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008599    0.076783    0.395782    1.395810 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.076783    0.000268    1.396079 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508714    0.399169    0.327792    1.723871 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.402437    0.029585    1.753457 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.753457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.666105   19.688540   library setup time
                                             19.688540   data required time
---------------------------------------------------------------------------------------------
                                             19.688540   data required time
                                             -1.753457   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935083   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.398961    0.044729    1.724260 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.724260   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.663591   19.659384   library setup time
                                             19.659384   data required time
---------------------------------------------------------------------------------------------
                                             19.659384   data required time
                                             -1.724260   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935123   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.432508    0.141272    1.740514 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.740514   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.678675   19.675970   library setup time
                                             19.675970   data required time
---------------------------------------------------------------------------------------------
                                             19.675970   data required time
                                             -1.740514   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935457   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.396547    0.045249    1.724391 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.724391   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.662715   19.660259   library setup time
                                             19.660259   data required time
---------------------------------------------------------------------------------------------
                                             19.660259   data required time
                                             -1.724391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935869   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.400644    0.025854    1.743491 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.743491   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.665250   19.679485   library setup time
                                             19.679485   data required time
---------------------------------------------------------------------------------------------
                                             19.679485   data required time
                                             -1.743491   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935995   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.680854    0.265330    1.911277 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              1.911277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.506751   19.847319   library setup time
                                             19.847319   data required time
---------------------------------------------------------------------------------------------
                                             19.847319   data required time
                                             -1.911277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936043   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.407499    0.047431    1.724259 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.724259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.666739   19.660677   library setup time
                                             19.660677   data required time
---------------------------------------------------------------------------------------------
                                             19.660677   data required time
                                             -1.724259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936419   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002173    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000046    0.000023    1.000023 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008368    0.075180    0.394539    1.394562 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.075180    0.000249    1.394811 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.546093    0.415537    0.307571    1.702383 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.422064    0.042501    1.744884 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.744884   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.673230   19.681414   library setup time
                                             19.681414   data required time
---------------------------------------------------------------------------------------------
                                             19.681414   data required time
                                             -1.744884   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936531   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.401736    0.035224    1.752174 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.752174   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.665851   19.688793   library setup time
                                             19.688793   data required time
---------------------------------------------------------------------------------------------
                                             19.688793   data required time
                                             -1.752174   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936621   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.409626    0.055976    1.738730 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.738730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.668510   19.676224   library setup time
                                             19.676224   data required time
---------------------------------------------------------------------------------------------
                                             19.676224   data required time
                                             -1.738730   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937494   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.436101    0.144470    1.754801 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.754801   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.680290   19.692345   library setup time
                                             19.692345   data required time
---------------------------------------------------------------------------------------------
                                             19.692345   data required time
                                             -1.754801   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937544   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.435948    0.144335    1.754665 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.754665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.680238   19.692396   library setup time
                                             19.692396   data required time
---------------------------------------------------------------------------------------------
                                             19.692396   data required time
                                             -1.754665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937731   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.684407    0.268066    1.914012 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              1.914012   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.506928   19.851915   library setup time
                                             19.851915   data required time
---------------------------------------------------------------------------------------------
                                             19.851915   data required time
                                             -1.914012   data arrival time
---------------------------------------------------------------------------------------------
                                             17.937902   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002147    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000045    0.000023    1.000023 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008099    0.073299    0.393132    1.393155 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.073299    0.000157    1.393312 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514260    0.403739    0.319525    1.712837 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.408343    0.035299    1.748136 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.748136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.668249   19.686396   library setup time
                                             19.686396   data required time
---------------------------------------------------------------------------------------------
                                             19.686396   data required time
                                             -1.748136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938259   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.435519    0.143956    1.754286 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.754286   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.680093   19.692541   library setup time
                                             19.692541   data required time
---------------------------------------------------------------------------------------------
                                             19.692541   data required time
                                             -1.754286   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938255   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002708    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000066    0.000033    1.000033 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393740    1.393773 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.074145    0.000240    1.394013 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512638    0.402160    0.328439    1.722452 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.404715    0.026496    1.748948 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.748948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.666932   19.687712   library setup time
                                             19.687712   data required time
---------------------------------------------------------------------------------------------
                                             19.687712   data required time
                                             -1.748948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938765   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002723    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000066    0.000033    1.000033 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.073907    0.000238    1.393826 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539624    0.409625    0.300968    1.694794 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.418744    0.048763    1.743556 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.743556   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.672025   19.682621   library setup time
                                             19.682621   data required time
---------------------------------------------------------------------------------------------
                                             19.682621   data required time
                                             -1.743556   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939064   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.434819    0.143336    1.753667 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.753667   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679856   19.692778   library setup time
                                             19.692778   data required time
---------------------------------------------------------------------------------------------
                                             19.692778   data required time
                                             -1.753667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939110   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.429401    0.138555    1.737796 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.737796   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.677623   19.677021   library setup time
                                             19.677021   data required time
---------------------------------------------------------------------------------------------
                                             19.677021   data required time
                                             -1.737796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939226   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.420557    0.130466    1.740797 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.740797   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.674629   19.680016   library setup time
                                             19.680016   data required time
---------------------------------------------------------------------------------------------
                                             19.680016   data required time
                                             -1.740797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939219   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.420132    0.130075    1.740405 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.740405   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.674485   19.680159   library setup time
                                             19.680159   data required time
---------------------------------------------------------------------------------------------
                                             19.680159   data required time
                                             -1.740405   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939753   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.396679    0.045557    1.724698 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.724698   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.662811   19.664602   library setup time
                                             19.664602   data required time
---------------------------------------------------------------------------------------------
                                             19.664602   data required time
                                             -1.724698   data arrival time
---------------------------------------------------------------------------------------------
                                             17.939905   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.434021    0.142629    1.752959 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.752959   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679586   19.693048   library setup time
                                             19.693048   data required time
---------------------------------------------------------------------------------------------
                                             19.693048   data required time
                                             -1.752959   data arrival time
---------------------------------------------------------------------------------------------
                                             17.940088   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.419692    0.129671    1.740001 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.740001   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.674337   19.680307   library setup time
                                             19.680307   data required time
---------------------------------------------------------------------------------------------
                                             19.680307   data required time
                                             -1.740001   data arrival time
---------------------------------------------------------------------------------------------
                                             17.940306   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002175    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000046    0.000023    1.000023 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008363    0.075140    0.394508    1.394531 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.075140    0.000249    1.394780 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.530035    0.402017    0.292861    1.687642 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.414556    0.055633    1.743275 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.743275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.670505   19.684139   library setup time
                                             19.684139   data required time
---------------------------------------------------------------------------------------------
                                             19.684139   data required time
                                             -1.743275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.940863   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.433073    0.141787    1.752117 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.752117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679265   19.693369   library setup time
                                             19.693369   data required time
---------------------------------------------------------------------------------------------
                                             19.693369   data required time
                                             -1.752117   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941252   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.412301    0.056987    1.733815 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.733815   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.669481   19.675255   library setup time
                                             19.675255   data required time
---------------------------------------------------------------------------------------------
                                             19.675255   data required time
                                             -1.733815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941439   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.432840    0.141579    1.751909 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.751909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679186   19.693447   library setup time
                                             19.693447   data required time
---------------------------------------------------------------------------------------------
                                             19.693447   data required time
                                             -1.751909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941538   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.432565    0.141334    1.751665 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.751665   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.679093   19.693542   library setup time
                                             19.693542   data required time
---------------------------------------------------------------------------------------------
                                             19.693542   data required time
                                             -1.751665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.941877   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002462    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000056    0.000028    1.000028 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008069    0.073086    0.392969    1.392997 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.073086    0.000154    1.393151 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.565283    0.427085    0.312440    1.705591 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.430036    0.030759    1.736350 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.736350   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.676124   19.678520   library setup time
                                             19.678520   data required time
---------------------------------------------------------------------------------------------
                                             19.678520   data required time
                                             -1.736350   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942171   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.426097    0.135644    1.734885 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.734885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.676505   19.678141   library setup time
                                             19.678141   data required time
---------------------------------------------------------------------------------------------
                                             19.678141   data required time
                                             -1.734885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943254   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.401132    0.028134    1.745771 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.745771   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.665632   19.689014   library setup time
                                             19.689014   data required time
---------------------------------------------------------------------------------------------
                                             19.689014   data required time
                                             -1.745771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943241   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.416924    0.127106    1.737437 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.737437   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.673400   19.681246   library setup time
                                             19.681246   data required time
---------------------------------------------------------------------------------------------
                                             19.681246   data required time
                                             -1.737437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943810   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.403273    0.036279    1.753916 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.753916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.666626   19.697990   library setup time
                                             19.697990   data required time
---------------------------------------------------------------------------------------------
                                             19.697990   data required time
                                             -1.753916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944073   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002744    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000066    0.000033    1.000033 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008205    0.074042    0.393661    1.393694 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.074042    0.000239    1.393932 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.521669    0.396752    0.288822    1.682754 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.410730    0.058009    1.740763 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.740763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.669116   19.685528   library setup time
                                             19.685528   data required time
---------------------------------------------------------------------------------------------
                                             19.685528   data required time
                                             -1.740763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944765   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.604769    0.168039    1.914611 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              1.914611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.504800   19.859816   library setup time
                                             19.859816   data required time
---------------------------------------------------------------------------------------------
                                             19.859816   data required time
                                             -1.914611   data arrival time
---------------------------------------------------------------------------------------------
                                             17.945206   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.404560    0.030028    1.731451 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.731451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.666671   19.678064   library setup time
                                             19.678064   data required time
---------------------------------------------------------------------------------------------
                                             19.678064   data required time
                                             -1.731451   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946613   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.396387    0.037966    1.717496 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.717496   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.662705   19.664709   library setup time
                                             19.664709   data required time
---------------------------------------------------------------------------------------------
                                             19.664709   data required time
                                             -1.717496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947212   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.386909    0.023732    1.716194 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.716194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.659216   19.663757   library setup time
                                             19.663757   data required time
---------------------------------------------------------------------------------------------
                                             19.663757   data required time
                                             -1.716194   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947563   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.422388    0.132347    1.731588 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.731588   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.675249   19.679396   library setup time
                                             19.679396   data required time
---------------------------------------------------------------------------------------------
                                             19.679396   data required time
                                             -1.731588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947809   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.387665    0.027299    1.719761 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.719761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.659539   19.667875   library setup time
                                             19.667875   data required time
---------------------------------------------------------------------------------------------
                                             19.667875   data required time
                                             -1.719761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948114   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002411    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000056    0.000028    1.000028 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008028    0.072804    0.392749    1.392777 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.072804    0.000153    1.392930 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531850    0.398852    0.283898    1.676828 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.413456    0.059015    1.735843 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.735843   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.670105   19.684540   library setup time
                                             19.684540   data required time
---------------------------------------------------------------------------------------------
                                             19.684540   data required time
                                             -1.735843   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948696   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.412816    0.123247    1.733577 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.733577   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.672009   19.682636   library setup time
                                             19.682636   data required time
---------------------------------------------------------------------------------------------
                                             19.682636   data required time
                                             -1.733577   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949060   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002908    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000074    0.000037    1.000037 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008592    0.076740    0.395757    1.395794 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.076740    0.000262    1.396055 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505858    0.397017    0.320895    1.716951 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.403162    0.039833    1.756784 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.756784   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.666768   19.705866   library setup time
                                             19.705866   data required time
---------------------------------------------------------------------------------------------
                                             19.705866   data required time
                                             -1.756784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949083   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.608675    0.171835    1.918408 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              1.918408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.505057   19.867577   library setup time
                                             19.867577   data required time
---------------------------------------------------------------------------------------------
                                             19.867577   data required time
                                             -1.918408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949169   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002597    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000062    0.000031    1.000031 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008204    0.074038    0.393656    1.393687 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.074038    0.000239    1.393926 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509582    0.398222    0.323711    1.717637 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.403956    0.038476    1.756113 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.756113   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.667056   19.705578   library setup time
                                             19.705578   data required time
---------------------------------------------------------------------------------------------
                                             19.705578   data required time
                                             -1.756113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949465   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.399189    0.050973    1.730114 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.730114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.664721   19.680014   library setup time
                                             19.680014   data required time
---------------------------------------------------------------------------------------------
                                             19.680014   data required time
                                             -1.730114   data arrival time
---------------------------------------------------------------------------------------------
                                             17.949898   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.401022    0.049311    1.728842 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.728842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.665387   19.679348   library setup time
                                             19.679348   data required time
---------------------------------------------------------------------------------------------
                                             19.679348   data required time
                                             -1.728842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.950508   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.386197    0.024886    1.732420 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.732420   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.660005   19.684729   library setup time
                                             19.684729   data required time
---------------------------------------------------------------------------------------------
                                             19.684729   data required time
                                             -1.732420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.952309   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.672691    0.259011    1.904957 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              1.904957   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.507164   19.857450   library setup time
                                             19.857450   data required time
---------------------------------------------------------------------------------------------
                                             19.857450   data required time
                                             -1.904957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.952496   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.386809    0.025902    1.731307 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.731307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.660227   19.684507   library setup time
                                             19.684507   data required time
---------------------------------------------------------------------------------------------
                                             19.684507   data required time
                                             -1.731307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953199   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.409480    0.120101    1.730432 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.730432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.670880   19.683765   library setup time
                                             19.683765   data required time
---------------------------------------------------------------------------------------------
                                             19.683765   data required time
                                             -1.730432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.953333   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003113    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000085    0.000042    1.000042 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074509    0.394027    1.394069 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.074509    0.000242    1.394311 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.447565    0.334007    0.204930    1.599241 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.416858    0.127371    1.726612 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.726612   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.673377   19.681267   library setup time
                                             19.681267   data required time
---------------------------------------------------------------------------------------------
                                             19.681267   data required time
                                             -1.726612   data arrival time
---------------------------------------------------------------------------------------------
                                             17.954655   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003090    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000087    0.000044    1.000044 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008198    0.073996    0.393629    1.393673 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.073996    0.000239    1.393912 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.525401    0.401379    0.307511    1.701423 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.404878    0.031289    1.732712 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.732712   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.666991   19.687653   library setup time
                                             19.687653   data required time
---------------------------------------------------------------------------------------------
                                             19.687653   data required time
                                             -1.732712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.954941   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002722    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000066    0.000033    1.000033 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008185    0.073907    0.393555    1.393587 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.073907    0.000238    1.393826 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.512518    0.388447    0.285315    1.679141 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.400576    0.053691    1.732832 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.732832   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.665430   19.689215   library setup time
                                             19.689215   data required time
---------------------------------------------------------------------------------------------
                                             19.689215   data required time
                                             -1.732832   data arrival time
---------------------------------------------------------------------------------------------
                                             17.956381   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.406553    0.117299    1.727630 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.727630   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.669889   19.684755   library setup time
                                             19.684755   data required time
---------------------------------------------------------------------------------------------
                                             19.684755   data required time
                                             -1.727630   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957127   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.387190    0.029309    1.736844 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.736844   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.660571   19.694075   library setup time
                                             19.694075   data required time
---------------------------------------------------------------------------------------------
                                             19.694075   data required time
                                             -1.736844   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957232   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.676332    0.261835    1.907782 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              1.907782   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.507412   19.865223   library setup time
                                             19.865223   data required time
---------------------------------------------------------------------------------------------
                                             19.865223   data required time
                                             -1.907782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957441   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002712    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000066    0.000033    1.000033 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008187    0.073923    0.393567    1.393600 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.073923    0.000239    1.393838 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.518460    0.391117    0.285692    1.679531 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.402064    0.051442    1.730973 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.730973   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.665970   19.688675   library setup time
                                             19.688675   data required time
---------------------------------------------------------------------------------------------
                                             19.688675   data required time
                                             -1.730973   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957701   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.387906    0.030553    1.735958 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.735958   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.660831   19.693813   library setup time
                                             19.693813   data required time
---------------------------------------------------------------------------------------------
                                             19.693813   data required time
                                             -1.735958   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957855   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.373051    0.021913    1.709625 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.709625   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.654186   19.668789   library setup time
                                             19.668789   data required time
---------------------------------------------------------------------------------------------
                                             19.668789   data required time
                                             -1.709625   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959164   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.389122    0.036193    1.743728 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.743728   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.661489   19.703127   library setup time
                                             19.703127   data required time
---------------------------------------------------------------------------------------------
                                             19.703127   data required time
                                             -1.743728   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959398   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.373762    0.025473    1.713184 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.713184   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.654492   19.672924   library setup time
                                             19.672924   data required time
---------------------------------------------------------------------------------------------
                                             19.672924   data required time
                                             -1.713184   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959740   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.389891    0.037315    1.742720 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.742720   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.661768   19.702847   library setup time
                                             19.702847   data required time
---------------------------------------------------------------------------------------------
                                             19.702847   data required time
                                             -1.742720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960127   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.547593    0.112308    1.887408 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              1.887408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.502114   19.851957   library setup time
                                             19.851957   data required time
---------------------------------------------------------------------------------------------
                                             19.851957   data required time
                                             -1.887408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.964550   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003141    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000085    0.000043    1.000043 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074548    0.394057    1.394100 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.074548    0.000242    1.394342 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.441839    0.336702    0.215988    1.610330 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.400688    0.111593    1.721924 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.721924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.667904   19.686741   library setup time
                                             19.686741   data required time
---------------------------------------------------------------------------------------------
                                             19.686741   data required time
                                             -1.721924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.964817   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.549927    0.115458    1.890558 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              1.890558   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.502248   19.856594   library setup time
                                             19.856594   data required time
---------------------------------------------------------------------------------------------
                                             19.856594   data required time
                                             -1.890558   data arrival time
---------------------------------------------------------------------------------------------
                                             17.966036   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003086    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000083    0.000042    1.000042 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008320    0.074843    0.394287    1.394329 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.074843    0.000246    1.394574 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490416    0.383894    0.312961    1.707535 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.389373    0.036982    1.744517 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.744517   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.661762   19.710873   library setup time
                                             19.710873   data required time
---------------------------------------------------------------------------------------------
                                             19.710873   data required time
                                             -1.744517   data arrival time
---------------------------------------------------------------------------------------------
                                             17.966354   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003162    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000085    0.000043    1.000043 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008273    0.074517    0.394034    1.394076 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.074517    0.000242    1.394318 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.492251    0.384316    0.311086    1.705405 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.390092    0.037923    1.743327 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.743327   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.662023   19.710611   library setup time
                                             19.710611   data required time
---------------------------------------------------------------------------------------------
                                             19.710611   data required time
                                             -1.743327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.967283   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.386753    0.022895    1.715358 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.715358   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.660207   19.684526   library setup time
                                             19.684526   data required time
---------------------------------------------------------------------------------------------
                                             19.684526   data required time
                                             -1.715358   data arrival time
---------------------------------------------------------------------------------------------
                                             17.969168   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.545085    0.049448    1.849593 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.849593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.501747   19.821228   library setup time
                                             19.821228   data required time
---------------------------------------------------------------------------------------------
                                             19.821228   data required time
                                             -1.849593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.971636   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.546328    0.053430    1.853576 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.853576   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.501823   19.825592   library setup time
                                             19.825592   data required time
---------------------------------------------------------------------------------------------
                                             19.825592   data required time
                                             -1.853576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.972017   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003122    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000077    0.000038    1.000038 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008575    0.076623    0.395661    1.395700 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.076623    0.000266    1.395966 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.508222    0.384943    0.296497    1.692462 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.387216    0.025264    1.717727 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.717727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.660580   19.694063   library setup time
                                             19.694063   data required time
---------------------------------------------------------------------------------------------
                                             19.694063   data required time
                                             -1.717727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.976337   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.373277    0.023128    1.710840 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.710840   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.655315   19.689419   library setup time
                                             19.689419   data required time
---------------------------------------------------------------------------------------------
                                             19.689419   data required time
                                             -1.710840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.978579   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.539337    0.051296    1.845275 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.845275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.501579   19.825836   library setup time
                                             19.825836   data required time
---------------------------------------------------------------------------------------------
                                             19.825836   data required time
                                             -1.845275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.980562   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.537814    0.046193    1.840172 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.840172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.501494   19.821480   library setup time
                                             19.821480   data required time
---------------------------------------------------------------------------------------------
                                             19.821480   data required time
                                             -1.840172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.981308   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.548537    0.074669    1.868648 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              1.868648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.502147   19.851925   library setup time
                                             19.851925   data required time
---------------------------------------------------------------------------------------------
                                             19.851925   data required time
                                             -1.868648   data arrival time
---------------------------------------------------------------------------------------------
                                             17.983278   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.550372    0.078491    1.872470 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              1.872470   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.502264   19.856579   library setup time
                                             19.856579   data required time
---------------------------------------------------------------------------------------------
                                             19.856579   data required time
                                             -1.872470   data arrival time
---------------------------------------------------------------------------------------------
                                             17.984110   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.525744    0.055161    1.836056 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.836056   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.501074   19.821899   library setup time
                                             19.821899   data required time
---------------------------------------------------------------------------------------------
                                             19.821899   data required time
                                             -1.836056   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985844   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002533    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000059    0.000029    1.000029 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008845    0.078500    0.397108    1.397138 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078500    0.000284    1.397422 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.487010    0.371336    0.290290    1.687712 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.373736    0.025354    1.713066 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.713066   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.655687   19.698957   library setup time
                                             19.698957   data required time
---------------------------------------------------------------------------------------------
                                             19.698957   data required time
                                             -1.713066   data arrival time
---------------------------------------------------------------------------------------------
                                             17.985893   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.527181    0.059066    1.839961 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.839961   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.501156   19.826258   library setup time
                                             19.826258   data required time
---------------------------------------------------------------------------------------------
                                             19.826258   data required time
                                             -1.839961   data arrival time
---------------------------------------------------------------------------------------------
                                             17.986298   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.523071    0.055987    1.833225 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.833225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.500981   19.821993   library setup time
                                             19.821993   data required time
---------------------------------------------------------------------------------------------
                                             19.821993   data required time
                                             -1.833225   data arrival time
---------------------------------------------------------------------------------------------
                                             17.988768   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.549636    0.062733    1.862878 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              1.862878   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.502185   19.851887   library setup time
                                             19.851887   data required time
---------------------------------------------------------------------------------------------
                                             19.851887   data required time
                                             -1.862878   data arrival time
---------------------------------------------------------------------------------------------
                                             17.989008   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.524480    0.059731    1.836969 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.836969   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.501062   19.826353   library setup time
                                             19.826353   data required time
---------------------------------------------------------------------------------------------
                                             19.826353   data required time
                                             -1.836969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.989384   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.550983    0.066132    1.866277 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              1.866277   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.502285   19.856558   library setup time
                                             19.856558   data required time
---------------------------------------------------------------------------------------------
                                             19.856558   data required time
                                             -1.866277   data arrival time
---------------------------------------------------------------------------------------------
                                             17.990282   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.516957    0.058496    1.833596 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.833596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.500800   19.826614   library setup time
                                             19.826614   data required time
---------------------------------------------------------------------------------------------
                                             19.826614   data required time
                                             -1.833596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.993017   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.535526    0.077835    1.858730 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              1.858730   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.501694   19.852377   library setup time
                                             19.852377   data required time
---------------------------------------------------------------------------------------------
                                             19.852377   data required time
                                             -1.858730   data arrival time
---------------------------------------------------------------------------------------------
                                             17.993647   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.544603    0.047806    1.847951 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.847951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.502426   19.842308   library setup time
                                             19.842308   data required time
---------------------------------------------------------------------------------------------
                                             19.842308   data required time
                                             -1.847951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.994356   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.534191    0.080805    1.858043 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              1.858043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.501647   19.852425   library setup time
                                             19.852425   data required time
---------------------------------------------------------------------------------------------
                                             19.852425   data required time
                                             -1.858043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.994381   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.537363    0.081380    1.862275 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              1.862275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.501811   19.857031   library setup time
                                             19.857031   data required time
---------------------------------------------------------------------------------------------
                                             19.857031   data required time
                                             -1.862275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.994755   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.514634    0.052190    1.827290 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.827290   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.500687   19.822287   library setup time
                                             19.822287   data required time
---------------------------------------------------------------------------------------------
                                             19.822287   data required time
                                             -1.827290   data arrival time
---------------------------------------------------------------------------------------------
                                             17.994997   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.536245    0.084587    1.861826 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              1.861826   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.501772   19.857069   library setup time
                                             19.857069   data required time
---------------------------------------------------------------------------------------------
                                             19.857069   data required time
                                             -1.861826   data arrival time
---------------------------------------------------------------------------------------------
                                             17.995243   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.546987    0.055416    1.855561 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              1.855561   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.502645   19.851999   library setup time
                                             19.851999   data required time
---------------------------------------------------------------------------------------------
                                             19.851999   data required time
                                             -1.855561   data arrival time
---------------------------------------------------------------------------------------------
                                             17.996439   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.550031    0.063748    1.863893 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              1.863893   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.502896   19.861719   library setup time
                                             19.861719   data required time
---------------------------------------------------------------------------------------------
                                             19.861719   data required time
                                             -1.863893   data arrival time
---------------------------------------------------------------------------------------------
                                             17.997828   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.538746    0.049386    1.843365 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.843365   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.502222   19.842512   library setup time
                                             19.842512   data required time
---------------------------------------------------------------------------------------------
                                             19.842512   data required time
                                             -1.843365   data arrival time
---------------------------------------------------------------------------------------------
                                             17.999147   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.545696    0.068338    1.862317 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              1.862317   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.502745   19.861872   library setup time
                                             19.861872   data required time
---------------------------------------------------------------------------------------------
                                             19.861872   data required time
                                             -1.862317   data arrival time
---------------------------------------------------------------------------------------------
                                             17.999554   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.501756    0.045729    1.820526 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.820526   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.500239   19.822735   library setup time
                                             19.822735   data required time
---------------------------------------------------------------------------------------------
                                             19.822735   data required time
                                             -1.820526   data arrival time
---------------------------------------------------------------------------------------------
                                             18.002209   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.503034    0.049774    1.824571 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.824571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.500316   19.827099   library setup time
                                             19.827099   data required time
---------------------------------------------------------------------------------------------
                                             19.827099   data required time
                                             -1.824571   data arrival time
---------------------------------------------------------------------------------------------
                                             18.002527   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.540531    0.054929    1.848908 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.848908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.502421   19.852224   library setup time
                                             19.852224   data required time
---------------------------------------------------------------------------------------------
                                             19.852224   data required time
                                             -1.848908   data arrival time
---------------------------------------------------------------------------------------------
                                             18.003315   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003174    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000085    0.000043    1.000043 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074549    0.394057    1.394100 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.074549    0.000243    1.394343 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.682406    0.531793    0.399636    1.793979 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.547445    0.072301    1.866281 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              1.866281   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.502926   19.869709   library setup time
                                             19.869709   data required time
---------------------------------------------------------------------------------------------
                                             19.869709   data required time
                                             -1.866281   data arrival time
---------------------------------------------------------------------------------------------
                                             18.003428   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002162    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000046    0.000023    1.000023 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008104    0.073335    0.393160    1.393183 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.073335    0.000157    1.393340 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690951    0.538173    0.406805    1.800145 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.550315    0.064468    1.864613 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              1.864613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.503026   19.869606   library setup time
                                             19.869606   data required time
---------------------------------------------------------------------------------------------
                                             19.869606   data required time
                                             -1.864613   data arrival time
---------------------------------------------------------------------------------------------
                                             18.004993   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.511406    0.070494    1.845291 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.845291   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.500854   19.853216   library setup time
                                             19.853216   data required time
---------------------------------------------------------------------------------------------
                                             19.853216   data required time
                                             -1.845291   data arrival time
---------------------------------------------------------------------------------------------
                                             18.007925   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.512981    0.073737    1.848534 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.848534   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.500963   19.857880   library setup time
                                             19.857880   data required time
---------------------------------------------------------------------------------------------
                                             19.857880   data required time
                                             -1.848534   data arrival time
---------------------------------------------------------------------------------------------
                                             18.009346   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.531594    0.069636    1.850531 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.850531   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.502254   19.862362   library setup time
                                             19.862362   data required time
---------------------------------------------------------------------------------------------
                                             19.862362   data required time
                                             -1.850531   data arrival time
---------------------------------------------------------------------------------------------
                                             18.011831   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.529952    0.072372    1.849611 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.849611   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.502197   19.862417   library setup time
                                             19.862417   data required time
---------------------------------------------------------------------------------------------
                                             19.862417   data required time
                                             -1.849611   data arrival time
---------------------------------------------------------------------------------------------
                                             18.012808   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.533254    0.073210    1.854105 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.854105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.502433   19.870201   library setup time
                                             19.870201   data required time
---------------------------------------------------------------------------------------------
                                             19.870201   data required time
                                             -1.854105   data arrival time
---------------------------------------------------------------------------------------------
                                             18.016098   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.522633    0.045428    1.826323 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.826323   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.501662   19.843073   library setup time
                                             19.843073   data required time
---------------------------------------------------------------------------------------------
                                             19.843073   data required time
                                             -1.826323   data arrival time
---------------------------------------------------------------------------------------------
                                             18.016750   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.531685    0.075930    1.853169 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.853169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.502378   19.870255   library setup time
                                             19.870255   data required time
---------------------------------------------------------------------------------------------
                                             19.870255   data required time
                                             -1.853169   data arrival time
---------------------------------------------------------------------------------------------
                                             18.017088   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.520313    0.047713    1.824951 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.824951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.501581   19.843153   library setup time
                                             19.843153   data required time
---------------------------------------------------------------------------------------------
                                             19.843153   data required time
                                             -1.824951   data arrival time
---------------------------------------------------------------------------------------------
                                             18.018202   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.476396    0.053440    1.804287 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.804287   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.498172   19.824802   library setup time
                                             19.824802   data required time
---------------------------------------------------------------------------------------------
                                             19.824802   data required time
                                             -1.804287   data arrival time
---------------------------------------------------------------------------------------------
                                             18.020515   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.477939    0.057320    1.808168 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.808168   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.498335   19.829079   library setup time
                                             19.829079   data required time
---------------------------------------------------------------------------------------------
                                             19.829079   data required time
                                             -1.808168   data arrival time
---------------------------------------------------------------------------------------------
                                             18.020912   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.512100    0.044136    1.819236 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.819236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.501295   19.843439   library setup time
                                             19.843439   data required time
---------------------------------------------------------------------------------------------
                                             19.843439   data required time
                                             -1.819236   data arrival time
---------------------------------------------------------------------------------------------
                                             18.024202   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.508302    0.063625    1.838422 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.838422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.501443   19.863173   library setup time
                                             19.863173   data required time
---------------------------------------------------------------------------------------------
                                             19.863173   data required time
                                             -1.838422   data arrival time
---------------------------------------------------------------------------------------------
                                             18.024750   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.500724    0.042143    1.816940 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.816940   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.500899   19.843836   library setup time
                                             19.843836   data required time
---------------------------------------------------------------------------------------------
                                             19.843836   data required time
                                             -1.816940   data arrival time
---------------------------------------------------------------------------------------------
                                             18.026896   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003199    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000086    0.000043    1.000043 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008277    0.074546    0.394056    1.394099 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.074546    0.000242    1.394341 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662049    0.516668    0.386554    1.780895 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.522502    0.044966    1.825861 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.825861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.501793   19.852852   library setup time
                                             19.852852   data required time
---------------------------------------------------------------------------------------------
                                             19.852852   data required time
                                             -1.825861   data arrival time
---------------------------------------------------------------------------------------------
                                             18.026993   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.539688    0.146644    1.792590 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.792590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.501559   19.821415   library setup time
                                             19.821415   data required time
---------------------------------------------------------------------------------------------
                                             19.821415   data required time
                                             -1.792590   data arrival time
---------------------------------------------------------------------------------------------
                                             18.028826   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.509785    0.066995    1.841792 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.841792   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.501616   19.871017   library setup time
                                             19.871017   data required time
---------------------------------------------------------------------------------------------
                                             19.871017   data required time
                                             -1.841792   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029224   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.513511    0.048811    1.823911 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.823911   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.501480   19.853165   library setup time
                                             19.853165   data required time
---------------------------------------------------------------------------------------------
                                             19.853165   data required time
                                             -1.823911   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029255   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.543585    0.150283    1.796229 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.796229   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.501727   19.825687   library setup time
                                             19.825687   data required time
---------------------------------------------------------------------------------------------
                                             19.825687   data required time
                                             -1.796229   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029459   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.513608    0.045828    1.792400 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.792400   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.500652   19.822323   library setup time
                                             19.822323   data required time
---------------------------------------------------------------------------------------------
                                             19.822323   data required time
                                             -1.792400   data arrival time
---------------------------------------------------------------------------------------------
                                             18.029921   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.514878    0.049761    1.796333 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.796333   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.500728   19.826687   library setup time
                                             19.826687   data required time
---------------------------------------------------------------------------------------------
                                             19.826687   data required time
                                             -1.796333   data arrival time
---------------------------------------------------------------------------------------------
                                             18.030354   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.485481    0.073318    1.824166 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.824166   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.499223   19.854847   library setup time
                                             19.854847   data required time
---------------------------------------------------------------------------------------------
                                             19.854847   data required time
                                             -1.824166   data arrival time
---------------------------------------------------------------------------------------------
                                             18.030682   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003138    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000085    0.000043    1.000043 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.074508    0.000242    1.394311 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.657991    0.513654    0.382927    1.777238 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.519334    0.044348    1.821586 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.821586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.501683   19.852962   library setup time
                                             19.852962   data required time
---------------------------------------------------------------------------------------------
                                             19.852962   data required time
                                             -1.821586   data arrival time
---------------------------------------------------------------------------------------------
                                             18.031376   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002901    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000070    0.000035    1.000035 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008648    0.077129    0.396053    1.396088 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077129    0.000269    1.396357 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.634669    0.495363    0.378440    1.774797 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.502165    0.047064    1.821861 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.821861   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.501086   19.853559   library setup time
                                             19.853559   data required time
---------------------------------------------------------------------------------------------
                                             19.853559   data required time
                                             -1.821861   data arrival time
---------------------------------------------------------------------------------------------
                                             18.031700   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.487135    0.076387    1.827235 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.827235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.499417   19.859425   library setup time
                                             19.859425   data required time
---------------------------------------------------------------------------------------------
                                             19.859425   data required time
                                             -1.827235   data arrival time
---------------------------------------------------------------------------------------------
                                             18.032190   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.515340    0.054194    1.829294 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.829294   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.501688   19.862928   library setup time
                                             19.862928   data required time
---------------------------------------------------------------------------------------------
                                             19.862928   data required time
                                             -1.829294   data arrival time
---------------------------------------------------------------------------------------------
                                             18.033634   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002570    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000061    0.000031    1.000031 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008677    0.077330    0.396203    1.396233 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077330    0.000277    1.396511 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.650619    0.506406    0.378590    1.775100 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.516284    0.056750    1.831850 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.831850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.501842   19.870792   library setup time
                                             19.870792   data required time
---------------------------------------------------------------------------------------------
                                             19.870792   data required time
                                             -1.831850   data arrival time
---------------------------------------------------------------------------------------------
                                             18.038942   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.455073    0.043799    1.786839 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.786839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.496359   19.826616   library setup time
                                             19.826616   data required time
---------------------------------------------------------------------------------------------
                                             19.826616   data required time
                                             -1.786839   data arrival time
---------------------------------------------------------------------------------------------
                                             18.039776   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.455821    0.046064    1.789104 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.789104   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.496455   19.830961   library setup time
                                             19.830961   data required time
---------------------------------------------------------------------------------------------
                                             19.830961   data required time
                                             -1.789104   data arrival time
---------------------------------------------------------------------------------------------
                                             18.041857   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.464554    0.066832    1.809872 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.809872   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.497445   19.856627   library setup time
                                             19.856627   data required time
---------------------------------------------------------------------------------------------
                                             19.856627   data required time
                                             -1.809872   data arrival time
---------------------------------------------------------------------------------------------
                                             18.046755   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.481960    0.066332    1.817180 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.817180   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.499621   19.864994   library setup time
                                             19.864994   data required time
---------------------------------------------------------------------------------------------
                                             19.864994   data required time
                                             -1.817180   data arrival time
---------------------------------------------------------------------------------------------
                                             18.047813   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.465915    0.069511    1.812551 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.812551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.497614   19.861227   library setup time
                                             19.861227   data required time
---------------------------------------------------------------------------------------------
                                             19.861227   data required time
                                             -1.812551   data arrival time
---------------------------------------------------------------------------------------------
                                             18.048677   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.514130    0.047501    1.794073 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.794073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.501366   19.843369   library setup time
                                             19.843369   data required time
---------------------------------------------------------------------------------------------
                                             19.843369   data required time
                                             -1.794073   data arrival time
---------------------------------------------------------------------------------------------
                                             18.049295   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.473362    0.044744    1.795592 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.795592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.498610   19.846125   library setup time
                                             19.846125   data required time
---------------------------------------------------------------------------------------------
                                             19.846125   data required time
                                             -1.795592   data arrival time
---------------------------------------------------------------------------------------------
                                             18.050533   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.538034    0.145078    1.791024 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.791024   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.502198   19.842537   library setup time
                                             19.842537   data required time
---------------------------------------------------------------------------------------------
                                             19.842537   data required time
                                             -1.791024   data arrival time
---------------------------------------------------------------------------------------------
                                             18.051514   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.483063    0.068596    1.819444 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.819444   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.499836   19.872799   library setup time
                                             19.872799   data required time
---------------------------------------------------------------------------------------------
                                             19.872799   data required time
                                             -1.819444   data arrival time
---------------------------------------------------------------------------------------------
                                             18.053354   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003130    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000085    0.000043    1.000043 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.074508    0.000242    1.394311 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.673145    0.507783    0.352261    1.746572 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.515817    0.052416    1.798988 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.798988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.501561   19.853083   library setup time
                                             19.853083   data required time
---------------------------------------------------------------------------------------------
                                             19.853083   data required time
                                             -1.798988   data arrival time
---------------------------------------------------------------------------------------------
                                             18.054096   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002649    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000063    0.000032    1.000032 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008219    0.074145    0.393739    1.393771 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.074145    0.000240    1.394011 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.620052    0.452597    0.251935    1.645946 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.544362    0.151014    1.796960 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.796960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.502554   19.852091   library setup time
                                             19.852091   data required time
---------------------------------------------------------------------------------------------
                                             19.852091   data required time
                                             -1.796960   data arrival time
---------------------------------------------------------------------------------------------
                                             18.055130   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.384653    0.122127    1.800624 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              1.800624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.511558    0.061199   20.577414 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.327415   clock uncertainty
                                  0.000000   20.327415   clock reconvergence pessimism
                                 -0.466933   19.860481   library setup time
                                             19.860481   data required time
---------------------------------------------------------------------------------------------
                                             19.860481   data required time
                                             -1.800624   data arrival time
---------------------------------------------------------------------------------------------
                                             18.059858   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.380564    0.118390    1.796888 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              1.796888   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.509784    0.056758   20.572973 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.322973   clock uncertainty
                                  0.000000   20.322973   clock reconvergence pessimism
                                 -0.465721   19.857254   library setup time
                                             19.857254   data required time
---------------------------------------------------------------------------------------------
                                             19.857254   data required time
                                             -1.796888   data arrival time
---------------------------------------------------------------------------------------------
                                             18.060366   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.462048    0.061606    1.804646 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.804646   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.497929   19.866686   library setup time
                                             19.866686   data required time
---------------------------------------------------------------------------------------------
                                             19.866686   data required time
                                             -1.804646   data arrival time
---------------------------------------------------------------------------------------------
                                             18.062040   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.463234    0.064132    1.807171 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.807171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.498150   19.874483   library setup time
                                             19.874483   data required time
---------------------------------------------------------------------------------------------
                                             19.874483   data required time
                                             -1.807171   data arrival time
---------------------------------------------------------------------------------------------
                                             18.067312   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003184    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000088    0.000044    1.000044 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008351    0.075062    0.394456    1.394501 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.075062    0.000245    1.394746 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.596815    0.466879    0.356102    1.750848 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.471303    0.037531    1.788379 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.788379   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.498571   19.856075   library setup time
                                             19.856075   data required time
---------------------------------------------------------------------------------------------
                                             19.856075   data required time
                                             -1.788379   data arrival time
---------------------------------------------------------------------------------------------
                                             18.067696   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.452760    0.035767    1.778807 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.778807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.496859   19.847876   library setup time
                                             19.847876   data required time
---------------------------------------------------------------------------------------------
                                             19.847876   data required time
                                             -1.778807   data arrival time
---------------------------------------------------------------------------------------------
                                             18.069069   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.396006    0.132289    1.810787 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              1.810787   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.525139    0.087855   20.604071 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354071   clock uncertainty
                                  0.000000   20.354071   clock reconvergence pessimism
                                 -0.470455   19.883615   library setup time
                                             19.883615   data required time
---------------------------------------------------------------------------------------------
                                             19.883615   data required time
                                             -1.810787   data arrival time
---------------------------------------------------------------------------------------------
                                             18.072828   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.399114    0.135016    1.813514 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              1.813514   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.094793    0.007825   20.142614 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.639941    0.499836    0.373602   20.516214 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.528075    0.092626   20.608841 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.358843   clock uncertainty
                                  0.000000   20.358843   clock reconvergence pessimism
                                 -0.471405   19.887436   library setup time
                                             19.887436   data required time
---------------------------------------------------------------------------------------------
                                             19.887436   data required time
                                             -1.813514   data arrival time
---------------------------------------------------------------------------------------------
                                             18.073923   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003148    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000085    0.000043    1.000043 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008272    0.074508    0.394027    1.394069 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.074508    0.000242    1.394311 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573307    0.448551    0.348728    1.743040 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.453242    0.037605    1.780644 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.780644   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.497036   19.857609   library setup time
                                             19.857609   data required time
---------------------------------------------------------------------------------------------
                                             19.857609   data required time
                                             -1.780644   data arrival time
---------------------------------------------------------------------------------------------
                                             18.076965   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.389367    0.126389    1.804886 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              1.804886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.563431    0.122444   20.614614 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.364616   clock uncertainty
                                  0.000000   20.364616   clock reconvergence pessimism
                                 -0.469237   19.895378   library setup time
                                             19.895378   data required time
---------------------------------------------------------------------------------------------
                                             19.895378   data required time
                                             -1.804886   data arrival time
---------------------------------------------------------------------------------------------
                                             18.090492   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002518    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000056    0.000028    1.000028 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.034844    0.360776    1.360804 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.034844    0.000046    1.360850 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044513    0.105969    0.141450    1.502299 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.106027    0.002046    1.504345 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.650438    0.304460    0.174152    1.678498 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.371126    0.109561    1.788059 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              1.788059   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.548020    0.102563   20.594734 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.344734   clock uncertainty
                                  0.000000   20.344734   clock reconvergence pessimism
                                 -0.463694   19.881041   library setup time
                                             19.881041   data required time
---------------------------------------------------------------------------------------------
                                             19.881041   data required time
                                             -1.788059   data arrival time
---------------------------------------------------------------------------------------------
                                             18.092981   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.347527    0.075716    1.727619 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              1.727619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.570068    0.130463   20.622633 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.372635   clock uncertainty
                                  0.000000   20.372635   clock reconvergence pessimism
                                 -0.489382   19.883251   library setup time
                                             19.883251   data required time
---------------------------------------------------------------------------------------------
                                             19.883251   data required time
                                             -1.727619   data arrival time
---------------------------------------------------------------------------------------------
                                             18.155632   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002348    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000052    0.000026    1.000026 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035796    0.346327    1.346352 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035796    0.000041    1.346394 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039391    0.062852    0.129636    1.476030 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.062916    0.001799    1.477829 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.651000    0.314608    0.174074    1.651903 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.324125    0.044316    1.696218 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              1.696218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.555505    0.112474   20.604645 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.354645   clock uncertainty
                                  0.000000   20.354645   clock reconvergence pessimism
                                 -0.487292   19.867353   library setup time
                                             19.867353   data required time
---------------------------------------------------------------------------------------------
                                             19.867353   data required time
                                             -1.696218   data arrival time
---------------------------------------------------------------------------------------------
                                             18.171135   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002732    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000060    0.000030    1.000030 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.081666    0.188235    0.177536    1.177566 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.191236    0.019015    1.196581 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.046201    0.178819    0.219612    1.416193 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.179126    0.006045    1.422238 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.422238   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075   20.600246 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.350246   clock uncertainty
                                  0.000000   20.350246   clock reconvergence pessimism
                                 -0.031271   20.318975   library setup time
                                             20.318975   data required time
---------------------------------------------------------------------------------------------
                                             20.318975   data required time
                                             -1.422238   data arrival time
---------------------------------------------------------------------------------------------
                                             18.896738   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002128    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000045    0.000022    1.000022 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002134    0.035746    0.346245    1.346268 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.035746    0.000040    1.346308 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010126    0.044458    0.081456    1.427764 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.044463    0.000502    1.428266 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.017308    0.062816    0.067275    1.495540 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.062842    0.001065    1.496605 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.496605   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.135187    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.019396    0.009699   20.009699 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.105493    0.093763    0.125089   20.134789 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.096102    0.011703   20.146492 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.663749    0.513199    0.345679   20.492170 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.552133    0.108075   20.600246 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.350246   clock uncertainty
                                  0.000000   20.350246   clock reconvergence pessimism
                                  0.208312   20.558558   library recovery time
                                             20.558558   data required time
---------------------------------------------------------------------------------------------
                                             20.558558   data required time
                                             -1.496605   data arrival time
---------------------------------------------------------------------------------------------
                                             19.061953   slack (MET)



