// Seed: 1724817978
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  type_8(
      1, 1'b0
  ); type_9(
      id_0, id_2, 1, 1, 1, 1'h0, !id_2, {id_0{id_2}}, id_1
  );
  logic id_3, id_4;
  assign id_4 = 1;
  logic id_5;
  assign id_5 = 1;
endmodule
module module_1 ();
  logic id_3 = 1;
  reg   id_4;
  always #1 id_4 <= 1;
  assign id_4 = id_2;
  type_8(
      1
  );
  assign id_1 = id_2;
  logic id_5;
endmodule
