// Seed: 2792740745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [7:0] id_5;
  id_6(
      1, 1, id_5[1], 1, id_6, 1'd0 * id_4, 1
  );
endmodule
