// Seed: 1808446690
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input wor id_7
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_13 :
  assert property (@(posedge id_7) 1)
  else $display(id_5, 1 == 1'h0, id_7);
  always @(*) $display(id_13);
  assign id_8 = id_11 == id_10;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
