/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved.
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: csi_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for csi module.
void csi_iomux_config(void)
{
    // Config csi.D[0] to pad EPDC_D0(A18)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D0(0x020E0090)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D0.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[0] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: MOSI of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[24] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[0] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[0] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D0_MUX_MODE(ALT3));
    // Pad EPDC_D0 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT(0x020E0630)
    //   DAISY [1:0] Reset: SEL_EPDC_D0_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[0]
    //     SEL_EPDC_D0_ALT3 (0) - Selecting Pad: EPDC_D0 for Mode: ALT3.
    //     SEL_LCD_DAT17_ALT2 (1) - Selecting Pad: LCD_DAT17 for Mode: ALT2.
    //     SEL_SD2_CLK_ALT3 (2) - Selecting Pad: SD2_CLK for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_0_SELECT_INPUT_DAISY(SEL_EPDC_D0_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D0(0x020E0380)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D0.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D0.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D0.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D0_SRE(SRE_SLOW));

    // Config csi.D[1] to pad EPDC_D1(A17)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D1(0x020E0094)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D1.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[1] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: MISO of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[25] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[1] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[1] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D1_MUX_MODE(ALT3));
    // Pad EPDC_D1 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT(0x020E0634)
    //   DAISY [1:0] Reset: SEL_EPDC_D1_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[1]
    //     SEL_EPDC_D1_ALT3 (0) - Selecting Pad: EPDC_D1 for Mode: ALT3.
    //     SEL_LCD_DAT16_ALT2 (1) - Selecting Pad: LCD_DAT16 for Mode: ALT2.
    //     SEL_SD2_CMD_ALT3 (2) - Selecting Pad: SD2_CMD for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_1_SELECT_INPUT_DAISY(SEL_EPDC_D1_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D1(0x020E0384)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D1.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D1.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D1.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D1_SRE(SRE_SLOW));

    // Config csi.D[2] to pad EPDC_D2(B17)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_2_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D2(0x020E00B0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D2.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D2.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[2] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS0 of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[26] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[2] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_2_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[2] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D2_MUX_MODE(ALT3));
    // Pad EPDC_D2 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_2_SELECT_INPUT(0x020E0638)
    //   DAISY [1:0] Reset: SEL_EPDC_D2_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[2]
    //     SEL_EPDC_D2_ALT3 (0) - Selecting Pad: EPDC_D2 for Mode: ALT3.
    //     SEL_LCD_DAT15_ALT2 (1) - Selecting Pad: LCD_DAT15 for Mode: ALT2.
    //     SEL_SD2_DAT0_ALT3 (2) - Selecting Pad: SD2_DAT0 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_2_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_2_SELECT_INPUT_DAISY(SEL_EPDC_D2_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D2(0x020E03A0)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D2.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D2.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D2.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D2.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D2_SRE(SRE_SLOW));

    // Config csi.D[3] to pad EPDC_D3(A16)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_3_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D3(0x020E00B4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D3.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D3.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[3] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SCLK of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[27] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[3] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_3_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[3] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D3_MUX_MODE(ALT3));
    // Pad EPDC_D3 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_3_SELECT_INPUT(0x020E063C)
    //   DAISY [1:0] Reset: SEL_EPDC_D3_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[3]
    //     SEL_EPDC_D3_ALT3 (0) - Selecting Pad: EPDC_D3 for Mode: ALT3.
    //     SEL_LCD_DAT14_ALT2 (1) - Selecting Pad: LCD_DAT14 for Mode: ALT2.
    //     SEL_SD2_DAT1_ALT3 (2) - Selecting Pad: SD2_DAT1 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_3_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_3_SELECT_INPUT_DAISY(SEL_EPDC_D3_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D3(0x020E03A4)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D3.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D3.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D3.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D3.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D3_SRE(SRE_SLOW));

    // Config csi.D[4] to pad EPDC_D4(B16)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_4_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D4(0x020E00B8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D4.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D4.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[4] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS1 of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_IND_SS_B_1_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[28] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[4] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_4_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[4] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D4_MUX_MODE(ALT3));
    // Pad EPDC_D4 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_4_SELECT_INPUT(0x020E0640)
    //   DAISY [1:0] Reset: SEL_EPDC_D4_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[4]
    //     SEL_EPDC_D4_ALT3 (0) - Selecting Pad: EPDC_D4 for Mode: ALT3.
    //     SEL_LCD_DAT13_ALT2 (1) - Selecting Pad: LCD_DAT13 for Mode: ALT2.
    //     SEL_SD2_DAT2_ALT3 (2) - Selecting Pad: SD2_DAT2 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_4_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_4_SELECT_INPUT_DAISY(SEL_EPDC_D4_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D4(0x020E03A8)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D4.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D4.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D4.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D4.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D4.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D4_SRE(SRE_SLOW));

    // Config csi.D[5] to pad EPDC_D5(A15)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_5_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D5(0x020E00BC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D5.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D5.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[5] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS2 of instance: ecspi4.
    //                NOTE: - Config Register IOMUXC_ECSPI4_IPP_IND_SS_B_2_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[29] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[5] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_5_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[5] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D5_MUX_MODE(ALT3));
    // Pad EPDC_D5 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_5_SELECT_INPUT(0x020E0644)
    //   DAISY [1:0] Reset: SEL_EPDC_D5_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[5]
    //     SEL_EPDC_D5_ALT3 (0) - Selecting Pad: EPDC_D5 for Mode: ALT3.
    //     SEL_LCD_DAT12_ALT2 (1) - Selecting Pad: LCD_DAT12 for Mode: ALT2.
    //     SEL_SD2_DAT3_ALT3 (2) - Selecting Pad: SD2_DAT3 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_5_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_5_SELECT_INPUT_DAISY(SEL_EPDC_D5_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D5(0x020E03AC)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D5.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D5.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D5.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D5.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D5.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D5.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D5.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D5.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D5.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D5_SRE(SRE_SLOW));

    // Config csi.D[6] to pad EPDC_D6(B15)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_6_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D6(0x020E00C0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D6.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D6.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[6] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS3 of instance: ecspi4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[30] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[6] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_6_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[6] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D6_MUX_MODE(ALT3));
    // Pad EPDC_D6 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_6_SELECT_INPUT(0x020E0648)
    //   DAISY [1:0] Reset: SEL_EPDC_D6_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[6]
    //     SEL_EPDC_D6_ALT3 (0) - Selecting Pad: EPDC_D6 for Mode: ALT3.
    //     SEL_LCD_DAT11_ALT2 (1) - Selecting Pad: LCD_DAT11 for Mode: ALT2.
    //     SEL_SD2_DAT4_ALT3 (2) - Selecting Pad: SD2_DAT4 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_6_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_6_SELECT_INPUT_DAISY(SEL_EPDC_D6_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D6(0x020E03B0)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D6.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D6.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D6.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D6.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D6.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D6.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D6.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D6.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D6.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D6_SRE(SRE_SLOW));

    // Config csi.D[7] to pad EPDC_D7(C15)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_7_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_D7(0x020E00C4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_D7.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_D7.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDDO[7] of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: RDY of instance: ecspi4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DAT[31] of instance: lcdif.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[7] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_7_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: E_DATA[7] of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_D7_MUX_MODE(ALT3));
    // Pad EPDC_D7 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_7_SELECT_INPUT(0x020E064C)
    //   DAISY [1:0] Reset: SEL_EPDC_D7_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[7]
    //     SEL_EPDC_D7_ALT3 (0) - Selecting Pad: EPDC_D7 for Mode: ALT3.
    //     SEL_LCD_DAT10_ALT2 (1) - Selecting Pad: LCD_DAT10 for Mode: ALT2.
    //     SEL_SD2_DAT5_ALT3 (2) - Selecting Pad: SD2_DAT5 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_7_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_7_SELECT_INPUT_DAISY(SEL_EPDC_D7_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_D7(0x020E03B4)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_D7.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_D7.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_D7.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_D7.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_D7.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_D7.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_D7.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_D7.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_D7.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_D7_SRE(SRE_SLOW));

    // Config csi.D[8] to pad EPDC_SDCLK(B10)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_8_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK(0x020E0110)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_SDCLK.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_SDCLK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDCLK of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCL of instance: i2c2.
    //                NOTE: - Config Register IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[8] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_8_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK_MUX_MODE(ALT3));
    // Pad EPDC_SDCLK is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_8_SELECT_INPUT(0x020E0650)
    //   DAISY [1:0] Reset: SEL_EPDC_SDCLK_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[8]
    //     SEL_EPDC_SDCLK_ALT3 (0) - Selecting Pad: EPDC_SDCLK for Mode: ALT3.
    //     SEL_LCD_DAT9_ALT2 (1) - Selecting Pad: LCD_DAT9 for Mode: ALT2.
    //     SEL_SD2_DAT6_ALT3 (2) - Selecting Pad: SD2_DAT6 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_8_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_8_SELECT_INPUT_DAISY(SEL_EPDC_SDCLK_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK(0x020E0400)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_SDCLK.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_SDCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_SDCLK.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_SDCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_SDCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_SDCLK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_SDCLK.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_SDCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_SDCLK.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDCLK_SRE(SRE_SLOW));

    // Config csi.D[9] to pad EPDC_SDLE(B8)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_D_9_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE(0x020E0114)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_SDLE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_SDLE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDLE of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: MISO of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SDA of instance: i2c2.
    //                NOTE: - Config Register IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[9] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_9_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: LD of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE_MUX_MODE(ALT3));
    // Pad EPDC_SDLE is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_D_9_SELECT_INPUT(0x020E0654)
    //   DAISY [1:0] Reset: SEL_EPDC_SDLE_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_d[9]
    //     SEL_EPDC_SDLE_ALT3 (0) - Selecting Pad: EPDC_SDLE for Mode: ALT3.
    //     SEL_LCD_DAT8_ALT2 (1) - Selecting Pad: LCD_DAT8 for Mode: ALT2.
    //     SEL_SD2_DAT7_ALT3 (2) - Selecting Pad: SD2_DAT7 for Mode: ALT3.
    HW_IOMUXC_CSI_IPP_CSI_D_9_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_D_9_SELECT_INPUT_DAISY(SEL_EPDC_SDLE_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE(0x020E0404)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_SDLE.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_SDLE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_SDLE.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_SDLE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_SDLE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_SDLE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_SDLE.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_SDLE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_SDLE.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDLE_SRE(SRE_SLOW));

    // Config csi.HSYNC to pad EPDC_GDOE(B13)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_HSYNC_SELECT_INPUT_WR(0x00000001);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE(0x020E00D4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_GDOE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_GDOE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: GDOE of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS3 of instance: ecspi2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: YOER of instance: spdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: HSYNC of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_HSYNC_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: YOEL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio2.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: VSELECT of instance: usdhc2.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE_MUX_MODE(ALT3));
    // Pad EPDC_GDOE is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_HSYNC_SELECT_INPUT(0x020E0670)
    //   DAISY [1:0] Reset: SEL_ECSPI2_MOSI_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_hsync
    //     SEL_ECSPI2_MOSI_ALT3 (0) - Selecting Pad: ECSPI2_MOSI for Mode: ALT3.
    //     SEL_EPDC_GDOE_ALT3 (1) - Selecting Pad: EPDC_GDOE for Mode: ALT3.
    //     SEL_LCD_DAT5_ALT2 (2) - Selecting Pad: LCD_DAT5 for Mode: ALT2.
    HW_IOMUXC_CSI_IPP_CSI_HSYNC_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_HSYNC_SELECT_INPUT_DAISY(SEL_EPDC_GDOE_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE(0x020E03C4)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_GDOE.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_GDOE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_GDOE.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_GDOE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_GDOE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_GDOE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_GDOE.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_GDOE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_GDOE.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDOE_SRE(SRE_SLOW));

    // Config csi.MCLK to pad EPDC_GDRL(B12)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_WR(0x00000003);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL(0x020E00D8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_GDRL.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_GDRL.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: GDRL of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: RDY of instance: ecspi2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: YDIOUR of instance: spdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: MCLK of instance: csi.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: YDIOUL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio2.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: WP of instance: usdhc2.
    //                NOTE: - Config Register IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT for mode ALT6.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL_MUX_MODE(ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL(0x020E03C8)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_GDRL.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_GDRL.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_GDRL.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_GDRL.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_GDRL.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_GDRL.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_GDRL.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_GDRL.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_GDRL.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDRL_SRE(SRE_SLOW));

    // Config csi.PIXCLK to pad EPDC_GDCLK(A12)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_PIXCLK_SELECT_INPUT_WR(0x00000001);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK(0x020E00D0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_GDCLK.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_GDCLK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: GDCLK of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS2 of instance: ecspi2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: YCKR of instance: spdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: PIXCLK of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_PIXCLK_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: YCKL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio1.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: RST of instance: usdhc2.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK_MUX_MODE(ALT3));
    // Pad EPDC_GDCLK is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_PIXCLK_SELECT_INPUT(0x020E0674)
    //   DAISY [1:0] Reset: SEL_ECSPI2_SCLK_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_pixclk
    //     SEL_ECSPI2_SCLK_ALT3 (0) - Selecting Pad: ECSPI2_SCLK for Mode: ALT3.
    //     SEL_EPDC_GDCLK_ALT3 (1) - Selecting Pad: EPDC_GDCLK for Mode: ALT3.
    //     SEL_LCD_DAT6_ALT2 (2) - Selecting Pad: LCD_DAT6 for Mode: ALT2.
    HW_IOMUXC_CSI_IPP_CSI_PIXCLK_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_PIXCLK_SELECT_INPUT_DAISY(SEL_EPDC_GDCLK_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK(0x020E03C0)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_GDCLK.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_GDCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_GDCLK.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_GDCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_GDCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_GDCLK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_GDCLK.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_GDCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_GDCLK.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDCLK_SRE(SRE_SLOW));

    // Config csi.VSYNC to pad EPDC_GDSP(A11)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_WR(0x00000003);
    // HW_IOMUXC_CSI_IPP_CSI_VSYNC_SELECT_INPUT_WR(0x00000001);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_WR(0x000130B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP(0x020E00DC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_GDSP.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_GDSP.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: GDSP of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: PWMO of instance: pwm4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: YDIODR of instance: spdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: VSYNC of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_VSYNC_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: YDIODL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio2.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: CD of instance: usdhc2.
    //                NOTE: - Config Register IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT for mode ALT6.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP_MUX_MODE(ALT3));
    // Pad EPDC_GDSP is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_CSI_IPP_CSI_VSYNC_SELECT_INPUT(0x020E0678)
    //   DAISY [1:0] Reset: SEL_ECSPI2_SS0_ALT3
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: csi,   In Pin: ipp_csi_vsync
    //     SEL_ECSPI2_SS0_ALT3 (0) - Selecting Pad: ECSPI2_SS0 for Mode: ALT3.
    //     SEL_EPDC_GDSP_ALT3 (1) - Selecting Pad: EPDC_GDSP for Mode: ALT3.
    //     SEL_LCD_DAT4_ALT2 (2) - Selecting Pad: LCD_DAT4 for Mode: ALT2.
    HW_IOMUXC_CSI_IPP_CSI_VSYNC_SELECT_INPUT_WR(
            BF_IOMUXC_CSI_IPP_CSI_VSYNC_SELECT_INPUT_DAISY(SEL_EPDC_GDSP_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP(0x020E03CC)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_GDSP.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_GDSP.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_GDSP.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_GDSP.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_GDSP.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_GDSP.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_GDSP.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_GDSP.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_GDSP.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_GDSP_SRE(SRE_SLOW));

    // Config csi.CMOS_RESET_B to pad EPDC_SDSHR(F7)
    // WAS Instance:gpio1 Signal:GPIO[26]
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_WR(0x00000005);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_WR(0x000110B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR(0x020E011C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_SDSHR.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_SDSHR.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDSHR of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SDCE[4] of instance: epdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[11] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_11_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: XDIOR of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR_MUX_MODE(ALT5));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR(0x020E040C)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_SDSHR.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_SDSHR.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_SDSHR.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_SDSHR.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_SDSHR.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_SDSHR.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_SDSHR.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_SDSHR.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_SDSHR.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PUE(PUE_KEEP) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDSHR_SRE(SRE_SLOW));

    // Config csi.CMOS_PWDN to pad EPDC_SDOE(E7)
    // WAS Instance:gpio1 Signal:GPIO[25]
    // HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_WR(0x00000005);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_WR(0x000110B0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE(0x020E0118)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EPDC_SDOE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
    //                    Select 1 of 8 iomux modes to be used for pad: EPDC_SDOE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: SDOE of instance: epdc.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: SS0 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT1.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: XDIOR of instance: spdc.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: D[10] of instance: csi.
    //                NOTE: - Config Register IOMUXC_CSI_IPP_CSI_D_10_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: XDIOL of instance: spdc.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE_MUX_MODE(ALT5));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE(0x020E0408)
    //   LVE [22] - Low Voltage Enable Field Reset: LVE_DISABLED
    //              Select one out of next values for pad: EPDC_SDOE.
    //     LVE_DISABLED (0) - High Voltage
    //     LVE_ENABLED (1) - Low Voltage
    //   HYS [16] - Hysteresis Enable Field Reset: HYS_ENABLED
    //              Select one out of next values for pad: EPDC_SDOE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PUS [15:14] - Pull Up / Down Configure Field Reset: PUS_100KOHM_PD
    //                 Select one out of next values for pad: EPDC_SDOE.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   PUE [13] - Pull / Keep Select Field Reset: PUE_KEEP
    //              Select one out of next values for pad: EPDC_SDOE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PKE [12] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //              Select one out of next values for pad: EPDC_SDOE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   ODE [11] - Open Drain Enable Field Reset: ODE_DISABLED
    //              Select one out of next values for pad: EPDC_SDOE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   SPEED [7:6] - Speed Field Reset: SPD_100MHZ
    //                 Select one out of next values for pad: EPDC_SDOE.
    //     SPD_TBD (0) - TBD
    //     SPD_50MHZ (1) - Low(50 MHz)
    //     SPD_100MHZ (2) - Medium(100 MHz)
    //     SPD_200MHZ (3) - Maximum(200 MHz)
    //   DSE [5:3] - Drive Strength Field Reset: DSE_40OHM
    //               Select one out of next values for pad: EPDC_SDOE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_SLOW
    //             Select one out of next values for pad: EPDC_SDOE.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_LVE(LVE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PUS(PUS_100KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PUE(PUE_KEEP) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SPEED(SPD_100MHZ) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_DSE(DSE_40OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EPDC_SDOE_SRE(SRE_SLOW));
}
