module cu(inst,zero,rs1,rs2,rd,erd,mrd,ewreg,mwreg,esld,
			wreg,sst,m2reg,shift,aluimm,sext,aluc,wmem,pcsource,adepend,bdepend,sdepend,loaddepend,wzero);