# FPGA-Based DSP FIR Filter

This project implements a simple FIR filter using Verilog, simulates it using a testbench, and verifies the output using MATLAB.

## Features
- 3-tap FIR Filter using Verilog
- Testbench simulation in Vivado
- MATLAB script for functional verification

## Folder Structure
- `src/` – Verilog source
- `tb/` – Testbench
- `sim/` – Waveform files
- `docs/` – MATLAB verification script

 ## DHARAVATH RENU
- BTech, ECE, IIITDM Jabalpur
