# hades.models.Design file
#  
[name] Vlaggenbank
[components]
hades.models.rtlib.io.Expander i8 12600 -600 @N 1001 4 1.0E-8
hades.models.rtlib.io.IpinVector Vlaggen 10200 1800 @N 1001 4 0111_B 1.0E-9 2
hades.models.flipflops.Dff i7 15600 8400 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.flipflops.Dff i6 15600 6000 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.flipflops.Dff i5 15600 3600 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.rtlib.io.MergeBits i1 19200 11400 @N 1001 4 1.0E-8
hades.models.flipflops.Dff i0 15600 1200 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.io.Ipin Lezen\u003f 6600 3000 @N 1001  0
hades.models.rtlib.io.OpinVector Vlaggen_output 24000 1800 @N 1001 4 1.0E-9 2
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i7 Q i1 A0 2 2 19200 9000 21600 9000 2 21600 9000 21600 11400 0 
hades.signals.SignalStdLogic1164 n8 2 i6 Q i1 A1 2 2 19200 6600 21000 6600 2 21000 6600 21000 11400 0 
hades.signals.SignalStdLogic1164 n7 2 i5 Q i1 A2 2 2 19200 4200 20400 4200 2 20400 4200 20400 11400 0 
hades.signals.SignalStdLogic1164 n6 2 i0 Q i1 A3 2 2 19200 1800 19800 1800 2 19800 1800 19800 11400 0 
hades.signals.SignalStdLogic1164 n5 5 Lezen? Y i0 C i5 C i6 C i7 C 8 2 10800 3000 15600 3000 2 6600 3000 10800 3000 2 10800 3000 10800 5400 2 10800 5400 15600 5400 2 10800 5400 10800 7800 2 10800 7800 15600 7800 2 10800 7800 10800 10200 2 10800 10200 15600 10200 3 10800 3000 10800 7800 10800 5400 
hades.signals.SignalStdLogic1164 n4 2 i8 Y3 i0 D 2 2 13200 600 13200 1800 2 13200 1800 15600 1800 0 
hades.signals.SignalStdLogic1164 n3 2 i8 Y2 i5 D 2 2 13800 600 13800 4200 2 13800 4200 15600 4200 0 
hades.signals.SignalStdLogicVector n2 4 2 Vlaggen Y i8 A 4 2 10200 1800 11400 1800 2 11400 1800 11400 -1200 2 11400 -1200 13200 -1200 2 13200 -1200 13200 -600 0 
hades.signals.SignalStdLogic1164 n1 2 i8 Y1 i6 D 2 2 14400 600 14400 6600 2 14400 6600 15600 6600 0 
hades.signals.SignalStdLogic1164 n0 2 i8 Y0 i7 D 2 2 15000 600 15000 9000 2 15000 9000 15600 9000 0 
hades.signals.SignalStdLogicVector n10 4 2 i1 Y Vlaggen_output A 4 2 19800 12600 19800 13200 2 19800 13200 22800 13200 2 22800 13200 22800 1800 2 22800 1800 24000 1800 0 
[end signals]
[end]
