// Seed: 3173570498
module module_0 ();
  assign id_1 = id_1 - id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  always_comb disable id_1;
  initial id_2 <= id_2;
  module_0 modCall_1 ();
  id_3(
      id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    input wand id_11,
    output wand id_12,
    output supply0 id_13,
    output logic id_14,
    output tri1 id_15,
    output supply1 id_16,
    input wire id_17,
    input wor id_18,
    input wire id_19,
    output supply0 id_20,
    input tri1 id_21,
    input wire id_22,
    input supply0 id_23,
    input supply0 id_24,
    output wire id_25,
    output supply1 id_26,
    output uwire id_27
);
  wire id_29;
  wire id_30;
  parameter integer id_31 = -1'b0 / 1 + 1'h0;
  initial id_14 <= -1;
  wire id_32, id_33, id_34;
  wire id_35, id_36;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_37, id_38, id_39;
  wire id_40;
endmodule
