circuit FFTTop :
  module FFTMultiply :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_1 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_2 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_3 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_4 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_5 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_6 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_7 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTMultiply_8 :
    output io : { flip data : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}, flip wR : Fixed<14><<12>>, flip wI : Fixed<14><<12>>, product : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}}

    node _multS_T = add(io.data.re, io.data.im) @[FFTMultiply.scala 15:29]
    node _multS_T_1 = tail(_multS_T, 1) @[FFTMultiply.scala 15:29]
    node _multS_T_2 = asFixedPoint(_multS_T_1, 15) @[FFTMultiply.scala 15:29]
    node _multS_T_3 = add(io.wR, io.wI) @[FFTMultiply.scala 15:52]
    node _multS_T_4 = tail(_multS_T_3, 1) @[FFTMultiply.scala 15:52]
    node _multS_T_5 = asFixedPoint(_multS_T_4, 12) @[FFTMultiply.scala 15:52]
    node multS = mul(_multS_T_2, _multS_T_5) @[FFTMultiply.scala 15:43]
    node multR = mul(io.data.re, io.wR) @[FFTMultiply.scala 16:28]
    node multI = mul(io.data.im, io.wI) @[FFTMultiply.scala 17:28]
    node _io_product_re_T = sub(multR, multI) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_1 = tail(_io_product_re_T, 1) @[FFTMultiply.scala 19:28]
    node _io_product_re_T_2 = asFixedPoint(_io_product_re_T_1, 27) @[FFTMultiply.scala 19:28]
    io.product.re <= _io_product_re_T_2 @[FFTMultiply.scala 19:19]
    node _io_product_im_T = sub(multS, multR) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_1 = tail(_io_product_im_T, 1) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_2 = asFixedPoint(_io_product_im_T_1, 27) @[FFTMultiply.scala 20:28]
    node _io_product_im_T_3 = sub(_io_product_im_T_2, multI) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_4 = tail(_io_product_im_T_3, 1) @[FFTMultiply.scala 20:36]
    node _io_product_im_T_5 = asFixedPoint(_io_product_im_T_4, 27) @[FFTMultiply.scala 20:36]
    io.product.im <= _io_product_im_T_5 @[FFTMultiply.scala 20:19]

  module FFTTwiddle :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_1 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_2 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_3 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_4 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_5 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFTTwiddle_6 :
    output io : { flip nk : UInt<7>, flip twiLutCaseIndex : UInt<2>, wR : Fixed<14><<12>>, wI : Fixed<14><<12>>}

    wire twi_cos_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[0] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[1] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[2] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[3] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[4] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[5] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[6] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[7] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[8] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[9] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[10] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[11] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[12] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[13] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[14] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[15] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[17] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[18] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[19] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[20] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[21] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[22] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[23] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[24] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[25] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[26] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[27] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[28] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[29] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[30] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[31] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 33:34]
    twi_cos_tb1_p10[32] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 33:34]
    wire twi_sin_tb1_p10 : Fixed<14><<12>>[33] @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[0] <= asFixedPoint(UInt<14>("h0"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[1] <= asFixedPoint(UInt<14>("hc9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[2] <= asFixedPoint(UInt<14>("h191"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[3] <= asFixedPoint(UInt<14>("h259"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[4] <= asFixedPoint(UInt<14>("h31f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[5] <= asFixedPoint(UInt<14>("h3e3"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[6] <= asFixedPoint(UInt<14>("h4a5"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[7] <= asFixedPoint(UInt<14>("h564"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[8] <= asFixedPoint(UInt<14>("h61f"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[9] <= asFixedPoint(UInt<14>("h6d7"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[10] <= asFixedPoint(UInt<14>("h78b"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[11] <= asFixedPoint(UInt<14>("h83a"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[12] <= asFixedPoint(UInt<14>("h8e4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[13] <= asFixedPoint(UInt<14>("h988"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[14] <= asFixedPoint(UInt<14>("ha26"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[15] <= asFixedPoint(UInt<14>("habf"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[16] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[17] <= asFixedPoint(UInt<14>("hbdb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[18] <= asFixedPoint(UInt<14>("hc5e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[19] <= asFixedPoint(UInt<14>("hcda"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[20] <= asFixedPoint(UInt<14>("hd4e"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[21] <= asFixedPoint(UInt<14>("hdb9"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[22] <= asFixedPoint(UInt<14>("he1c"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[23] <= asFixedPoint(UInt<14>("he77"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[24] <= asFixedPoint(UInt<14>("hec8"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[25] <= asFixedPoint(UInt<14>("hf11"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[26] <= asFixedPoint(UInt<14>("hf50"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[27] <= asFixedPoint(UInt<14>("hf85"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[28] <= asFixedPoint(UInt<14>("hfb1"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[29] <= asFixedPoint(UInt<14>("hfd4"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[30] <= asFixedPoint(UInt<14>("hfec"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[31] <= asFixedPoint(UInt<14>("hffb"), 12) @[FFTTwiddle.scala 34:34]
    twi_sin_tb1_p10[32] <= asFixedPoint(UInt<14>("h1000"), 12) @[FFTTwiddle.scala 34:34]
    node _idx_r_pre_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 36:30]
    node _idx_r_pre_T_1 = not(io.nk) @[FFTTwiddle.scala 36:51]
    node _idx_r_pre_T_2 = add(_idx_r_pre_T_1, UInt<1>("h1")) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_3 = tail(_idx_r_pre_T_2, 1) @[FFTTwiddle.scala 36:58]
    node _idx_r_pre_T_4 = mux(_idx_r_pre_T, _idx_r_pre_T_3, io.nk) @[FFTTwiddle.scala 36:24]
    node idx_r_pre = bits(_idx_r_pre_T_4, 5, 0) @[FFTTwiddle.scala 36:72]
    node _idx_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 38:31]
    node _idx_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 38:65]
    node _idx_r_T_2 = orr(_idx_r_T_1) @[FFTTwiddle.scala 38:91]
    node _idx_r_T_3 = and(_idx_r_T, _idx_r_T_2) @[FFTTwiddle.scala 38:54]
    node _idx_r_T_4 = not(idx_r_pre) @[FFTTwiddle.scala 38:98]
    node _idx_r_T_5 = add(_idx_r_T_4, UInt<1>("h1")) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_6 = tail(_idx_r_T_5, 1) @[FFTTwiddle.scala 38:109]
    node _idx_r_T_7 = mux(_idx_r_T_3, _idx_r_T_6, idx_r_pre) @[FFTTwiddle.scala 38:20]
    node idx_r = bits(_idx_r_T_7, 5, 0) @[FFTTwiddle.scala 38:127]
    node _lut_chg_sign_flag_r_T = bits(idx_r_pre, 5, 5) @[FFTTwiddle.scala 40:40]
    node _lut_chg_sign_flag_r_T_1 = bits(idx_r_pre, 4, 0) @[FFTTwiddle.scala 40:74]
    node _lut_chg_sign_flag_r_T_2 = orr(_lut_chg_sign_flag_r_T_1) @[FFTTwiddle.scala 40:100]
    node lut_chg_sign_flag_r = and(_lut_chg_sign_flag_r_T, _lut_chg_sign_flag_r_T_2) @[FFTTwiddle.scala 40:63]
    node idx_i = bits(idx_r, 5, 0) @[FFTTwiddle.scala 44:22]
    node _lut_chg_sign_flag_i_T = bits(io.nk, 6, 6) @[FFTTwiddle.scala 46:37]
    node lut_chg_sign_flag_i = eq(_lut_chg_sign_flag_i_T, UInt<1>("h0")) @[FFTTwiddle.scala 46:31]
    node _chg_sign_flag_r_T = eq(io.twiLutCaseIndex, UInt<2>("h2")) @[FFTTwiddle.scala 50:51]
    node _chg_sign_flag_r_T_1 = eq(lut_chg_sign_flag_r, UInt<1>("h0")) @[FFTTwiddle.scala 50:61]
    node chg_sign_flag_r = mux(_chg_sign_flag_r_T, _chg_sign_flag_r_T_1, lut_chg_sign_flag_r) @[FFTTwiddle.scala 50:30]
    node _chg_sign_flag_i_T = eq(io.twiLutCaseIndex, UInt<1>("h1")) @[FFTTwiddle.scala 51:51]
    node _chg_sign_flag_i_T_1 = eq(lut_chg_sign_flag_i, UInt<1>("h0")) @[FFTTwiddle.scala 51:61]
    node chg_sign_flag_i = mux(_chg_sign_flag_i_T, _chg_sign_flag_i_T_1, lut_chg_sign_flag_i) @[FFTTwiddle.scala 51:30]
    node _io_wR_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_1 = tail(_io_wR_T, 1) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_2 = asFixedPoint(_io_wR_T_1, 12) @[FFTTwiddle.scala 53:35]
    node _io_wR_T_3 = mux(chg_sign_flag_r, _io_wR_T_2, twi_cos_tb1_p10[idx_r]) @[FFTTwiddle.scala 53:17]
    io.wR <= _io_wR_T_3 @[FFTTwiddle.scala 53:11]
    node _io_wI_T = sub(asFixedPoint(UInt<1>("h0"), 0), twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_1 = tail(_io_wI_T, 1) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_2 = asFixedPoint(_io_wI_T_1, 12) @[FFTTwiddle.scala 54:35]
    node _io_wI_T_3 = mux(chg_sign_flag_i, _io_wI_T_2, twi_sin_tb1_p10[idx_i]) @[FFTTwiddle.scala 54:17]
    io.wI <= _io_wI_T_3 @[FFTTwiddle.scala 54:11]

  module FFT3PipelineR23Calc :
    input clock : Clock
    input reset : Reset
    output io : { flip dataIn : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8], dataOut3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8], flip radixCount : UInt<6>, flip calcMode : UInt<2>, flip phaseCount : UInt<2>, flip rShiftSym : UInt<1>, flip isFFT : UInt<1>, flip procMode : UInt<1>, flip state1c : UInt<1>, flip state2c : UInt<1>}

    clock is invalid
    reset is invalid
    io is invalid
    node lastPhase = eq(io.phaseCount, UInt<2>("h2")) @[FFT3PipelineR23Calc.scala 38:35]
    inst multiplyUnits_0 of FFTMultiply @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_1 of FFTMultiply_1 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_2 of FFTMultiply_2 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_3 of FFTMultiply_3 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_4 of FFTMultiply_4 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_5 of FFTMultiply_5 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_6 of FFTMultiply_6 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_7 of FFTMultiply_7 @[FFT3PipelineR23Calc.scala 40:43]
    inst multiplyUnits_8 of FFTMultiply_8 @[FFT3PipelineR23Calc.scala 40:43]
    inst twiddleUnits_0 of FFTTwiddle @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_1 of FFTTwiddle_1 @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_2 of FFTTwiddle_2 @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_3 of FFTTwiddle_3 @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_4 of FFTTwiddle_4 @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_5 of FFTTwiddle_5 @[FFT3PipelineR23Calc.scala 41:52]
    inst twiddleUnits_6 of FFTTwiddle_6 @[FFT3PipelineR23Calc.scala 41:52]
    wire dataInRnd : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 43:25]
    node _dataInRnd_0_re_T = bits(io.dataIn[0].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_0_re_T_1 = bits(io.dataIn[0].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_0_re_T_2 = cat(_dataInRnd_0_re_T, _dataInRnd_0_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_0_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_0_re_T_4 = bits(io.dataIn[0].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_0_re_T_5 = cat(_dataInRnd_0_re_T_3, _dataInRnd_0_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_0_re_T_6 = add(_dataInRnd_0_re_T_2, _dataInRnd_0_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_0_re_T_7 = tail(_dataInRnd_0_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_0_re_T_8 = asFixedPoint(_dataInRnd_0_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[0].re <= _dataInRnd_0_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_0_im_T = bits(io.dataIn[0].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_0_im_T_1 = bits(io.dataIn[0].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_0_im_T_2 = cat(_dataInRnd_0_im_T, _dataInRnd_0_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_0_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_0_im_T_4 = bits(io.dataIn[0].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_0_im_T_5 = cat(_dataInRnd_0_im_T_3, _dataInRnd_0_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_0_im_T_6 = add(_dataInRnd_0_im_T_2, _dataInRnd_0_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_0_im_T_7 = tail(_dataInRnd_0_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_0_im_T_8 = asFixedPoint(_dataInRnd_0_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[0].im <= _dataInRnd_0_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_1_re_T = bits(io.dataIn[1].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_1_re_T_1 = bits(io.dataIn[1].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_1_re_T_2 = cat(_dataInRnd_1_re_T, _dataInRnd_1_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_1_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_1_re_T_4 = bits(io.dataIn[1].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_1_re_T_5 = cat(_dataInRnd_1_re_T_3, _dataInRnd_1_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_1_re_T_6 = add(_dataInRnd_1_re_T_2, _dataInRnd_1_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_1_re_T_7 = tail(_dataInRnd_1_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_1_re_T_8 = asFixedPoint(_dataInRnd_1_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[1].re <= _dataInRnd_1_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_1_im_T = bits(io.dataIn[1].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_1_im_T_1 = bits(io.dataIn[1].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_1_im_T_2 = cat(_dataInRnd_1_im_T, _dataInRnd_1_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_1_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_1_im_T_4 = bits(io.dataIn[1].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_1_im_T_5 = cat(_dataInRnd_1_im_T_3, _dataInRnd_1_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_1_im_T_6 = add(_dataInRnd_1_im_T_2, _dataInRnd_1_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_1_im_T_7 = tail(_dataInRnd_1_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_1_im_T_8 = asFixedPoint(_dataInRnd_1_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[1].im <= _dataInRnd_1_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_2_re_T = bits(io.dataIn[2].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_2_re_T_1 = bits(io.dataIn[2].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_2_re_T_2 = cat(_dataInRnd_2_re_T, _dataInRnd_2_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_2_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_2_re_T_4 = bits(io.dataIn[2].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_2_re_T_5 = cat(_dataInRnd_2_re_T_3, _dataInRnd_2_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_2_re_T_6 = add(_dataInRnd_2_re_T_2, _dataInRnd_2_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_2_re_T_7 = tail(_dataInRnd_2_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_2_re_T_8 = asFixedPoint(_dataInRnd_2_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[2].re <= _dataInRnd_2_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_2_im_T = bits(io.dataIn[2].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_2_im_T_1 = bits(io.dataIn[2].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_2_im_T_2 = cat(_dataInRnd_2_im_T, _dataInRnd_2_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_2_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_2_im_T_4 = bits(io.dataIn[2].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_2_im_T_5 = cat(_dataInRnd_2_im_T_3, _dataInRnd_2_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_2_im_T_6 = add(_dataInRnd_2_im_T_2, _dataInRnd_2_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_2_im_T_7 = tail(_dataInRnd_2_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_2_im_T_8 = asFixedPoint(_dataInRnd_2_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[2].im <= _dataInRnd_2_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_3_re_T = bits(io.dataIn[3].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_3_re_T_1 = bits(io.dataIn[3].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_3_re_T_2 = cat(_dataInRnd_3_re_T, _dataInRnd_3_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_3_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_3_re_T_4 = bits(io.dataIn[3].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_3_re_T_5 = cat(_dataInRnd_3_re_T_3, _dataInRnd_3_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_3_re_T_6 = add(_dataInRnd_3_re_T_2, _dataInRnd_3_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_3_re_T_7 = tail(_dataInRnd_3_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_3_re_T_8 = asFixedPoint(_dataInRnd_3_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[3].re <= _dataInRnd_3_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_3_im_T = bits(io.dataIn[3].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_3_im_T_1 = bits(io.dataIn[3].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_3_im_T_2 = cat(_dataInRnd_3_im_T, _dataInRnd_3_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_3_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_3_im_T_4 = bits(io.dataIn[3].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_3_im_T_5 = cat(_dataInRnd_3_im_T_3, _dataInRnd_3_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_3_im_T_6 = add(_dataInRnd_3_im_T_2, _dataInRnd_3_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_3_im_T_7 = tail(_dataInRnd_3_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_3_im_T_8 = asFixedPoint(_dataInRnd_3_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[3].im <= _dataInRnd_3_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_4_re_T = bits(io.dataIn[4].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_4_re_T_1 = bits(io.dataIn[4].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_4_re_T_2 = cat(_dataInRnd_4_re_T, _dataInRnd_4_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_4_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_4_re_T_4 = bits(io.dataIn[4].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_4_re_T_5 = cat(_dataInRnd_4_re_T_3, _dataInRnd_4_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_4_re_T_6 = add(_dataInRnd_4_re_T_2, _dataInRnd_4_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_4_re_T_7 = tail(_dataInRnd_4_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_4_re_T_8 = asFixedPoint(_dataInRnd_4_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[4].re <= _dataInRnd_4_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_4_im_T = bits(io.dataIn[4].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_4_im_T_1 = bits(io.dataIn[4].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_4_im_T_2 = cat(_dataInRnd_4_im_T, _dataInRnd_4_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_4_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_4_im_T_4 = bits(io.dataIn[4].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_4_im_T_5 = cat(_dataInRnd_4_im_T_3, _dataInRnd_4_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_4_im_T_6 = add(_dataInRnd_4_im_T_2, _dataInRnd_4_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_4_im_T_7 = tail(_dataInRnd_4_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_4_im_T_8 = asFixedPoint(_dataInRnd_4_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[4].im <= _dataInRnd_4_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_5_re_T = bits(io.dataIn[5].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_5_re_T_1 = bits(io.dataIn[5].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_5_re_T_2 = cat(_dataInRnd_5_re_T, _dataInRnd_5_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_5_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_5_re_T_4 = bits(io.dataIn[5].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_5_re_T_5 = cat(_dataInRnd_5_re_T_3, _dataInRnd_5_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_5_re_T_6 = add(_dataInRnd_5_re_T_2, _dataInRnd_5_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_5_re_T_7 = tail(_dataInRnd_5_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_5_re_T_8 = asFixedPoint(_dataInRnd_5_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[5].re <= _dataInRnd_5_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_5_im_T = bits(io.dataIn[5].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_5_im_T_1 = bits(io.dataIn[5].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_5_im_T_2 = cat(_dataInRnd_5_im_T, _dataInRnd_5_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_5_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_5_im_T_4 = bits(io.dataIn[5].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_5_im_T_5 = cat(_dataInRnd_5_im_T_3, _dataInRnd_5_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_5_im_T_6 = add(_dataInRnd_5_im_T_2, _dataInRnd_5_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_5_im_T_7 = tail(_dataInRnd_5_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_5_im_T_8 = asFixedPoint(_dataInRnd_5_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[5].im <= _dataInRnd_5_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_6_re_T = bits(io.dataIn[6].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_6_re_T_1 = bits(io.dataIn[6].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_6_re_T_2 = cat(_dataInRnd_6_re_T, _dataInRnd_6_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_6_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_6_re_T_4 = bits(io.dataIn[6].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_6_re_T_5 = cat(_dataInRnd_6_re_T_3, _dataInRnd_6_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_6_re_T_6 = add(_dataInRnd_6_re_T_2, _dataInRnd_6_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_6_re_T_7 = tail(_dataInRnd_6_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_6_re_T_8 = asFixedPoint(_dataInRnd_6_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[6].re <= _dataInRnd_6_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_6_im_T = bits(io.dataIn[6].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_6_im_T_1 = bits(io.dataIn[6].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_6_im_T_2 = cat(_dataInRnd_6_im_T, _dataInRnd_6_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_6_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_6_im_T_4 = bits(io.dataIn[6].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_6_im_T_5 = cat(_dataInRnd_6_im_T_3, _dataInRnd_6_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_6_im_T_6 = add(_dataInRnd_6_im_T_2, _dataInRnd_6_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_6_im_T_7 = tail(_dataInRnd_6_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_6_im_T_8 = asFixedPoint(_dataInRnd_6_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[6].im <= _dataInRnd_6_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    node _dataInRnd_7_re_T = bits(io.dataIn[7].re, 15, 15) @[FFT3PipelineR23Calc.scala 45:48]
    node _dataInRnd_7_re_T_1 = bits(io.dataIn[7].re, 15, 1) @[FFT3PipelineR23Calc.scala 45:83]
    node _dataInRnd_7_re_T_2 = cat(_dataInRnd_7_re_T, _dataInRnd_7_re_T_1) @[Cat.scala 33:92]
    node _dataInRnd_7_re_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_7_re_T_4 = bits(io.dataIn[7].re, 0, 0) @[FFT3PipelineR23Calc.scala 45:156]
    node _dataInRnd_7_re_T_5 = cat(_dataInRnd_7_re_T_3, _dataInRnd_7_re_T_4) @[Cat.scala 33:92]
    node _dataInRnd_7_re_T_6 = add(_dataInRnd_7_re_T_2, _dataInRnd_7_re_T_5) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_7_re_T_7 = tail(_dataInRnd_7_re_T_6, 1) @[FFT3PipelineR23Calc.scala 45:106]
    node _dataInRnd_7_re_T_8 = asFixedPoint(_dataInRnd_7_re_T_7, 15) @[FFT3PipelineR23Calc.scala 45:174]
    dataInRnd[7].re <= _dataInRnd_7_re_T_8 @[FFT3PipelineR23Calc.scala 45:25]
    node _dataInRnd_7_im_T = bits(io.dataIn[7].im, 15, 15) @[FFT3PipelineR23Calc.scala 46:48]
    node _dataInRnd_7_im_T_1 = bits(io.dataIn[7].im, 15, 1) @[FFT3PipelineR23Calc.scala 46:83]
    node _dataInRnd_7_im_T_2 = cat(_dataInRnd_7_im_T, _dataInRnd_7_im_T_1) @[Cat.scala 33:92]
    node _dataInRnd_7_im_T_3 = mux(UInt<1>("h0"), UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 77:12]
    node _dataInRnd_7_im_T_4 = bits(io.dataIn[7].im, 0, 0) @[FFT3PipelineR23Calc.scala 46:156]
    node _dataInRnd_7_im_T_5 = cat(_dataInRnd_7_im_T_3, _dataInRnd_7_im_T_4) @[Cat.scala 33:92]
    node _dataInRnd_7_im_T_6 = add(_dataInRnd_7_im_T_2, _dataInRnd_7_im_T_5) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_7_im_T_7 = tail(_dataInRnd_7_im_T_6, 1) @[FFT3PipelineR23Calc.scala 46:106]
    node _dataInRnd_7_im_T_8 = asFixedPoint(_dataInRnd_7_im_T_7, 15) @[FFT3PipelineR23Calc.scala 46:174]
    dataInRnd[7].im <= _dataInRnd_7_im_T_8 @[FFT3PipelineR23Calc.scala 46:25]
    wire dataIn1c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 49:24]
    node _dataIn1c_0_T = mux(io.rShiftSym, dataInRnd[0], io.dataIn[0]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[0] <= _dataIn1c_0_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_1_T = mux(io.rShiftSym, dataInRnd[1], io.dataIn[1]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[1] <= _dataIn1c_1_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_2_T = mux(io.rShiftSym, dataInRnd[2], io.dataIn[2]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[2] <= _dataIn1c_2_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_3_T = mux(io.rShiftSym, dataInRnd[3], io.dataIn[3]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[3] <= _dataIn1c_3_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_4_T = mux(io.rShiftSym, dataInRnd[4], io.dataIn[4]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[4] <= _dataIn1c_4_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_5_T = mux(io.rShiftSym, dataInRnd[5], io.dataIn[5]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[5] <= _dataIn1c_5_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_6_T = mux(io.rShiftSym, dataInRnd[6], io.dataIn[6]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[6] <= _dataIn1c_6_T @[FFT3PipelineR23Calc.scala 51:21]
    node _dataIn1c_7_T = mux(io.rShiftSym, dataInRnd[7], io.dataIn[7]) @[FFT3PipelineR23Calc.scala 51:27]
    dataIn1c[7] <= _dataIn1c_7_T @[FFT3PipelineR23Calc.scala 51:21]
    node twiLutCaseIdx1c = mux(io.isFFT, UInt<2>("h0"), UInt<2>("h1")) @[FFT3PipelineR23Calc.scala 54:30]
    wire wR1c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 55:20]
    wire wI1c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 56:20]
    wire wR2c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 57:20]
    wire wI2c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 58:20]
    wire wR3c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 59:20]
    wire wI3c : Fixed<14><<12>>[9] @[FFT3PipelineR23Calc.scala 60:20]
    wire data2cPrePre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 62:28]
    wire data2cPre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 63:25]
    wire data2c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 64:22]
    wire data3cPrePre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 65:28]
    wire data3cPre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 66:25]
    wire data3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 67:22]
    wire dataOut3cPrePre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 68:31]
    wire dataOut3cPre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFT3PipelineR23Calc.scala 69:28]
    node _T = shr(io.radixCount, 0) @[FFT3PipelineR23Calc.scala 72:37]
    node _T_1 = shr(io.radixCount, 3) @[FFT3PipelineR23Calc.scala 72:37]
    wire twiLutIdxPre : UInt<4> @[FFT3PipelineR23Calc.scala 74:28]
    node _twiLutIdxPre_T = eq(UInt<1>("h0"), io.phaseCount) @[Mux.scala 81:61]
    node _twiLutIdxPre_T_1 = mux(_twiLutIdxPre_T, _T, UInt<1>("h0")) @[Mux.scala 81:58]
    node _twiLutIdxPre_T_2 = eq(UInt<1>("h1"), io.phaseCount) @[Mux.scala 81:61]
    node _twiLutIdxPre_T_3 = mux(_twiLutIdxPre_T_2, _T_1, _twiLutIdxPre_T_1) @[Mux.scala 81:58]
    twiLutIdxPre <= _twiLutIdxPre_T_3 @[FFT3PipelineR23Calc.scala 75:18]
    reg twiLutIdxPre1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      twiLutIdxPre1c <= twiLutIdxPre @[Reg.scala 36:22]
    reg radixCount1c : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when io.procMode : @[Reg.scala 36:18]
      radixCount1c <= io.radixCount @[Reg.scala 36:22]
    node _twiddleUnits_0_io_nk_T = mul(UInt<3>("h1"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 80:81]
    node _twiddleUnits_0_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 80:117]
    node _twiddleUnits_0_io_nk_T_2 = dshl(_twiddleUnits_0_io_nk_T, _twiddleUnits_0_io_nk_T_1) @[FFT3PipelineR23Calc.scala 80:99]
    node _twiddleUnits_0_io_nk_T_3 = cat(_twiddleUnits_0_io_nk_T_2, UInt<1>("h0")) @[Cat.scala 33:92]
    node _twiddleUnits_0_io_nk_T_4 = bits(_twiddleUnits_0_io_nk_T_3, 7, 0) @[FFT3PipelineR23Calc.scala 80:134]
    node _twiddleUnits_0_io_nk_T_5 = mux(io.procMode, radixCount1c, _twiddleUnits_0_io_nk_T_4) @[FFT3PipelineR23Calc.scala 80:33]
    twiddleUnits_0.io.nk <= _twiddleUnits_0_io_nk_T_5 @[FFT3PipelineR23Calc.scala 80:27]
    twiddleUnits_0.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 81:40]
    wR1c[0] <= twiddleUnits_0.io.wR @[FFT3PipelineR23Calc.scala 82:13]
    wI1c[0] <= twiddleUnits_0.io.wI @[FFT3PipelineR23Calc.scala 83:13]
    node _twiddleUnits_1_io_nk_T = mul(UInt<3>("h2"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_1_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_1_io_nk_T_2 = dshl(_twiddleUnits_1_io_nk_T, _twiddleUnits_1_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_1_io_nk_T_3 = bits(_twiddleUnits_1_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_1.io.nk <= _twiddleUnits_1_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_1.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[1] <= twiddleUnits_1.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[1] <= twiddleUnits_1.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    node _twiddleUnits_2_io_nk_T = mul(UInt<3>("h3"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_2_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_2_io_nk_T_2 = dshl(_twiddleUnits_2_io_nk_T, _twiddleUnits_2_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_2_io_nk_T_3 = bits(_twiddleUnits_2_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_2.io.nk <= _twiddleUnits_2_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_2.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[2] <= twiddleUnits_2.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[2] <= twiddleUnits_2.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    node _twiddleUnits_3_io_nk_T = mul(UInt<3>("h4"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_3_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_3_io_nk_T_2 = dshl(_twiddleUnits_3_io_nk_T, _twiddleUnits_3_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_3_io_nk_T_3 = bits(_twiddleUnits_3_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_3.io.nk <= _twiddleUnits_3_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_3.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[3] <= twiddleUnits_3.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[3] <= twiddleUnits_3.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    node _twiddleUnits_4_io_nk_T = mul(UInt<3>("h5"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_4_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_4_io_nk_T_2 = dshl(_twiddleUnits_4_io_nk_T, _twiddleUnits_4_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_4_io_nk_T_3 = bits(_twiddleUnits_4_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_4.io.nk <= _twiddleUnits_4_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_4.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[4] <= twiddleUnits_4.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[4] <= twiddleUnits_4.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    node _twiddleUnits_5_io_nk_T = mul(UInt<3>("h6"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_5_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_5_io_nk_T_2 = dshl(_twiddleUnits_5_io_nk_T, _twiddleUnits_5_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_5_io_nk_T_3 = bits(_twiddleUnits_5_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_5.io.nk <= _twiddleUnits_5_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_5.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[5] <= twiddleUnits_5.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[5] <= twiddleUnits_5.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    node _twiddleUnits_6_io_nk_T = mul(UInt<3>("h7"), twiLutIdxPre1c) @[FFT3PipelineR23Calc.scala 86:51]
    node _twiddleUnits_6_io_nk_T_1 = mul(io.phaseCount, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 86:87]
    node _twiddleUnits_6_io_nk_T_2 = dshl(_twiddleUnits_6_io_nk_T, _twiddleUnits_6_io_nk_T_1) @[FFT3PipelineR23Calc.scala 86:69]
    node _twiddleUnits_6_io_nk_T_3 = bits(_twiddleUnits_6_io_nk_T_2, 6, 0) @[FFT3PipelineR23Calc.scala 86:94]
    twiddleUnits_6.io.nk <= _twiddleUnits_6_io_nk_T_3 @[FFT3PipelineR23Calc.scala 86:31]
    twiddleUnits_6.io.twiLutCaseIndex <= twiLutCaseIdx1c @[FFT3PipelineR23Calc.scala 87:44]
    wR1c[6] <= twiddleUnits_6.io.wR @[FFT3PipelineR23Calc.scala 88:17]
    wI1c[6] <= twiddleUnits_6.io.wI @[FFT3PipelineR23Calc.scala 89:17]
    wR1c[7] <= asFixedPoint(UInt<14>("hb50"), 12) @[FFT3PipelineR23Calc.scala 92:13]
    wI1c[7] <= asFixedPoint(UInt<14>("h34b0"), 12) @[FFT3PipelineR23Calc.scala 93:13]
    wR1c[8] <= wI1c[7] @[FFT3PipelineR23Calc.scala 95:13]
    node _wI1c_8_T = sub(asFixedPoint(UInt<1>("h0"), 0), wR1c[7]) @[FFT3PipelineR23Calc.scala 96:16]
    node _wI1c_8_T_1 = tail(_wI1c_8_T, 1) @[FFT3PipelineR23Calc.scala 96:16]
    node _wI1c_8_T_2 = asFixedPoint(_wI1c_8_T_1, 12) @[FFT3PipelineR23Calc.scala 96:16]
    wI1c[8] <= _wI1c_8_T_2 @[FFT3PipelineR23Calc.scala 96:13]
    reg wR2c_0_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_0_r <= wR1c[0] @[Reg.scala 36:22]
    wR2c[0] <= wR2c_0_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_1_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_1_r <= wR1c[1] @[Reg.scala 36:22]
    wR2c[1] <= wR2c_1_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_2_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_2_r <= wR1c[2] @[Reg.scala 36:22]
    wR2c[2] <= wR2c_2_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_3_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_3_r <= wR1c[3] @[Reg.scala 36:22]
    wR2c[3] <= wR2c_3_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_4_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_4_r <= wR1c[4] @[Reg.scala 36:22]
    wR2c[4] <= wR2c_4_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_5_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_5_r <= wR1c[5] @[Reg.scala 36:22]
    wR2c[5] <= wR2c_5_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_6_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_6_r <= wR1c[6] @[Reg.scala 36:22]
    wR2c[6] <= wR2c_6_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_7_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_7_r <= wR1c[7] @[Reg.scala 36:22]
    wR2c[7] <= wR2c_7_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wR2c_8_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wR2c_8_r <= wR1c[8] @[Reg.scala 36:22]
    wR2c[8] <= wR2c_8_r @[FFT3PipelineR23Calc.scala 99:12]
    reg wI2c_0_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_0_r <= wI1c[0] @[Reg.scala 36:22]
    wI2c[0] <= wI2c_0_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_1_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_1_r <= wI1c[1] @[Reg.scala 36:22]
    wI2c[1] <= wI2c_1_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_2_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_2_r <= wI1c[2] @[Reg.scala 36:22]
    wI2c[2] <= wI2c_2_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_3_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_3_r <= wI1c[3] @[Reg.scala 36:22]
    wI2c[3] <= wI2c_3_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_4_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_4_r <= wI1c[4] @[Reg.scala 36:22]
    wI2c[4] <= wI2c_4_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_5_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_5_r <= wI1c[5] @[Reg.scala 36:22]
    wI2c[5] <= wI2c_5_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_6_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_6_r <= wI1c[6] @[Reg.scala 36:22]
    wI2c[6] <= wI2c_6_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_7_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_7_r <= wI1c[7] @[Reg.scala 36:22]
    wI2c[7] <= wI2c_7_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wI2c_8_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      wI2c_8_r <= wI1c[8] @[Reg.scala 36:22]
    wI2c[8] <= wI2c_8_r @[FFT3PipelineR23Calc.scala 103:12]
    reg wR3c_0_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_0_r <= wR2c[0] @[Reg.scala 36:22]
    wR3c[0] <= wR3c_0_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_1_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_1_r <= wR2c[1] @[Reg.scala 36:22]
    wR3c[1] <= wR3c_1_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_2_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_2_r <= wR2c[2] @[Reg.scala 36:22]
    wR3c[2] <= wR3c_2_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_3_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_3_r <= wR2c[3] @[Reg.scala 36:22]
    wR3c[3] <= wR3c_3_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_4_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_4_r <= wR2c[4] @[Reg.scala 36:22]
    wR3c[4] <= wR3c_4_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_5_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_5_r <= wR2c[5] @[Reg.scala 36:22]
    wR3c[5] <= wR3c_5_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_6_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_6_r <= wR2c[6] @[Reg.scala 36:22]
    wR3c[6] <= wR3c_6_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_7_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_7_r <= wR2c[7] @[Reg.scala 36:22]
    wR3c[7] <= wR3c_7_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wR3c_8_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wR3c_8_r <= wR2c[8] @[Reg.scala 36:22]
    wR3c[8] <= wR3c_8_r @[FFT3PipelineR23Calc.scala 107:12]
    reg wI3c_0_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_0_r <= wI2c[0] @[Reg.scala 36:22]
    wI3c[0] <= wI3c_0_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_1_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_1_r <= wI2c[1] @[Reg.scala 36:22]
    wI3c[1] <= wI3c_1_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_2_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_2_r <= wI2c[2] @[Reg.scala 36:22]
    wI3c[2] <= wI3c_2_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_3_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_3_r <= wI2c[3] @[Reg.scala 36:22]
    wI3c[3] <= wI3c_3_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_4_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_4_r <= wI2c[4] @[Reg.scala 36:22]
    wI3c[4] <= wI3c_4_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_5_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_5_r <= wI2c[5] @[Reg.scala 36:22]
    wI3c[5] <= wI3c_5_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_6_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_6_r <= wI2c[6] @[Reg.scala 36:22]
    wI3c[6] <= wI3c_6_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_7_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_7_r <= wI2c[7] @[Reg.scala 36:22]
    wI3c[7] <= wI3c_7_r @[FFT3PipelineR23Calc.scala 111:12]
    reg wI3c_8_r : Fixed<14><<12>>, clock with :
      reset => (reset, asFixedPoint(UInt<14>("h0"), 12)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      wI3c_8_r <= wI2c[8] @[Reg.scala 36:22]
    wI3c[8] <= wI3c_8_r @[FFT3PipelineR23Calc.scala 111:12]
    multiplyUnits_0.io.data.re <= dataOut3cPrePre[1].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_0.io.data.im <= dataOut3cPrePre[1].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_0.io.wR <= wR3c[3] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_0.io.wI <= wI3c[3] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_1.io.data.re <= dataOut3cPrePre[2].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_1.io.data.im <= dataOut3cPrePre[2].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_1.io.wR <= wR3c[1] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_1.io.wI <= wI3c[1] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_2.io.data.re <= dataOut3cPrePre[3].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_2.io.data.im <= dataOut3cPrePre[3].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_2.io.wR <= wR3c[5] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_2.io.wI <= wI3c[5] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_3.io.data.re <= dataOut3cPrePre[4].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_3.io.data.im <= dataOut3cPrePre[4].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_3.io.wR <= wR3c[0] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_3.io.wI <= wI3c[0] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_4.io.data.re <= dataOut3cPrePre[5].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_4.io.data.im <= dataOut3cPrePre[5].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_4.io.wR <= wR3c[4] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_4.io.wI <= wI3c[4] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_5.io.data.re <= dataOut3cPrePre[6].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_5.io.data.im <= dataOut3cPrePre[6].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_5.io.wR <= wR3c[2] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_5.io.wI <= wI3c[2] @[FFT3PipelineR23Calc.scala 117:36]
    multiplyUnits_6.io.data.re <= dataOut3cPrePre[7].re @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_6.io.data.im <= dataOut3cPrePre[7].im @[FFT3PipelineR23Calc.scala 115:38]
    multiplyUnits_6.io.wR <= wR3c[6] @[FFT3PipelineR23Calc.scala 116:36]
    multiplyUnits_6.io.wI <= wI3c[6] @[FFT3PipelineR23Calc.scala 117:36]
    node _multiplyUnits_7_io_data_T = mux(io.procMode, data2c[1], data3cPrePre[5]) @[FFT3PipelineR23Calc.scala 120:36]
    multiplyUnits_7.io.data.re <= _multiplyUnits_7_io_data_T.re @[FFT3PipelineR23Calc.scala 120:30]
    multiplyUnits_7.io.data.im <= _multiplyUnits_7_io_data_T.im @[FFT3PipelineR23Calc.scala 120:30]
    node _multiplyUnits_7_io_wR_T = mux(io.procMode, wR2c[0], wR2c[7]) @[FFT3PipelineR23Calc.scala 121:34]
    multiplyUnits_7.io.wR <= _multiplyUnits_7_io_wR_T @[FFT3PipelineR23Calc.scala 121:28]
    node _multiplyUnits_7_io_wI_T = mux(io.procMode, wI2c[0], wI2c[7]) @[FFT3PipelineR23Calc.scala 122:34]
    multiplyUnits_7.io.wI <= _multiplyUnits_7_io_wI_T @[FFT3PipelineR23Calc.scala 122:28]
    multiplyUnits_8.io.data.re <= data3cPrePre[7].re @[FFT3PipelineR23Calc.scala 124:30]
    multiplyUnits_8.io.data.im <= data3cPrePre[7].im @[FFT3PipelineR23Calc.scala 124:30]
    multiplyUnits_8.io.wR <= wR2c[8] @[FFT3PipelineR23Calc.scala 125:28]
    multiplyUnits_8.io.wI <= wI2c[8] @[FFT3PipelineR23Calc.scala 126:28]
    reg data2c_0_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_0_re_r <= data2cPre[0].re @[Reg.scala 36:22]
    data2c[0].re <= data2c_0_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_0_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_0_im_r <= data2cPre[0].im @[Reg.scala 36:22]
    data2c[0].im <= data2c_0_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_1_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_1_re_r <= data2cPre[1].re @[Reg.scala 36:22]
    data2c[1].re <= data2c_1_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_1_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_1_im_r <= data2cPre[1].im @[Reg.scala 36:22]
    data2c[1].im <= data2c_1_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_2_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_2_re_r <= data2cPre[2].re @[Reg.scala 36:22]
    data2c[2].re <= data2c_2_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_2_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_2_im_r <= data2cPre[2].im @[Reg.scala 36:22]
    data2c[2].im <= data2c_2_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_3_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_3_re_r <= data2cPre[3].re @[Reg.scala 36:22]
    data2c[3].re <= data2c_3_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_3_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_3_im_r <= data2cPre[3].im @[Reg.scala 36:22]
    data2c[3].im <= data2c_3_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_4_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_4_re_r <= data2cPre[4].re @[Reg.scala 36:22]
    data2c[4].re <= data2c_4_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_4_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_4_im_r <= data2cPre[4].im @[Reg.scala 36:22]
    data2c[4].im <= data2c_4_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_5_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_5_re_r <= data2cPre[5].re @[Reg.scala 36:22]
    data2c[5].re <= data2c_5_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_5_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_5_im_r <= data2cPre[5].im @[Reg.scala 36:22]
    data2c[5].im <= data2c_5_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_6_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_6_re_r <= data2cPre[6].re @[Reg.scala 36:22]
    data2c[6].re <= data2c_6_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_6_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_6_im_r <= data2cPre[6].im @[Reg.scala 36:22]
    data2c[6].im <= data2c_6_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data2c_7_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_7_re_r <= data2cPre[7].re @[Reg.scala 36:22]
    data2c[7].re <= data2c_7_re_r @[FFT3PipelineR23Calc.scala 129:15]
    reg data2c_7_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state1c : @[Reg.scala 36:18]
      data2c_7_im_r <= data2cPre[7].im @[Reg.scala 36:22]
    data2c[7].im <= data2c_7_im_r @[FFT3PipelineR23Calc.scala 130:15]
    reg data3c_0_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_0_re_r <= data3cPre[0].re @[Reg.scala 36:22]
    data3c[0].re <= data3c_0_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_0_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_0_im_r <= data3cPre[0].im @[Reg.scala 36:22]
    data3c[0].im <= data3c_0_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_1_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_1_re_r <= data3cPre[1].re @[Reg.scala 36:22]
    data3c[1].re <= data3c_1_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_1_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_1_im_r <= data3cPre[1].im @[Reg.scala 36:22]
    data3c[1].im <= data3c_1_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_2_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_2_re_r <= data3cPre[2].re @[Reg.scala 36:22]
    data3c[2].re <= data3c_2_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_2_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_2_im_r <= data3cPre[2].im @[Reg.scala 36:22]
    data3c[2].im <= data3c_2_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_3_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_3_re_r <= data3cPre[3].re @[Reg.scala 36:22]
    data3c[3].re <= data3c_3_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_3_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_3_im_r <= data3cPre[3].im @[Reg.scala 36:22]
    data3c[3].im <= data3c_3_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_4_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_4_re_r <= data3cPre[4].re @[Reg.scala 36:22]
    data3c[4].re <= data3c_4_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_4_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_4_im_r <= data3cPre[4].im @[Reg.scala 36:22]
    data3c[4].im <= data3c_4_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_5_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_5_re_r <= data3cPre[5].re @[Reg.scala 36:22]
    data3c[5].re <= data3c_5_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_5_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_5_im_r <= data3cPre[5].im @[Reg.scala 36:22]
    data3c[5].im <= data3c_5_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_6_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_6_re_r <= data3cPre[6].re @[Reg.scala 36:22]
    data3c[6].re <= data3c_6_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_6_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_6_im_r <= data3cPre[6].im @[Reg.scala 36:22]
    data3c[6].im <= data3c_6_im_r @[FFT3PipelineR23Calc.scala 135:15]
    reg data3c_7_re_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_7_re_r <= data3cPre[7].re @[Reg.scala 36:22]
    data3c[7].re <= data3c_7_re_r @[FFT3PipelineR23Calc.scala 134:15]
    reg data3c_7_im_r : Fixed<16><<15>>, clock with :
      reset => (reset, asFixedPoint(UInt<16>("h0"), 15)) @[Reg.scala 35:20]
    when io.state2c : @[Reg.scala 36:18]
      data3c_7_im_r <= data3cPre[7].im @[Reg.scala 36:22]
    data3c[7].im <= data3c_7_im_r @[FFT3PipelineR23Calc.scala 135:15]
    io.dataOut3c[0] <= dataOut3cPre[0] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[1] <= dataOut3cPre[1] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[2] <= dataOut3cPre[2] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[3] <= dataOut3cPre[3] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[4] <= dataOut3cPre[4] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[5] <= dataOut3cPre[5] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[6] <= dataOut3cPre[6] @[FFT3PipelineR23Calc.scala 139:25]
    io.dataOut3c[7] <= dataOut3cPre[7] @[FFT3PipelineR23Calc.scala 139:25]
    node _data2cPrePre_0_re_T = add(dataIn1c[0].re, dataIn1c[4].re) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_0_re_T_1 = tail(_data2cPrePre_0_re_T, 1) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_0_re_T_2 = asFixedPoint(_data2cPrePre_0_re_T_1, 15) @[FFT3PipelineR23Calc.scala 144:46]
    data2cPrePre[0].re <= _data2cPrePre_0_re_T_2 @[FFT3PipelineR23Calc.scala 144:28]
    node _data2cPrePre_0_im_T = add(dataIn1c[0].im, dataIn1c[4].im) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_0_im_T_1 = tail(_data2cPrePre_0_im_T, 1) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_0_im_T_2 = asFixedPoint(_data2cPrePre_0_im_T_1, 15) @[FFT3PipelineR23Calc.scala 145:46]
    data2cPrePre[0].im <= _data2cPrePre_0_im_T_2 @[FFT3PipelineR23Calc.scala 145:28]
    node _data2cPrePre_4_re_T = sub(dataIn1c[0].re, dataIn1c[4].re) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_4_re_T_1 = tail(_data2cPrePre_4_re_T, 1) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_4_re_T_2 = asFixedPoint(_data2cPrePre_4_re_T_1, 15) @[FFT3PipelineR23Calc.scala 146:50]
    data2cPrePre[4].re <= _data2cPrePre_4_re_T_2 @[FFT3PipelineR23Calc.scala 146:32]
    node _data2cPrePre_4_im_T = sub(dataIn1c[0].im, dataIn1c[4].im) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_4_im_T_1 = tail(_data2cPrePre_4_im_T, 1) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_4_im_T_2 = asFixedPoint(_data2cPrePre_4_im_T_1, 15) @[FFT3PipelineR23Calc.scala 147:50]
    data2cPrePre[4].im <= _data2cPrePre_4_im_T_2 @[FFT3PipelineR23Calc.scala 147:32]
    node _data2cPrePre_1_re_T = add(dataIn1c[1].re, dataIn1c[5].re) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_1_re_T_1 = tail(_data2cPrePre_1_re_T, 1) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_1_re_T_2 = asFixedPoint(_data2cPrePre_1_re_T_1, 15) @[FFT3PipelineR23Calc.scala 144:46]
    data2cPrePre[1].re <= _data2cPrePre_1_re_T_2 @[FFT3PipelineR23Calc.scala 144:28]
    node _data2cPrePre_1_im_T = add(dataIn1c[1].im, dataIn1c[5].im) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_1_im_T_1 = tail(_data2cPrePre_1_im_T, 1) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_1_im_T_2 = asFixedPoint(_data2cPrePre_1_im_T_1, 15) @[FFT3PipelineR23Calc.scala 145:46]
    data2cPrePre[1].im <= _data2cPrePre_1_im_T_2 @[FFT3PipelineR23Calc.scala 145:28]
    node _data2cPrePre_5_re_T = sub(dataIn1c[1].re, dataIn1c[5].re) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_5_re_T_1 = tail(_data2cPrePre_5_re_T, 1) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_5_re_T_2 = asFixedPoint(_data2cPrePre_5_re_T_1, 15) @[FFT3PipelineR23Calc.scala 146:50]
    data2cPrePre[5].re <= _data2cPrePre_5_re_T_2 @[FFT3PipelineR23Calc.scala 146:32]
    node _data2cPrePre_5_im_T = sub(dataIn1c[1].im, dataIn1c[5].im) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_5_im_T_1 = tail(_data2cPrePre_5_im_T, 1) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_5_im_T_2 = asFixedPoint(_data2cPrePre_5_im_T_1, 15) @[FFT3PipelineR23Calc.scala 147:50]
    data2cPrePre[5].im <= _data2cPrePre_5_im_T_2 @[FFT3PipelineR23Calc.scala 147:32]
    node _data2cPrePre_2_re_T = add(dataIn1c[2].re, dataIn1c[6].re) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_2_re_T_1 = tail(_data2cPrePre_2_re_T, 1) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_2_re_T_2 = asFixedPoint(_data2cPrePre_2_re_T_1, 15) @[FFT3PipelineR23Calc.scala 144:46]
    data2cPrePre[2].re <= _data2cPrePre_2_re_T_2 @[FFT3PipelineR23Calc.scala 144:28]
    node _data2cPrePre_2_im_T = add(dataIn1c[2].im, dataIn1c[6].im) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_2_im_T_1 = tail(_data2cPrePre_2_im_T, 1) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_2_im_T_2 = asFixedPoint(_data2cPrePre_2_im_T_1, 15) @[FFT3PipelineR23Calc.scala 145:46]
    data2cPrePre[2].im <= _data2cPrePre_2_im_T_2 @[FFT3PipelineR23Calc.scala 145:28]
    node _data2cPrePre_6_re_T = sub(dataIn1c[2].re, dataIn1c[6].re) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_6_re_T_1 = tail(_data2cPrePre_6_re_T, 1) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_6_re_T_2 = asFixedPoint(_data2cPrePre_6_re_T_1, 15) @[FFT3PipelineR23Calc.scala 146:50]
    data2cPrePre[6].re <= _data2cPrePre_6_re_T_2 @[FFT3PipelineR23Calc.scala 146:32]
    node _data2cPrePre_6_im_T = sub(dataIn1c[2].im, dataIn1c[6].im) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_6_im_T_1 = tail(_data2cPrePre_6_im_T, 1) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_6_im_T_2 = asFixedPoint(_data2cPrePre_6_im_T_1, 15) @[FFT3PipelineR23Calc.scala 147:50]
    data2cPrePre[6].im <= _data2cPrePre_6_im_T_2 @[FFT3PipelineR23Calc.scala 147:32]
    node _data2cPrePre_3_re_T = add(dataIn1c[3].re, dataIn1c[7].re) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_3_re_T_1 = tail(_data2cPrePre_3_re_T, 1) @[FFT3PipelineR23Calc.scala 144:46]
    node _data2cPrePre_3_re_T_2 = asFixedPoint(_data2cPrePre_3_re_T_1, 15) @[FFT3PipelineR23Calc.scala 144:46]
    data2cPrePre[3].re <= _data2cPrePre_3_re_T_2 @[FFT3PipelineR23Calc.scala 144:28]
    node _data2cPrePre_3_im_T = add(dataIn1c[3].im, dataIn1c[7].im) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_3_im_T_1 = tail(_data2cPrePre_3_im_T, 1) @[FFT3PipelineR23Calc.scala 145:46]
    node _data2cPrePre_3_im_T_2 = asFixedPoint(_data2cPrePre_3_im_T_1, 15) @[FFT3PipelineR23Calc.scala 145:46]
    data2cPrePre[3].im <= _data2cPrePre_3_im_T_2 @[FFT3PipelineR23Calc.scala 145:28]
    node _data2cPrePre_7_re_T = sub(dataIn1c[3].re, dataIn1c[7].re) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_7_re_T_1 = tail(_data2cPrePre_7_re_T, 1) @[FFT3PipelineR23Calc.scala 146:50]
    node _data2cPrePre_7_re_T_2 = asFixedPoint(_data2cPrePre_7_re_T_1, 15) @[FFT3PipelineR23Calc.scala 146:50]
    data2cPrePre[7].re <= _data2cPrePre_7_re_T_2 @[FFT3PipelineR23Calc.scala 146:32]
    node _data2cPrePre_7_im_T = sub(dataIn1c[3].im, dataIn1c[7].im) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_7_im_T_1 = tail(_data2cPrePre_7_im_T, 1) @[FFT3PipelineR23Calc.scala 147:50]
    node _data2cPrePre_7_im_T_2 = asFixedPoint(_data2cPrePre_7_im_T_1, 15) @[FFT3PipelineR23Calc.scala 147:50]
    data2cPrePre[7].im <= _data2cPrePre_7_im_T_2 @[FFT3PipelineR23Calc.scala 147:32]
    node _data3cPrePre_0_re_T = add(data2c[0].re, data2c[2].re) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_0_re_T_1 = tail(_data3cPrePre_0_re_T, 1) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_0_re_T_2 = asFixedPoint(_data3cPrePre_0_re_T_1, 15) @[FFT3PipelineR23Calc.scala 152:44]
    data3cPrePre[0].re <= _data3cPrePre_0_re_T_2 @[FFT3PipelineR23Calc.scala 152:28]
    node _data3cPrePre_0_im_T = add(data2c[0].im, data2c[2].im) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_0_im_T_1 = tail(_data3cPrePre_0_im_T, 1) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_0_im_T_2 = asFixedPoint(_data3cPrePre_0_im_T_1, 15) @[FFT3PipelineR23Calc.scala 153:44]
    data3cPrePre[0].im <= _data3cPrePre_0_im_T_2 @[FFT3PipelineR23Calc.scala 153:28]
    node _data3cPrePre_2_re_T = sub(data2c[0].re, data2c[2].re) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_2_re_T_1 = tail(_data3cPrePre_2_re_T, 1) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_2_re_T_2 = asFixedPoint(_data3cPrePre_2_re_T_1, 15) @[FFT3PipelineR23Calc.scala 154:48]
    data3cPrePre[2].re <= _data3cPrePre_2_re_T_2 @[FFT3PipelineR23Calc.scala 154:32]
    node _data3cPrePre_2_im_T = sub(data2c[0].im, data2c[2].im) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_2_im_T_1 = tail(_data3cPrePre_2_im_T, 1) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_2_im_T_2 = asFixedPoint(_data3cPrePre_2_im_T_1, 15) @[FFT3PipelineR23Calc.scala 155:48]
    data3cPrePre[2].im <= _data3cPrePre_2_im_T_2 @[FFT3PipelineR23Calc.scala 155:32]
    node _data3cPrePre_1_re_T = add(data2c[1].re, data2c[3].re) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_1_re_T_1 = tail(_data3cPrePre_1_re_T, 1) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_1_re_T_2 = asFixedPoint(_data3cPrePre_1_re_T_1, 15) @[FFT3PipelineR23Calc.scala 152:44]
    data3cPrePre[1].re <= _data3cPrePre_1_re_T_2 @[FFT3PipelineR23Calc.scala 152:28]
    node _data3cPrePre_1_im_T = add(data2c[1].im, data2c[3].im) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_1_im_T_1 = tail(_data3cPrePre_1_im_T, 1) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_1_im_T_2 = asFixedPoint(_data3cPrePre_1_im_T_1, 15) @[FFT3PipelineR23Calc.scala 153:44]
    data3cPrePre[1].im <= _data3cPrePre_1_im_T_2 @[FFT3PipelineR23Calc.scala 153:28]
    node _data3cPrePre_3_re_T = sub(data2c[1].re, data2c[3].re) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_3_re_T_1 = tail(_data3cPrePre_3_re_T, 1) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_3_re_T_2 = asFixedPoint(_data3cPrePre_3_re_T_1, 15) @[FFT3PipelineR23Calc.scala 154:48]
    data3cPrePre[3].re <= _data3cPrePre_3_re_T_2 @[FFT3PipelineR23Calc.scala 154:32]
    node _data3cPrePre_3_im_T = sub(data2c[1].im, data2c[3].im) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_3_im_T_1 = tail(_data3cPrePre_3_im_T, 1) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_3_im_T_2 = asFixedPoint(_data3cPrePre_3_im_T_1, 15) @[FFT3PipelineR23Calc.scala 155:48]
    data3cPrePre[3].im <= _data3cPrePre_3_im_T_2 @[FFT3PipelineR23Calc.scala 155:32]
    node _data3cPrePre_4_re_T = add(data2c[4].re, data2c[6].re) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_4_re_T_1 = tail(_data3cPrePre_4_re_T, 1) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_4_re_T_2 = asFixedPoint(_data3cPrePre_4_re_T_1, 15) @[FFT3PipelineR23Calc.scala 152:44]
    data3cPrePre[4].re <= _data3cPrePre_4_re_T_2 @[FFT3PipelineR23Calc.scala 152:28]
    node _data3cPrePre_4_im_T = add(data2c[4].im, data2c[6].im) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_4_im_T_1 = tail(_data3cPrePre_4_im_T, 1) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_4_im_T_2 = asFixedPoint(_data3cPrePre_4_im_T_1, 15) @[FFT3PipelineR23Calc.scala 153:44]
    data3cPrePre[4].im <= _data3cPrePre_4_im_T_2 @[FFT3PipelineR23Calc.scala 153:28]
    node _data3cPrePre_6_re_T = sub(data2c[4].re, data2c[6].re) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_6_re_T_1 = tail(_data3cPrePre_6_re_T, 1) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_6_re_T_2 = asFixedPoint(_data3cPrePre_6_re_T_1, 15) @[FFT3PipelineR23Calc.scala 154:48]
    data3cPrePre[6].re <= _data3cPrePre_6_re_T_2 @[FFT3PipelineR23Calc.scala 154:32]
    node _data3cPrePre_6_im_T = sub(data2c[4].im, data2c[6].im) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_6_im_T_1 = tail(_data3cPrePre_6_im_T, 1) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_6_im_T_2 = asFixedPoint(_data3cPrePre_6_im_T_1, 15) @[FFT3PipelineR23Calc.scala 155:48]
    data3cPrePre[6].im <= _data3cPrePre_6_im_T_2 @[FFT3PipelineR23Calc.scala 155:32]
    node _data3cPrePre_5_re_T = add(data2c[5].re, data2c[7].re) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_5_re_T_1 = tail(_data3cPrePre_5_re_T, 1) @[FFT3PipelineR23Calc.scala 152:44]
    node _data3cPrePre_5_re_T_2 = asFixedPoint(_data3cPrePre_5_re_T_1, 15) @[FFT3PipelineR23Calc.scala 152:44]
    data3cPrePre[5].re <= _data3cPrePre_5_re_T_2 @[FFT3PipelineR23Calc.scala 152:28]
    node _data3cPrePre_5_im_T = add(data2c[5].im, data2c[7].im) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_5_im_T_1 = tail(_data3cPrePre_5_im_T, 1) @[FFT3PipelineR23Calc.scala 153:44]
    node _data3cPrePre_5_im_T_2 = asFixedPoint(_data3cPrePre_5_im_T_1, 15) @[FFT3PipelineR23Calc.scala 153:44]
    data3cPrePre[5].im <= _data3cPrePre_5_im_T_2 @[FFT3PipelineR23Calc.scala 153:28]
    node _data3cPrePre_7_re_T = sub(data2c[5].re, data2c[7].re) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_7_re_T_1 = tail(_data3cPrePre_7_re_T, 1) @[FFT3PipelineR23Calc.scala 154:48]
    node _data3cPrePre_7_re_T_2 = asFixedPoint(_data3cPrePre_7_re_T_1, 15) @[FFT3PipelineR23Calc.scala 154:48]
    data3cPrePre[7].re <= _data3cPrePre_7_re_T_2 @[FFT3PipelineR23Calc.scala 154:32]
    node _data3cPrePre_7_im_T = sub(data2c[5].im, data2c[7].im) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_7_im_T_1 = tail(_data3cPrePre_7_im_T, 1) @[FFT3PipelineR23Calc.scala 155:48]
    node _data3cPrePre_7_im_T_2 = asFixedPoint(_data3cPrePre_7_im_T_1, 15) @[FFT3PipelineR23Calc.scala 155:48]
    data3cPrePre[7].im <= _data3cPrePre_7_im_T_2 @[FFT3PipelineR23Calc.scala 155:32]
    node _dataOut3cPrePre_0_re_T = add(data3c[0].re, data3c[1].re) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_0_re_T_1 = tail(_dataOut3cPrePre_0_re_T, 1) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_0_re_T_2 = asFixedPoint(_dataOut3cPrePre_0_re_T_1, 15) @[FFT3PipelineR23Calc.scala 160:47]
    dataOut3cPrePre[0].re <= _dataOut3cPrePre_0_re_T_2 @[FFT3PipelineR23Calc.scala 160:31]
    node _dataOut3cPrePre_0_im_T = add(data3c[0].im, data3c[1].im) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_0_im_T_1 = tail(_dataOut3cPrePre_0_im_T, 1) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_0_im_T_2 = asFixedPoint(_dataOut3cPrePre_0_im_T_1, 15) @[FFT3PipelineR23Calc.scala 161:47]
    dataOut3cPrePre[0].im <= _dataOut3cPrePre_0_im_T_2 @[FFT3PipelineR23Calc.scala 161:31]
    node _dataOut3cPrePre_1_re_T = sub(data3c[0].re, data3c[1].re) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_1_re_T_1 = tail(_dataOut3cPrePre_1_re_T, 1) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_1_re_T_2 = asFixedPoint(_dataOut3cPrePre_1_re_T_1, 15) @[FFT3PipelineR23Calc.scala 162:51]
    dataOut3cPrePre[1].re <= _dataOut3cPrePre_1_re_T_2 @[FFT3PipelineR23Calc.scala 162:35]
    node _dataOut3cPrePre_1_im_T = sub(data3c[0].im, data3c[1].im) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_1_im_T_1 = tail(_dataOut3cPrePre_1_im_T, 1) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_1_im_T_2 = asFixedPoint(_dataOut3cPrePre_1_im_T_1, 15) @[FFT3PipelineR23Calc.scala 163:51]
    dataOut3cPrePre[1].im <= _dataOut3cPrePre_1_im_T_2 @[FFT3PipelineR23Calc.scala 163:35]
    node _dataOut3cPrePre_2_re_T = add(data3c[2].re, data3c[3].re) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_2_re_T_1 = tail(_dataOut3cPrePre_2_re_T, 1) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_2_re_T_2 = asFixedPoint(_dataOut3cPrePre_2_re_T_1, 15) @[FFT3PipelineR23Calc.scala 160:47]
    dataOut3cPrePre[2].re <= _dataOut3cPrePre_2_re_T_2 @[FFT3PipelineR23Calc.scala 160:31]
    node _dataOut3cPrePre_2_im_T = add(data3c[2].im, data3c[3].im) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_2_im_T_1 = tail(_dataOut3cPrePre_2_im_T, 1) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_2_im_T_2 = asFixedPoint(_dataOut3cPrePre_2_im_T_1, 15) @[FFT3PipelineR23Calc.scala 161:47]
    dataOut3cPrePre[2].im <= _dataOut3cPrePre_2_im_T_2 @[FFT3PipelineR23Calc.scala 161:31]
    node _dataOut3cPrePre_3_re_T = sub(data3c[2].re, data3c[3].re) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_3_re_T_1 = tail(_dataOut3cPrePre_3_re_T, 1) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_3_re_T_2 = asFixedPoint(_dataOut3cPrePre_3_re_T_1, 15) @[FFT3PipelineR23Calc.scala 162:51]
    dataOut3cPrePre[3].re <= _dataOut3cPrePre_3_re_T_2 @[FFT3PipelineR23Calc.scala 162:35]
    node _dataOut3cPrePre_3_im_T = sub(data3c[2].im, data3c[3].im) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_3_im_T_1 = tail(_dataOut3cPrePre_3_im_T, 1) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_3_im_T_2 = asFixedPoint(_dataOut3cPrePre_3_im_T_1, 15) @[FFT3PipelineR23Calc.scala 163:51]
    dataOut3cPrePre[3].im <= _dataOut3cPrePre_3_im_T_2 @[FFT3PipelineR23Calc.scala 163:35]
    node _dataOut3cPrePre_4_re_T = add(data3c[4].re, data3c[5].re) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_4_re_T_1 = tail(_dataOut3cPrePre_4_re_T, 1) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_4_re_T_2 = asFixedPoint(_dataOut3cPrePre_4_re_T_1, 15) @[FFT3PipelineR23Calc.scala 160:47]
    dataOut3cPrePre[4].re <= _dataOut3cPrePre_4_re_T_2 @[FFT3PipelineR23Calc.scala 160:31]
    node _dataOut3cPrePre_4_im_T = add(data3c[4].im, data3c[5].im) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_4_im_T_1 = tail(_dataOut3cPrePre_4_im_T, 1) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_4_im_T_2 = asFixedPoint(_dataOut3cPrePre_4_im_T_1, 15) @[FFT3PipelineR23Calc.scala 161:47]
    dataOut3cPrePre[4].im <= _dataOut3cPrePre_4_im_T_2 @[FFT3PipelineR23Calc.scala 161:31]
    node _dataOut3cPrePre_5_re_T = sub(data3c[4].re, data3c[5].re) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_5_re_T_1 = tail(_dataOut3cPrePre_5_re_T, 1) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_5_re_T_2 = asFixedPoint(_dataOut3cPrePre_5_re_T_1, 15) @[FFT3PipelineR23Calc.scala 162:51]
    dataOut3cPrePre[5].re <= _dataOut3cPrePre_5_re_T_2 @[FFT3PipelineR23Calc.scala 162:35]
    node _dataOut3cPrePre_5_im_T = sub(data3c[4].im, data3c[5].im) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_5_im_T_1 = tail(_dataOut3cPrePre_5_im_T, 1) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_5_im_T_2 = asFixedPoint(_dataOut3cPrePre_5_im_T_1, 15) @[FFT3PipelineR23Calc.scala 163:51]
    dataOut3cPrePre[5].im <= _dataOut3cPrePre_5_im_T_2 @[FFT3PipelineR23Calc.scala 163:35]
    node _dataOut3cPrePre_6_re_T = add(data3c[6].re, data3c[7].re) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_6_re_T_1 = tail(_dataOut3cPrePre_6_re_T, 1) @[FFT3PipelineR23Calc.scala 160:47]
    node _dataOut3cPrePre_6_re_T_2 = asFixedPoint(_dataOut3cPrePre_6_re_T_1, 15) @[FFT3PipelineR23Calc.scala 160:47]
    dataOut3cPrePre[6].re <= _dataOut3cPrePre_6_re_T_2 @[FFT3PipelineR23Calc.scala 160:31]
    node _dataOut3cPrePre_6_im_T = add(data3c[6].im, data3c[7].im) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_6_im_T_1 = tail(_dataOut3cPrePre_6_im_T, 1) @[FFT3PipelineR23Calc.scala 161:47]
    node _dataOut3cPrePre_6_im_T_2 = asFixedPoint(_dataOut3cPrePre_6_im_T_1, 15) @[FFT3PipelineR23Calc.scala 161:47]
    dataOut3cPrePre[6].im <= _dataOut3cPrePre_6_im_T_2 @[FFT3PipelineR23Calc.scala 161:31]
    node _dataOut3cPrePre_7_re_T = sub(data3c[6].re, data3c[7].re) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_7_re_T_1 = tail(_dataOut3cPrePre_7_re_T, 1) @[FFT3PipelineR23Calc.scala 162:51]
    node _dataOut3cPrePre_7_re_T_2 = asFixedPoint(_dataOut3cPrePre_7_re_T_1, 15) @[FFT3PipelineR23Calc.scala 162:51]
    dataOut3cPrePre[7].re <= _dataOut3cPrePre_7_re_T_2 @[FFT3PipelineR23Calc.scala 162:35]
    node _dataOut3cPrePre_7_im_T = sub(data3c[6].im, data3c[7].im) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_7_im_T_1 = tail(_dataOut3cPrePre_7_im_T, 1) @[FFT3PipelineR23Calc.scala 163:51]
    node _dataOut3cPrePre_7_im_T_2 = asFixedPoint(_dataOut3cPrePre_7_im_T_1, 15) @[FFT3PipelineR23Calc.scala 163:51]
    dataOut3cPrePre[7].im <= _dataOut3cPrePre_7_im_T_2 @[FFT3PipelineR23Calc.scala 163:35]
    node _T_2 = eq(io.calcMode, UInt<2>("h3")) @[FFT3PipelineR23Calc.scala 166:22]
    when _T_2 : @[FFT3PipelineR23Calc.scala 166:31]
      data2cPre[0] <= data2cPrePre[0] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[1] <= data2cPrePre[1] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[2] <= data2cPrePre[2] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[3] <= data2cPrePre[3] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[4] <= data2cPrePre[4] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[5] <= data2cPrePre[5] @[FFT3PipelineR23Calc.scala 169:26]
      data2cPre[6].re <= data2cPrePre[6].im @[FFT3PipelineR23Calc.scala 172:25]
      node _data2cPre_6_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), data2cPrePre[6].re) @[FFT3PipelineR23Calc.scala 173:28]
      node _data2cPre_6_im_T_1 = tail(_data2cPre_6_im_T, 1) @[FFT3PipelineR23Calc.scala 173:28]
      node _data2cPre_6_im_T_2 = asFixedPoint(_data2cPre_6_im_T_1, 15) @[FFT3PipelineR23Calc.scala 173:28]
      data2cPre[6].im <= _data2cPre_6_im_T_2 @[FFT3PipelineR23Calc.scala 173:25]
      data2cPre[7].re <= data2cPrePre[7].im @[FFT3PipelineR23Calc.scala 175:25]
      node _data2cPre_7_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), data2cPrePre[7].re) @[FFT3PipelineR23Calc.scala 176:28]
      node _data2cPre_7_im_T_1 = tail(_data2cPre_7_im_T, 1) @[FFT3PipelineR23Calc.scala 176:28]
      node _data2cPre_7_im_T_2 = asFixedPoint(_data2cPre_7_im_T_1, 15) @[FFT3PipelineR23Calc.scala 176:28]
      data2cPre[7].im <= _data2cPre_7_im_T_2 @[FFT3PipelineR23Calc.scala 176:25]
      data3cPre[0] <= data3cPrePre[0] @[FFT3PipelineR23Calc.scala 180:26]
      data3cPre[1] <= data3cPrePre[1] @[FFT3PipelineR23Calc.scala 180:26]
      data3cPre[2] <= data3cPrePre[2] @[FFT3PipelineR23Calc.scala 180:26]
      data3cPre[4] <= data3cPrePre[4] @[FFT3PipelineR23Calc.scala 180:26]
      data3cPre[6] <= data3cPrePre[6] @[FFT3PipelineR23Calc.scala 180:26]
      data3cPre[3].re <= data3cPrePre[3].im @[FFT3PipelineR23Calc.scala 183:25]
      node _data3cPre_3_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), data3cPrePre[3].re) @[FFT3PipelineR23Calc.scala 184:28]
      node _data3cPre_3_im_T_1 = tail(_data3cPre_3_im_T, 1) @[FFT3PipelineR23Calc.scala 184:28]
      node _data3cPre_3_im_T_2 = asFixedPoint(_data3cPre_3_im_T_1, 15) @[FFT3PipelineR23Calc.scala 184:28]
      data3cPre[3].im <= _data3cPre_3_im_T_2 @[FFT3PipelineR23Calc.scala 184:25]
      data3cPre[5] <= multiplyUnits_7.io.product @[FFT3PipelineR23Calc.scala 186:22]
      data3cPre[7] <= multiplyUnits_8.io.product @[FFT3PipelineR23Calc.scala 188:22]
      dataOut3cPre[0] <= dataOut3cPrePre[0] @[FFT3PipelineR23Calc.scala 191:25]
      node _dataOut3cPre_1_T = mux(lastPhase, dataOut3cPrePre[1], multiplyUnits_0.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[1] <= _dataOut3cPre_1_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_2_T = mux(lastPhase, dataOut3cPrePre[2], multiplyUnits_1.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[2] <= _dataOut3cPre_2_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_3_T = mux(lastPhase, dataOut3cPrePre[3], multiplyUnits_2.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[3] <= _dataOut3cPre_3_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_4_T = mux(lastPhase, dataOut3cPrePre[4], multiplyUnits_3.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[4] <= _dataOut3cPre_4_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_5_T = mux(lastPhase, dataOut3cPrePre[5], multiplyUnits_4.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[5] <= _dataOut3cPre_5_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_6_T = mux(lastPhase, dataOut3cPrePre[6], multiplyUnits_5.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[6] <= _dataOut3cPre_6_T @[FFT3PipelineR23Calc.scala 194:29]
      node _dataOut3cPre_7_T = mux(lastPhase, dataOut3cPrePre[7], multiplyUnits_6.io.product) @[FFT3PipelineR23Calc.scala 194:35]
      dataOut3cPre[7] <= _dataOut3cPre_7_T @[FFT3PipelineR23Calc.scala 194:29]
    else :
      node _T_3 = eq(io.calcMode, UInt<2>("h2")) @[FFT3PipelineR23Calc.scala 196:29]
      when _T_3 : @[FFT3PipelineR23Calc.scala 196:38]
        data2cPre[0] <= dataIn1c[0] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[1] <= dataIn1c[1] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[2] <= dataIn1c[2] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[3] <= dataIn1c[3] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[4] <= dataIn1c[4] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[5] <= dataIn1c[5] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[6] <= dataIn1c[6] @[FFT3PipelineR23Calc.scala 200:26]
        data2cPre[7] <= dataIn1c[7] @[FFT3PipelineR23Calc.scala 200:26]
        data3cPre[0] <= data3cPrePre[0] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[1] <= data3cPrePre[1] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[2] <= data3cPrePre[2] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[4] <= data3cPrePre[4] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[5] <= data3cPrePre[5] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[6] <= data3cPrePre[6] @[FFT3PipelineR23Calc.scala 205:26]
        data3cPre[3].re <= data3cPrePre[3].im @[FFT3PipelineR23Calc.scala 208:25]
        node _data3cPre_3_im_T_3 = sub(asFixedPoint(UInt<1>("h0"), 0), data3cPrePre[3].re) @[FFT3PipelineR23Calc.scala 209:28]
        node _data3cPre_3_im_T_4 = tail(_data3cPre_3_im_T_3, 1) @[FFT3PipelineR23Calc.scala 209:28]
        node _data3cPre_3_im_T_5 = asFixedPoint(_data3cPre_3_im_T_4, 15) @[FFT3PipelineR23Calc.scala 209:28]
        data3cPre[3].im <= _data3cPre_3_im_T_5 @[FFT3PipelineR23Calc.scala 209:25]
        data3cPre[7].re <= data3cPrePre[7].im @[FFT3PipelineR23Calc.scala 211:25]
        node _data3cPre_7_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), data3cPrePre[7].re) @[FFT3PipelineR23Calc.scala 212:28]
        node _data3cPre_7_im_T_1 = tail(_data3cPre_7_im_T, 1) @[FFT3PipelineR23Calc.scala 212:28]
        node _data3cPre_7_im_T_2 = asFixedPoint(_data3cPre_7_im_T_1, 15) @[FFT3PipelineR23Calc.scala 212:28]
        data3cPre[7].im <= _data3cPre_7_im_T_2 @[FFT3PipelineR23Calc.scala 212:25]
        dataOut3cPre[0] <= dataOut3cPrePre[0] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[1] <= dataOut3cPrePre[1] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[2] <= dataOut3cPrePre[2] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[3] <= dataOut3cPrePre[3] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[4] <= dataOut3cPrePre[4] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[5] <= dataOut3cPrePre[5] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[6] <= dataOut3cPrePre[6] @[FFT3PipelineR23Calc.scala 216:29]
        dataOut3cPre[7] <= dataOut3cPrePre[7] @[FFT3PipelineR23Calc.scala 216:29]
      else :
        node _T_4 = eq(io.calcMode, UInt<1>("h1")) @[FFT3PipelineR23Calc.scala 218:29]
        node _T_5 = eq(io.procMode, UInt<1>("h0")) @[FFT3PipelineR23Calc.scala 218:40]
        node _T_6 = and(_T_4, _T_5) @[FFT3PipelineR23Calc.scala 218:37]
        when _T_6 : @[FFT3PipelineR23Calc.scala 218:54]
          data2cPre[0] <= dataIn1c[0] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[1] <= dataIn1c[1] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[2] <= dataIn1c[2] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[3] <= dataIn1c[3] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[4] <= dataIn1c[4] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[5] <= dataIn1c[5] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[6] <= dataIn1c[6] @[FFT3PipelineR23Calc.scala 222:26]
          data2cPre[7] <= dataIn1c[7] @[FFT3PipelineR23Calc.scala 222:26]
          data3cPre[0] <= data2c[0] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[1] <= data2c[1] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[2] <= data2c[2] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[3] <= data2c[3] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[4] <= data2c[4] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[5] <= data2c[5] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[6] <= data2c[6] @[FFT3PipelineR23Calc.scala 228:26]
          data3cPre[7] <= data2c[7] @[FFT3PipelineR23Calc.scala 228:26]
          dataOut3cPre[0] <= dataOut3cPrePre[0] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[1] <= dataOut3cPrePre[1] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[2] <= dataOut3cPrePre[2] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[3] <= dataOut3cPrePre[3] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[4] <= dataOut3cPrePre[4] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[5] <= dataOut3cPrePre[5] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[6] <= dataOut3cPrePre[6] @[FFT3PipelineR23Calc.scala 233:29]
          dataOut3cPre[7] <= dataOut3cPrePre[7] @[FFT3PipelineR23Calc.scala 233:29]
        else :
          node _T_7 = eq(io.calcMode, UInt<1>("h1")) @[FFT3PipelineR23Calc.scala 235:29]
          node _T_8 = and(_T_7, io.procMode) @[FFT3PipelineR23Calc.scala 235:37]
          when _T_8 : @[FFT3PipelineR23Calc.scala 235:53]
            data2cPre[0] <= dataIn1c[0] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[1] <= dataIn1c[1] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[2] <= dataIn1c[2] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[3] <= dataIn1c[3] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[4] <= dataIn1c[4] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[5] <= dataIn1c[5] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[6] <= dataIn1c[6] @[FFT3PipelineR23Calc.scala 239:26]
            data2cPre[7] <= dataIn1c[7] @[FFT3PipelineR23Calc.scala 239:26]
            data3cPre[0] <= data2c[0] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[2] <= data2c[2] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[3] <= data2c[3] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[4] <= data2c[4] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[5] <= data2c[5] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[6] <= data2c[6] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[7] <= data2c[7] @[FFT3PipelineR23Calc.scala 245:26]
            data3cPre[1] <= multiplyUnits_7.io.product @[FFT3PipelineR23Calc.scala 248:22]
            dataOut3cPre[0] <= dataOut3cPrePre[0] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[1] <= dataOut3cPrePre[1] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[2] <= dataOut3cPrePre[2] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[3] <= dataOut3cPrePre[3] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[4] <= dataOut3cPrePre[4] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[5] <= dataOut3cPrePre[5] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[6] <= dataOut3cPrePre[6] @[FFT3PipelineR23Calc.scala 252:29]
            dataOut3cPre[7] <= dataOut3cPrePre[7] @[FFT3PipelineR23Calc.scala 252:29]
          else :
            data2cPre[0] <= dataIn1c[0] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[1] <= dataIn1c[1] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[2] <= dataIn1c[2] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[3] <= dataIn1c[3] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[4] <= dataIn1c[4] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[5] <= dataIn1c[5] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[6] <= dataIn1c[6] @[FFT3PipelineR23Calc.scala 258:26]
            data2cPre[7] <= dataIn1c[7] @[FFT3PipelineR23Calc.scala 258:26]
            data3cPre[0] <= data2c[0] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[2] <= data2c[2] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[3] <= data2c[3] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[4] <= data2c[4] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[5] <= data2c[5] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[6] <= data2c[6] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[7] <= data2c[7] @[FFT3PipelineR23Calc.scala 264:26]
            data3cPre[1].re <= data2c[1].re @[FFT3PipelineR23Calc.scala 267:25]
            node _data3cPre_1_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), data2c[1].im) @[FFT3PipelineR23Calc.scala 268:28]
            node _data3cPre_1_im_T_1 = tail(_data3cPre_1_im_T, 1) @[FFT3PipelineR23Calc.scala 268:28]
            node _data3cPre_1_im_T_2 = asFixedPoint(_data3cPre_1_im_T_1, 15) @[FFT3PipelineR23Calc.scala 268:28]
            data3cPre[1].im <= _data3cPre_1_im_T_2 @[FFT3PipelineR23Calc.scala 268:25]
            dataOut3cPre[0] <= dataOut3cPrePre[0] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[1] <= dataOut3cPrePre[1] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[2] <= dataOut3cPrePre[2] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[3] <= dataOut3cPrePre[3] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[4] <= dataOut3cPrePre[4] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[5] <= dataOut3cPrePre[5] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[6] <= dataOut3cPrePre[6] @[FFT3PipelineR23Calc.scala 272:29]
            dataOut3cPre[7] <= dataOut3cPrePre[7] @[FFT3PipelineR23Calc.scala 272:29]

  module FFTEngine :
    input clock : Clock
    input reset : Reset
    output io : { flip readDataSram0Bank : UInt<32>[8], flip readDataSram1Bank : UInt<32>[8], readEnableSram0Bank : UInt<1>[8], readEnableSram1Bank : UInt<1>[8], writeDataSram0Bank : UInt<32>[8], writeDataSram1Bank : UInt<32>[8], writeEnableSram0Bank : UInt<1>[8], writeEnableSram1Bank : UInt<1>[8], addrSram0Bank : UInt<4>[8], addrSram1Bank : UInt<4>[8], fftDone : UInt<1>, flip fftEngineKick : UInt<1>, flip fftMode : UInt<1>, flip fftRShiftP0 : UInt<1>[3]}

    clock is invalid
    reset is invalid
    io is invalid
    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[FFTEngine.scala 46:27]
    reg addrSProc : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[FFTEngine.scala 48:29]
    reg phaseCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[FFTEngine.scala 50:29]
    node _T = eq(UInt<3>("h0"), stateReg) @[FFTEngine.scala 108:26]
    when _T : @[FFTEngine.scala 108:26]
      when io.fftEngineKick : @[FFTEngine.scala 110:40]
        stateReg <= UInt<3>("h1") @[FFTEngine.scala 111:30]
      else :
        stateReg <= stateReg @[FFTEngine.scala 113:30]
    else :
      node _T_1 = eq(UInt<3>("h1"), stateReg) @[FFTEngine.scala 108:26]
      when _T_1 : @[FFTEngine.scala 108:26]
        node _T_2 = eq(addrSProc, UInt<4>("hf")) @[FFTEngine.scala 117:33]
        when _T_2 : @[FFTEngine.scala 117:50]
          stateReg <= UInt<3>("h2") @[FFTEngine.scala 118:30]
        else :
          stateReg <= stateReg @[FFTEngine.scala 120:30]
      else :
        node _T_3 = eq(UInt<3>("h2"), stateReg) @[FFTEngine.scala 108:26]
        when _T_3 : @[FFTEngine.scala 108:26]
          node _T_4 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 124:33]
          when _T_4 : @[FFTEngine.scala 124:49]
            stateReg <= UInt<3>("h3") @[FFTEngine.scala 125:30]
          else :
            stateReg <= stateReg @[FFTEngine.scala 127:30]
        else :
          node _T_5 = eq(UInt<3>("h3"), stateReg) @[FFTEngine.scala 108:26]
          when _T_5 : @[FFTEngine.scala 108:26]
            node _T_6 = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 131:33]
            when _T_6 : @[FFTEngine.scala 131:50]
              stateReg <= UInt<3>("h7") @[FFTEngine.scala 132:30]
            else :
              stateReg <= UInt<3>("h1") @[FFTEngine.scala 134:30]
          else :
            node _T_7 = eq(UInt<3>("h7"), stateReg) @[FFTEngine.scala 108:26]
            when _T_7 : @[FFTEngine.scala 108:26]
              stateReg <= UInt<3>("h0") @[FFTEngine.scala 138:26]
    node _radixInit_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 145:31]
    node _radixInit_T_1 = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 146:16]
    node _radixInit_T_2 = eq(addrSProc, UInt<4>("hf")) @[FFTEngine.scala 146:45]
    node _radixInit_T_3 = and(_radixInit_T_1, _radixInit_T_2) @[FFTEngine.scala 146:30]
    node _radixInit_T_4 = or(_radixInit_T, _radixInit_T_3) @[FFTEngine.scala 145:45]
    node _radixInit_T_5 = eq(stateReg, UInt<3>("h2")) @[FFTEngine.scala 147:16]
    node _radixInit_T_6 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 147:46]
    node _radixInit_T_7 = and(_radixInit_T_5, _radixInit_T_6) @[FFTEngine.scala 147:31]
    node _radixInit_T_8 = or(_radixInit_T_4, _radixInit_T_7) @[FFTEngine.scala 146:63]
    node _radixInit_T_9 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 148:15]
    node _radixInit_T_10 = or(_radixInit_T_8, _radixInit_T_9) @[FFTEngine.scala 147:63]
    node _radixInit_T_11 = eq(stateReg, UInt<3>("h4")) @[FFTEngine.scala 149:16]
    node _radixInit_T_12 = eq(addrSProc, UInt<6>("h3f")) @[FFTEngine.scala 149:43]
    node _radixInit_T_13 = and(_radixInit_T_11, _radixInit_T_12) @[FFTEngine.scala 149:28]
    node _radixInit_T_14 = or(_radixInit_T_10, _radixInit_T_13) @[FFTEngine.scala 148:32]
    node _radixInit_T_15 = eq(stateReg, UInt<3>("h5")) @[FFTEngine.scala 150:16]
    node _radixInit_T_16 = eq(addrSProc, UInt<2>("h3")) @[FFTEngine.scala 150:44]
    node _radixInit_T_17 = and(_radixInit_T_15, _radixInit_T_16) @[FFTEngine.scala 150:29]
    node _radixInit_T_18 = or(_radixInit_T_14, _radixInit_T_17) @[FFTEngine.scala 149:62]
    node _radixInit_T_19 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 151:15]
    node _radixInit_T_20 = or(_radixInit_T_18, _radixInit_T_19) @[FFTEngine.scala 150:62]
    node _radixInit_T_21 = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 152:15]
    node radixInit = or(_radixInit_T_20, _radixInit_T_21) @[FFTEngine.scala 151:30]
    node _radixUp_T = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 154:29]
    node _radixUp_T_1 = eq(stateReg, UInt<3>("h2")) @[FFTEngine.scala 154:55]
    node _radixUp_T_2 = or(_radixUp_T, _radixUp_T_1) @[FFTEngine.scala 154:43]
    node _radixUp_T_3 = eq(stateReg, UInt<3>("h4")) @[FFTEngine.scala 155:15]
    node _radixUp_T_4 = or(_radixUp_T_2, _radixUp_T_3) @[FFTEngine.scala 154:70]
    node _radixUp_T_5 = eq(stateReg, UInt<3>("h5")) @[FFTEngine.scala 155:39]
    node radixUp = or(_radixUp_T_4, _radixUp_T_5) @[FFTEngine.scala 155:27]
    when radixInit : @[FFTEngine.scala 158:21]
      addrSProc <= UInt<1>("h0") @[FFTEngine.scala 159:20]
    else :
      when radixUp : @[FFTEngine.scala 160:26]
        node _radixCount_T = add(addrSProc, UInt<1>("h1")) @[FFTEngine.scala 161:34]
        node _radixCount_T_1 = tail(_radixCount_T, 1) @[FFTEngine.scala 161:34]
        addrSProc <= _radixCount_T_1 @[FFTEngine.scala 161:20]
      else :
        addrSProc <= addrSProc @[FFTEngine.scala 163:20]
    node _phaseInit_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 166:31]
    node _phaseInit_T_1 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 167:16]
    node _phaseInit_T_2 = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 167:47]
    node _phaseInit_T_3 = and(_phaseInit_T_1, _phaseInit_T_2) @[FFTEngine.scala 167:33]
    node _phaseInit_T_4 = or(_phaseInit_T, _phaseInit_T_3) @[FFTEngine.scala 166:45]
    node _phaseInit_T_5 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 168:16]
    node _phaseInit_T_6 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 168:45]
    node _phaseInit_T_7 = and(_phaseInit_T_5, _phaseInit_T_6) @[FFTEngine.scala 168:31]
    node _phaseInit_T_8 = or(_phaseInit_T_4, _phaseInit_T_7) @[FFTEngine.scala 167:65]
    node _phaseInit_T_9 = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 169:15]
    node phaseInit = or(_phaseInit_T_8, _phaseInit_T_9) @[FFTEngine.scala 168:64]
    node _phaseUp_T = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 171:29]
    node _phaseUp_T_1 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 171:58]
    node phaseUp = or(_phaseUp_T, _phaseUp_T_1) @[FFTEngine.scala 171:46]
    when phaseInit : @[FFTEngine.scala 173:21]
      phaseCount <= UInt<1>("h0") @[FFTEngine.scala 174:20]
    else :
      when phaseUp : @[FFTEngine.scala 175:26]
        node _phaseCount_T = add(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 176:34]
        node _phaseCount_T_1 = tail(_phaseCount_T, 1) @[FFTEngine.scala 176:34]
        phaseCount <= _phaseCount_T_1 @[FFTEngine.scala 176:20]
      else :
        phaseCount <= phaseCount @[FFTEngine.scala 178:20]
    reg srcBuffer : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[FFTEngine.scala 181:28]
    node _srcBufferNext_T = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 183:35]
    node _srcBufferNext_T_1 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 183:62]
    node _srcBufferNext_T_2 = or(_srcBufferNext_T, _srcBufferNext_T_1) @[FFTEngine.scala 183:51]
    node _srcBufferNext_T_3 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 183:79]
    node srcBufferNext = and(_srcBufferNext_T_2, _srcBufferNext_T_3) @[FFTEngine.scala 183:77]
    node _srcUp_T = eq(stateReg, UInt<3>("h0")) @[FFTEngine.scala 185:27]
    node _srcUp_T_1 = eq(stateReg, UInt<3>("h3")) @[FFTEngine.scala 185:53]
    node _srcUp_T_2 = or(_srcUp_T, _srcUp_T_1) @[FFTEngine.scala 185:41]
    node _srcUp_T_3 = eq(stateReg, UInt<3>("h6")) @[FFTEngine.scala 185:82]
    node srcUp = or(_srcUp_T_2, _srcUp_T_3) @[FFTEngine.scala 185:70]
    when srcUp : @[FFTEngine.scala 187:17]
      srcBuffer <= srcBufferNext @[FFTEngine.scala 188:19]
    else :
      srcBuffer <= srcBuffer @[FFTEngine.scala 190:19]
    node kernelState = eq(stateReg, UInt<3>("h1")) @[FFTEngine.scala 193:33]
    node readEnable = or(kernelState, UInt<1>("h0")) @[FFTEngine.scala 196:34]
    wire addrKernelPre : UInt[8] @[FFTEngine.scala 214:29]
    node _T_8 = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 216:21]
    when _T_8 : @[FFTEngine.scala 216:38]
      node _addrKernelPre_0_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_0_T_1 = cat(_addrKernelPre_0_T, UInt<3>("h0")) @[Cat.scala 33:92]
      addrKernelPre[0] <= _addrKernelPre_0_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_1_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_1_T_1 = cat(_addrKernelPre_1_T, UInt<3>("h1")) @[Cat.scala 33:92]
      addrKernelPre[1] <= _addrKernelPre_1_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_2_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_2_T_1 = cat(_addrKernelPre_2_T, UInt<3>("h2")) @[Cat.scala 33:92]
      addrKernelPre[2] <= _addrKernelPre_2_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_3_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_3_T_1 = cat(_addrKernelPre_3_T, UInt<3>("h3")) @[Cat.scala 33:92]
      addrKernelPre[3] <= _addrKernelPre_3_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_4_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_4_T_1 = cat(_addrKernelPre_4_T, UInt<3>("h4")) @[Cat.scala 33:92]
      addrKernelPre[4] <= _addrKernelPre_4_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_5_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_5_T_1 = cat(_addrKernelPre_5_T, UInt<3>("h5")) @[Cat.scala 33:92]
      addrKernelPre[5] <= _addrKernelPre_5_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_6_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_6_T_1 = cat(_addrKernelPre_6_T, UInt<3>("h6")) @[Cat.scala 33:92]
      addrKernelPre[6] <= _addrKernelPre_6_T_1 @[FFTEngine.scala 219:34]
      node _addrKernelPre_7_T = bits(addrSProc, 3, 0) @[FFTEngine.scala 219:51]
      node _addrKernelPre_7_T_1 = cat(_addrKernelPre_7_T, UInt<3>("h7")) @[Cat.scala 33:92]
      addrKernelPre[7] <= _addrKernelPre_7_T_1 @[FFTEngine.scala 219:34]
    else :
      node _addrKernelPre_0_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_0_T_3 = cat(UInt<3>("h0"), _addrKernelPre_0_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_0_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_0_T_5 = add(_addrKernelPre_0_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_0_T_6 = tail(_addrKernelPre_0_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_0_dataTemp_T = cat(_addrKernelPre_0_T_3, _addrKernelPre_0_T_3) @[Cat.scala 33:92]
      node addrKernelPre_0_dataTemp = dshr(_addrKernelPre_0_dataTemp_T, _addrKernelPre_0_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_0_T_7 = bits(addrKernelPre_0_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[0] <= _addrKernelPre_0_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_1_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_1_T_3 = cat(UInt<3>("h1"), _addrKernelPre_1_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_1_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_1_T_5 = add(_addrKernelPre_1_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_1_T_6 = tail(_addrKernelPre_1_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_1_dataTemp_T = cat(_addrKernelPre_1_T_3, _addrKernelPre_1_T_3) @[Cat.scala 33:92]
      node addrKernelPre_1_dataTemp = dshr(_addrKernelPre_1_dataTemp_T, _addrKernelPre_1_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_1_T_7 = bits(addrKernelPre_1_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[1] <= _addrKernelPre_1_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_2_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_2_T_3 = cat(UInt<3>("h2"), _addrKernelPre_2_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_2_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_2_T_5 = add(_addrKernelPre_2_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_2_T_6 = tail(_addrKernelPre_2_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_2_dataTemp_T = cat(_addrKernelPre_2_T_3, _addrKernelPre_2_T_3) @[Cat.scala 33:92]
      node addrKernelPre_2_dataTemp = dshr(_addrKernelPre_2_dataTemp_T, _addrKernelPre_2_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_2_T_7 = bits(addrKernelPre_2_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[2] <= _addrKernelPre_2_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_3_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_3_T_3 = cat(UInt<3>("h3"), _addrKernelPre_3_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_3_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_3_T_5 = add(_addrKernelPre_3_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_3_T_6 = tail(_addrKernelPre_3_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_3_dataTemp_T = cat(_addrKernelPre_3_T_3, _addrKernelPre_3_T_3) @[Cat.scala 33:92]
      node addrKernelPre_3_dataTemp = dshr(_addrKernelPre_3_dataTemp_T, _addrKernelPre_3_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_3_T_7 = bits(addrKernelPre_3_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[3] <= _addrKernelPre_3_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_4_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_4_T_3 = cat(UInt<3>("h4"), _addrKernelPre_4_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_4_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_4_T_5 = add(_addrKernelPre_4_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_4_T_6 = tail(_addrKernelPre_4_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_4_dataTemp_T = cat(_addrKernelPre_4_T_3, _addrKernelPre_4_T_3) @[Cat.scala 33:92]
      node addrKernelPre_4_dataTemp = dshr(_addrKernelPre_4_dataTemp_T, _addrKernelPre_4_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_4_T_7 = bits(addrKernelPre_4_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[4] <= _addrKernelPre_4_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_5_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_5_T_3 = cat(UInt<3>("h5"), _addrKernelPre_5_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_5_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_5_T_5 = add(_addrKernelPre_5_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_5_T_6 = tail(_addrKernelPre_5_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_5_dataTemp_T = cat(_addrKernelPre_5_T_3, _addrKernelPre_5_T_3) @[Cat.scala 33:92]
      node addrKernelPre_5_dataTemp = dshr(_addrKernelPre_5_dataTemp_T, _addrKernelPre_5_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_5_T_7 = bits(addrKernelPre_5_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[5] <= _addrKernelPre_5_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_6_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_6_T_3 = cat(UInt<3>("h6"), _addrKernelPre_6_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_6_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_6_T_5 = add(_addrKernelPre_6_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_6_T_6 = tail(_addrKernelPre_6_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_6_dataTemp_T = cat(_addrKernelPre_6_T_3, _addrKernelPre_6_T_3) @[Cat.scala 33:92]
      node addrKernelPre_6_dataTemp = dshr(_addrKernelPre_6_dataTemp_T, _addrKernelPre_6_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_6_T_7 = bits(addrKernelPre_6_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[6] <= _addrKernelPre_6_T_7 @[FFTEngine.scala 227:34]
      node _addrKernelPre_7_T_2 = bits(addrSProc, 3, 0) @[FFTEngine.scala 227:74]
      node _addrKernelPre_7_T_3 = cat(UInt<3>("h7"), _addrKernelPre_7_T_2) @[Cat.scala 33:92]
      node _addrKernelPre_7_T_4 = shl(phaseCount, 1) @[FFTEngine.scala 227:121]
      node _addrKernelPre_7_T_5 = add(_addrKernelPre_7_T_4, phaseCount) @[FFTEngine.scala 227:127]
      node _addrKernelPre_7_T_6 = tail(_addrKernelPre_7_T_5, 1) @[FFTEngine.scala 227:127]
      node _addrKernelPre_7_dataTemp_T = cat(_addrKernelPre_7_T_3, _addrKernelPre_7_T_3) @[Cat.scala 33:92]
      node addrKernelPre_7_dataTemp = dshr(_addrKernelPre_7_dataTemp_T, _addrKernelPre_7_T_6) @[FFTEngine.scala 210:40]
      node _addrKernelPre_7_T_7 = bits(addrKernelPre_7_dataTemp, 6, 0) @[FFTEngine.scala 211:17]
      addrKernelPre[7] <= _addrKernelPre_7_T_7 @[FFTEngine.scala 227:34]
    node _addrTProc_T = not(addrSProc) @[FFTEngine.scala 235:22]
    node _addrTProc_T_1 = add(_addrTProc_T, UInt<1>("h1")) @[FFTEngine.scala 235:34]
    node _addrTProc_T_2 = tail(_addrTProc_T_1, 1) @[FFTEngine.scala 235:34]
    node addrTProc = bits(_addrTProc_T_2, 6, 0) @[FFTEngine.scala 235:40]
    wire addrIn : UInt<7>[8] @[FFTEngine.scala 237:22]
    node _addrIn_0_temp_T = bits(addrSProc, 6, 6) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_1 = bits(addrSProc, 0, 0) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_0 = mux(io.fftMode, _addrIn_0_temp_T, _addrIn_0_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_2 = bits(addrSProc, 5, 5) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_3 = bits(addrSProc, 1, 1) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_1 = mux(io.fftMode, _addrIn_0_temp_T_2, _addrIn_0_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_4 = bits(addrSProc, 4, 4) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_5 = bits(addrSProc, 2, 2) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_2 = mux(io.fftMode, _addrIn_0_temp_T_4, _addrIn_0_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_6 = bits(addrSProc, 3, 3) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_7 = bits(addrSProc, 3, 3) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_3 = mux(io.fftMode, _addrIn_0_temp_T_6, _addrIn_0_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_8 = bits(addrSProc, 2, 2) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_9 = bits(addrSProc, 4, 4) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_4 = mux(io.fftMode, _addrIn_0_temp_T_8, _addrIn_0_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_10 = bits(addrSProc, 1, 1) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_11 = bits(addrSProc, 5, 5) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_5 = mux(io.fftMode, _addrIn_0_temp_T_10, _addrIn_0_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrIn_0_temp_T_12 = bits(addrSProc, 0, 0) @[FFTEngine.scala 200:34]
    node _addrIn_0_temp_T_13 = bits(addrSProc, 6, 6) @[FFTEngine.scala 200:55]
    node addrIn_0_temp_6 = mux(io.fftMode, _addrIn_0_temp_T_12, _addrIn_0_temp_T_13) @[FFTEngine.scala 200:26]
    wire _addrIn_0_WIRE : UInt<1>[7] @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[0] <= addrIn_0_temp_0 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[1] <= addrIn_0_temp_1 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[2] <= addrIn_0_temp_2 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[3] <= addrIn_0_temp_3 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[4] <= addrIn_0_temp_4 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[5] <= addrIn_0_temp_5 @[FFTEngine.scala 201:16]
    _addrIn_0_WIRE[6] <= addrIn_0_temp_6 @[FFTEngine.scala 201:16]
    node addrIn_0_lo_hi = cat(_addrIn_0_WIRE[2], _addrIn_0_WIRE[1]) @[FFTEngine.scala 201:23]
    node addrIn_0_lo = cat(addrIn_0_lo_hi, _addrIn_0_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrIn_0_hi_lo = cat(_addrIn_0_WIRE[4], _addrIn_0_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrIn_0_hi_hi = cat(_addrIn_0_WIRE[6], _addrIn_0_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrIn_0_hi = cat(addrIn_0_hi_hi, addrIn_0_hi_lo) @[FFTEngine.scala 201:23]
    node _addrIn_0_T = cat(addrIn_0_hi, addrIn_0_lo) @[FFTEngine.scala 201:23]
    node _addrIn_0_T_1 = mux(UInt<1>("h0"), _addrIn_0_T, addrKernelPre[0]) @[FFTEngine.scala 240:29]
    addrIn[0] <= _addrIn_0_T_1 @[FFTEngine.scala 240:23]
    node _addrIn_1_temp_T = bits(addrTProc, 6, 6) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_1 = bits(addrTProc, 0, 0) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_0 = mux(io.fftMode, _addrIn_1_temp_T, _addrIn_1_temp_T_1) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_2 = bits(addrTProc, 5, 5) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_3 = bits(addrTProc, 1, 1) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_1 = mux(io.fftMode, _addrIn_1_temp_T_2, _addrIn_1_temp_T_3) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_4 = bits(addrTProc, 4, 4) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_5 = bits(addrTProc, 2, 2) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_2 = mux(io.fftMode, _addrIn_1_temp_T_4, _addrIn_1_temp_T_5) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_6 = bits(addrTProc, 3, 3) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_7 = bits(addrTProc, 3, 3) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_3 = mux(io.fftMode, _addrIn_1_temp_T_6, _addrIn_1_temp_T_7) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_8 = bits(addrTProc, 2, 2) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_9 = bits(addrTProc, 4, 4) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_4 = mux(io.fftMode, _addrIn_1_temp_T_8, _addrIn_1_temp_T_9) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_10 = bits(addrTProc, 1, 1) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_11 = bits(addrTProc, 5, 5) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_5 = mux(io.fftMode, _addrIn_1_temp_T_10, _addrIn_1_temp_T_11) @[FFTEngine.scala 200:26]
    node _addrIn_1_temp_T_12 = bits(addrTProc, 0, 0) @[FFTEngine.scala 200:34]
    node _addrIn_1_temp_T_13 = bits(addrTProc, 6, 6) @[FFTEngine.scala 200:55]
    node addrIn_1_temp_6 = mux(io.fftMode, _addrIn_1_temp_T_12, _addrIn_1_temp_T_13) @[FFTEngine.scala 200:26]
    wire _addrIn_1_WIRE : UInt<1>[7] @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[0] <= addrIn_1_temp_0 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[1] <= addrIn_1_temp_1 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[2] <= addrIn_1_temp_2 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[3] <= addrIn_1_temp_3 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[4] <= addrIn_1_temp_4 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[5] <= addrIn_1_temp_5 @[FFTEngine.scala 201:16]
    _addrIn_1_WIRE[6] <= addrIn_1_temp_6 @[FFTEngine.scala 201:16]
    node addrIn_1_lo_hi = cat(_addrIn_1_WIRE[2], _addrIn_1_WIRE[1]) @[FFTEngine.scala 201:23]
    node addrIn_1_lo = cat(addrIn_1_lo_hi, _addrIn_1_WIRE[0]) @[FFTEngine.scala 201:23]
    node addrIn_1_hi_lo = cat(_addrIn_1_WIRE[4], _addrIn_1_WIRE[3]) @[FFTEngine.scala 201:23]
    node addrIn_1_hi_hi = cat(_addrIn_1_WIRE[6], _addrIn_1_WIRE[5]) @[FFTEngine.scala 201:23]
    node addrIn_1_hi = cat(addrIn_1_hi_hi, addrIn_1_hi_lo) @[FFTEngine.scala 201:23]
    node _addrIn_1_T = cat(addrIn_1_hi, addrIn_1_lo) @[FFTEngine.scala 201:23]
    node _addrIn_1_T_1 = mux(UInt<1>("h0"), _addrIn_1_T, addrKernelPre[1]) @[FFTEngine.scala 241:29]
    addrIn[1] <= _addrIn_1_T_1 @[FFTEngine.scala 241:23]
    addrIn[2] <= addrKernelPre[2] @[FFTEngine.scala 243:27]
    addrIn[3] <= addrKernelPre[3] @[FFTEngine.scala 244:31]
    addrIn[4] <= addrKernelPre[4] @[FFTEngine.scala 243:27]
    addrIn[5] <= addrKernelPre[5] @[FFTEngine.scala 244:31]
    addrIn[6] <= addrKernelPre[6] @[FFTEngine.scala 243:27]
    addrIn[7] <= addrKernelPre[7] @[FFTEngine.scala 244:31]
    node sameAddr = eq(addrIn[0], addrIn[1]) @[FFTEngine.scala 248:30]
    wire addrIn1c : UInt<4>[8] @[FFTEngine.scala 250:24]
    wire addrIn2c : UInt<4>[8] @[FFTEngine.scala 251:24]
    wire addrIn3c : UInt<4>[8] @[FFTEngine.scala 252:24]
    node _addrIn1c_0_T = bits(addrIn[0], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_0_r <= _addrIn1c_0_T @[Reg.scala 36:22]
    addrIn1c[0] <= addrIn1c_0_r @[FFTEngine.scala 255:21]
    reg addrIn2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_0_r <= addrIn1c[0] @[Reg.scala 36:22]
    addrIn2c[0] <= addrIn2c_0_r @[FFTEngine.scala 256:21]
    reg addrIn3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_0_r <= addrIn2c[0] @[Reg.scala 36:22]
    addrIn3c[0] <= addrIn3c_0_r @[FFTEngine.scala 257:21]
    node _addrIn1c_1_T = bits(addrIn[1], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_1_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_1_r <= _addrIn1c_1_T @[Reg.scala 36:22]
    addrIn1c[1] <= addrIn1c_1_r @[FFTEngine.scala 255:21]
    reg addrIn2c_1_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_1_r <= addrIn1c[1] @[Reg.scala 36:22]
    addrIn2c[1] <= addrIn2c_1_r @[FFTEngine.scala 256:21]
    reg addrIn3c_1_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_1_r <= addrIn2c[1] @[Reg.scala 36:22]
    addrIn3c[1] <= addrIn3c_1_r @[FFTEngine.scala 257:21]
    node _addrIn1c_2_T = bits(addrIn[2], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_2_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_2_r <= _addrIn1c_2_T @[Reg.scala 36:22]
    addrIn1c[2] <= addrIn1c_2_r @[FFTEngine.scala 255:21]
    reg addrIn2c_2_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_2_r <= addrIn1c[2] @[Reg.scala 36:22]
    addrIn2c[2] <= addrIn2c_2_r @[FFTEngine.scala 256:21]
    reg addrIn3c_2_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_2_r <= addrIn2c[2] @[Reg.scala 36:22]
    addrIn3c[2] <= addrIn3c_2_r @[FFTEngine.scala 257:21]
    node _addrIn1c_3_T = bits(addrIn[3], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_3_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_3_r <= _addrIn1c_3_T @[Reg.scala 36:22]
    addrIn1c[3] <= addrIn1c_3_r @[FFTEngine.scala 255:21]
    reg addrIn2c_3_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_3_r <= addrIn1c[3] @[Reg.scala 36:22]
    addrIn2c[3] <= addrIn2c_3_r @[FFTEngine.scala 256:21]
    reg addrIn3c_3_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_3_r <= addrIn2c[3] @[Reg.scala 36:22]
    addrIn3c[3] <= addrIn3c_3_r @[FFTEngine.scala 257:21]
    node _addrIn1c_4_T = bits(addrIn[4], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_4_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_4_r <= _addrIn1c_4_T @[Reg.scala 36:22]
    addrIn1c[4] <= addrIn1c_4_r @[FFTEngine.scala 255:21]
    reg addrIn2c_4_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_4_r <= addrIn1c[4] @[Reg.scala 36:22]
    addrIn2c[4] <= addrIn2c_4_r @[FFTEngine.scala 256:21]
    reg addrIn3c_4_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_4_r <= addrIn2c[4] @[Reg.scala 36:22]
    addrIn3c[4] <= addrIn3c_4_r @[FFTEngine.scala 257:21]
    node _addrIn1c_5_T = bits(addrIn[5], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_5_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_5_r <= _addrIn1c_5_T @[Reg.scala 36:22]
    addrIn1c[5] <= addrIn1c_5_r @[FFTEngine.scala 255:21]
    reg addrIn2c_5_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_5_r <= addrIn1c[5] @[Reg.scala 36:22]
    addrIn2c[5] <= addrIn2c_5_r @[FFTEngine.scala 256:21]
    reg addrIn3c_5_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_5_r <= addrIn2c[5] @[Reg.scala 36:22]
    addrIn3c[5] <= addrIn3c_5_r @[FFTEngine.scala 257:21]
    node _addrIn1c_6_T = bits(addrIn[6], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_6_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_6_r <= _addrIn1c_6_T @[Reg.scala 36:22]
    addrIn1c[6] <= addrIn1c_6_r @[FFTEngine.scala 255:21]
    reg addrIn2c_6_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_6_r <= addrIn1c[6] @[Reg.scala 36:22]
    addrIn2c[6] <= addrIn2c_6_r @[FFTEngine.scala 256:21]
    reg addrIn3c_6_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_6_r <= addrIn2c[6] @[Reg.scala 36:22]
    addrIn3c[6] <= addrIn3c_6_r @[FFTEngine.scala 257:21]
    node _addrIn1c_7_T = bits(addrIn[7], 3, 0) @[FFTEngine.scala 255:47]
    reg addrIn1c_7_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn1c_7_r <= _addrIn1c_7_T @[Reg.scala 36:22]
    addrIn1c[7] <= addrIn1c_7_r @[FFTEngine.scala 255:21]
    reg addrIn2c_7_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn2c_7_r <= addrIn1c[7] @[Reg.scala 36:22]
    addrIn2c[7] <= addrIn2c_7_r @[FFTEngine.scala 256:21]
    reg addrIn3c_7_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrIn3c_7_r <= addrIn2c[7] @[Reg.scala 36:22]
    addrIn3c[7] <= addrIn3c_7_r @[FFTEngine.scala 257:21]
    node _addrInBankSelKernelPrePre_sum_T = dshr(addrIn[0], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_1 = bits(_addrInBankSelKernelPrePre_sum_T, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_2 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_3 = tail(_addrInBankSelKernelPrePre_sum_T_2, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_4 = dshr(addrIn[0], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_5 = bits(_addrInBankSelKernelPrePre_sum_T_4, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_6 = add(_addrInBankSelKernelPrePre_sum_T_3, _addrInBankSelKernelPrePre_sum_T_5) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_0_0 = tail(_addrInBankSelKernelPrePre_sum_T_6, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_7 = dshr(addrIn[0], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_8 = bits(_addrInBankSelKernelPrePre_sum_T_7, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_9 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_8) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_10 = tail(_addrInBankSelKernelPrePre_sum_T_9, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_11 = dshr(addrIn[0], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_12 = bits(_addrInBankSelKernelPrePre_sum_T_11, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_13 = add(_addrInBankSelKernelPrePre_sum_T_10, _addrInBankSelKernelPrePre_sum_T_12) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_0_1 = tail(_addrInBankSelKernelPrePre_sum_T_13, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_14 = dshr(addrIn[0], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_15 = bits(_addrInBankSelKernelPrePre_sum_T_14, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_16 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_15) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_17 = tail(_addrInBankSelKernelPrePre_sum_T_16, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_18 = dshr(addrIn[0], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_19 = bits(_addrInBankSelKernelPrePre_sum_T_18, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_20 = add(_addrInBankSelKernelPrePre_sum_T_17, _addrInBankSelKernelPrePre_sum_T_19) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_21 = tail(_addrInBankSelKernelPrePre_sum_T_20, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_22 = dshr(addrIn[0], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_23 = bits(_addrInBankSelKernelPrePre_sum_T_22, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_24 = add(_addrInBankSelKernelPrePre_sum_T_21, _addrInBankSelKernelPrePre_sum_T_23) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_0_2 = tail(_addrInBankSelKernelPrePre_sum_T_24, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_25 = dshr(addrIn[1], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_26 = bits(_addrInBankSelKernelPrePre_sum_T_25, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_27 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_26) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_28 = tail(_addrInBankSelKernelPrePre_sum_T_27, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_29 = dshr(addrIn[1], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_30 = bits(_addrInBankSelKernelPrePre_sum_T_29, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_31 = add(_addrInBankSelKernelPrePre_sum_T_28, _addrInBankSelKernelPrePre_sum_T_30) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_1_0 = tail(_addrInBankSelKernelPrePre_sum_T_31, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_32 = dshr(addrIn[1], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_33 = bits(_addrInBankSelKernelPrePre_sum_T_32, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_34 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_33) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_35 = tail(_addrInBankSelKernelPrePre_sum_T_34, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_36 = dshr(addrIn[1], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_37 = bits(_addrInBankSelKernelPrePre_sum_T_36, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_38 = add(_addrInBankSelKernelPrePre_sum_T_35, _addrInBankSelKernelPrePre_sum_T_37) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_1_1 = tail(_addrInBankSelKernelPrePre_sum_T_38, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_39 = dshr(addrIn[1], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_40 = bits(_addrInBankSelKernelPrePre_sum_T_39, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_41 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_40) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_42 = tail(_addrInBankSelKernelPrePre_sum_T_41, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_43 = dshr(addrIn[1], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_44 = bits(_addrInBankSelKernelPrePre_sum_T_43, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_45 = add(_addrInBankSelKernelPrePre_sum_T_42, _addrInBankSelKernelPrePre_sum_T_44) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_46 = tail(_addrInBankSelKernelPrePre_sum_T_45, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_47 = dshr(addrIn[1], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_48 = bits(_addrInBankSelKernelPrePre_sum_T_47, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_49 = add(_addrInBankSelKernelPrePre_sum_T_46, _addrInBankSelKernelPrePre_sum_T_48) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_1_2 = tail(_addrInBankSelKernelPrePre_sum_T_49, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_50 = dshr(addrIn[2], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_51 = bits(_addrInBankSelKernelPrePre_sum_T_50, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_52 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_51) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_53 = tail(_addrInBankSelKernelPrePre_sum_T_52, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_54 = dshr(addrIn[2], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_55 = bits(_addrInBankSelKernelPrePre_sum_T_54, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_56 = add(_addrInBankSelKernelPrePre_sum_T_53, _addrInBankSelKernelPrePre_sum_T_55) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_2_0 = tail(_addrInBankSelKernelPrePre_sum_T_56, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_57 = dshr(addrIn[2], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_58 = bits(_addrInBankSelKernelPrePre_sum_T_57, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_59 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_58) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_60 = tail(_addrInBankSelKernelPrePre_sum_T_59, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_61 = dshr(addrIn[2], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_62 = bits(_addrInBankSelKernelPrePre_sum_T_61, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_63 = add(_addrInBankSelKernelPrePre_sum_T_60, _addrInBankSelKernelPrePre_sum_T_62) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_2_1 = tail(_addrInBankSelKernelPrePre_sum_T_63, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_64 = dshr(addrIn[2], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_65 = bits(_addrInBankSelKernelPrePre_sum_T_64, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_66 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_65) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_67 = tail(_addrInBankSelKernelPrePre_sum_T_66, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_68 = dshr(addrIn[2], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_69 = bits(_addrInBankSelKernelPrePre_sum_T_68, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_70 = add(_addrInBankSelKernelPrePre_sum_T_67, _addrInBankSelKernelPrePre_sum_T_69) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_71 = tail(_addrInBankSelKernelPrePre_sum_T_70, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_72 = dshr(addrIn[2], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_73 = bits(_addrInBankSelKernelPrePre_sum_T_72, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_74 = add(_addrInBankSelKernelPrePre_sum_T_71, _addrInBankSelKernelPrePre_sum_T_73) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_2_2 = tail(_addrInBankSelKernelPrePre_sum_T_74, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_75 = dshr(addrIn[3], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_76 = bits(_addrInBankSelKernelPrePre_sum_T_75, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_77 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_76) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_78 = tail(_addrInBankSelKernelPrePre_sum_T_77, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_79 = dshr(addrIn[3], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_80 = bits(_addrInBankSelKernelPrePre_sum_T_79, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_81 = add(_addrInBankSelKernelPrePre_sum_T_78, _addrInBankSelKernelPrePre_sum_T_80) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_3_0 = tail(_addrInBankSelKernelPrePre_sum_T_81, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_82 = dshr(addrIn[3], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_83 = bits(_addrInBankSelKernelPrePre_sum_T_82, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_84 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_83) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_85 = tail(_addrInBankSelKernelPrePre_sum_T_84, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_86 = dshr(addrIn[3], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_87 = bits(_addrInBankSelKernelPrePre_sum_T_86, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_88 = add(_addrInBankSelKernelPrePre_sum_T_85, _addrInBankSelKernelPrePre_sum_T_87) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_3_1 = tail(_addrInBankSelKernelPrePre_sum_T_88, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_89 = dshr(addrIn[3], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_90 = bits(_addrInBankSelKernelPrePre_sum_T_89, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_91 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_90) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_92 = tail(_addrInBankSelKernelPrePre_sum_T_91, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_93 = dshr(addrIn[3], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_94 = bits(_addrInBankSelKernelPrePre_sum_T_93, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_95 = add(_addrInBankSelKernelPrePre_sum_T_92, _addrInBankSelKernelPrePre_sum_T_94) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_96 = tail(_addrInBankSelKernelPrePre_sum_T_95, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_97 = dshr(addrIn[3], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_98 = bits(_addrInBankSelKernelPrePre_sum_T_97, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_99 = add(_addrInBankSelKernelPrePre_sum_T_96, _addrInBankSelKernelPrePre_sum_T_98) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_3_2 = tail(_addrInBankSelKernelPrePre_sum_T_99, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_100 = dshr(addrIn[4], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_101 = bits(_addrInBankSelKernelPrePre_sum_T_100, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_102 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_101) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_103 = tail(_addrInBankSelKernelPrePre_sum_T_102, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_104 = dshr(addrIn[4], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_105 = bits(_addrInBankSelKernelPrePre_sum_T_104, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_106 = add(_addrInBankSelKernelPrePre_sum_T_103, _addrInBankSelKernelPrePre_sum_T_105) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_4_0 = tail(_addrInBankSelKernelPrePre_sum_T_106, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_107 = dshr(addrIn[4], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_108 = bits(_addrInBankSelKernelPrePre_sum_T_107, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_109 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_108) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_110 = tail(_addrInBankSelKernelPrePre_sum_T_109, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_111 = dshr(addrIn[4], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_112 = bits(_addrInBankSelKernelPrePre_sum_T_111, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_113 = add(_addrInBankSelKernelPrePre_sum_T_110, _addrInBankSelKernelPrePre_sum_T_112) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_4_1 = tail(_addrInBankSelKernelPrePre_sum_T_113, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_114 = dshr(addrIn[4], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_115 = bits(_addrInBankSelKernelPrePre_sum_T_114, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_116 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_115) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_117 = tail(_addrInBankSelKernelPrePre_sum_T_116, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_118 = dshr(addrIn[4], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_119 = bits(_addrInBankSelKernelPrePre_sum_T_118, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_120 = add(_addrInBankSelKernelPrePre_sum_T_117, _addrInBankSelKernelPrePre_sum_T_119) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_121 = tail(_addrInBankSelKernelPrePre_sum_T_120, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_122 = dshr(addrIn[4], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_123 = bits(_addrInBankSelKernelPrePre_sum_T_122, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_124 = add(_addrInBankSelKernelPrePre_sum_T_121, _addrInBankSelKernelPrePre_sum_T_123) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_4_2 = tail(_addrInBankSelKernelPrePre_sum_T_124, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_125 = dshr(addrIn[5], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_126 = bits(_addrInBankSelKernelPrePre_sum_T_125, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_127 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_126) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_128 = tail(_addrInBankSelKernelPrePre_sum_T_127, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_129 = dshr(addrIn[5], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_130 = bits(_addrInBankSelKernelPrePre_sum_T_129, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_131 = add(_addrInBankSelKernelPrePre_sum_T_128, _addrInBankSelKernelPrePre_sum_T_130) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_5_0 = tail(_addrInBankSelKernelPrePre_sum_T_131, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_132 = dshr(addrIn[5], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_133 = bits(_addrInBankSelKernelPrePre_sum_T_132, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_134 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_133) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_135 = tail(_addrInBankSelKernelPrePre_sum_T_134, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_136 = dshr(addrIn[5], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_137 = bits(_addrInBankSelKernelPrePre_sum_T_136, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_138 = add(_addrInBankSelKernelPrePre_sum_T_135, _addrInBankSelKernelPrePre_sum_T_137) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_5_1 = tail(_addrInBankSelKernelPrePre_sum_T_138, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_139 = dshr(addrIn[5], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_140 = bits(_addrInBankSelKernelPrePre_sum_T_139, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_141 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_140) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_142 = tail(_addrInBankSelKernelPrePre_sum_T_141, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_143 = dshr(addrIn[5], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_144 = bits(_addrInBankSelKernelPrePre_sum_T_143, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_145 = add(_addrInBankSelKernelPrePre_sum_T_142, _addrInBankSelKernelPrePre_sum_T_144) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_146 = tail(_addrInBankSelKernelPrePre_sum_T_145, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_147 = dshr(addrIn[5], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_148 = bits(_addrInBankSelKernelPrePre_sum_T_147, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_149 = add(_addrInBankSelKernelPrePre_sum_T_146, _addrInBankSelKernelPrePre_sum_T_148) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_5_2 = tail(_addrInBankSelKernelPrePre_sum_T_149, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_150 = dshr(addrIn[6], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_151 = bits(_addrInBankSelKernelPrePre_sum_T_150, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_152 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_151) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_153 = tail(_addrInBankSelKernelPrePre_sum_T_152, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_154 = dshr(addrIn[6], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_155 = bits(_addrInBankSelKernelPrePre_sum_T_154, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_156 = add(_addrInBankSelKernelPrePre_sum_T_153, _addrInBankSelKernelPrePre_sum_T_155) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_6_0 = tail(_addrInBankSelKernelPrePre_sum_T_156, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_157 = dshr(addrIn[6], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_158 = bits(_addrInBankSelKernelPrePre_sum_T_157, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_159 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_158) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_160 = tail(_addrInBankSelKernelPrePre_sum_T_159, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_161 = dshr(addrIn[6], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_162 = bits(_addrInBankSelKernelPrePre_sum_T_161, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_163 = add(_addrInBankSelKernelPrePre_sum_T_160, _addrInBankSelKernelPrePre_sum_T_162) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_6_1 = tail(_addrInBankSelKernelPrePre_sum_T_163, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_164 = dshr(addrIn[6], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_165 = bits(_addrInBankSelKernelPrePre_sum_T_164, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_166 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_165) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_167 = tail(_addrInBankSelKernelPrePre_sum_T_166, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_168 = dshr(addrIn[6], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_169 = bits(_addrInBankSelKernelPrePre_sum_T_168, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_170 = add(_addrInBankSelKernelPrePre_sum_T_167, _addrInBankSelKernelPrePre_sum_T_169) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_171 = tail(_addrInBankSelKernelPrePre_sum_T_170, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_172 = dshr(addrIn[6], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_173 = bits(_addrInBankSelKernelPrePre_sum_T_172, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_174 = add(_addrInBankSelKernelPrePre_sum_T_171, _addrInBankSelKernelPrePre_sum_T_173) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_6_2 = tail(_addrInBankSelKernelPrePre_sum_T_174, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_175 = dshr(addrIn[7], UInt<2>("h2")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_176 = bits(_addrInBankSelKernelPrePre_sum_T_175, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_177 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_176) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_178 = tail(_addrInBankSelKernelPrePre_sum_T_177, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_179 = dshr(addrIn[7], UInt<3>("h5")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_180 = bits(_addrInBankSelKernelPrePre_sum_T_179, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_181 = add(_addrInBankSelKernelPrePre_sum_T_178, _addrInBankSelKernelPrePre_sum_T_180) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_7_0 = tail(_addrInBankSelKernelPrePre_sum_T_181, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_182 = dshr(addrIn[7], UInt<1>("h1")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_183 = bits(_addrInBankSelKernelPrePre_sum_T_182, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_184 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_183) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_185 = tail(_addrInBankSelKernelPrePre_sum_T_184, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_186 = dshr(addrIn[7], UInt<3>("h4")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_187 = bits(_addrInBankSelKernelPrePre_sum_T_186, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_188 = add(_addrInBankSelKernelPrePre_sum_T_185, _addrInBankSelKernelPrePre_sum_T_187) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_7_1 = tail(_addrInBankSelKernelPrePre_sum_T_188, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_189 = dshr(addrIn[7], UInt<1>("h0")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_190 = bits(_addrInBankSelKernelPrePre_sum_T_189, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_191 = add(UInt<3>("h0"), _addrInBankSelKernelPrePre_sum_T_190) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_192 = tail(_addrInBankSelKernelPrePre_sum_T_191, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_193 = dshr(addrIn[7], UInt<2>("h3")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_194 = bits(_addrInBankSelKernelPrePre_sum_T_193, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_195 = add(_addrInBankSelKernelPrePre_sum_T_192, _addrInBankSelKernelPrePre_sum_T_194) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_196 = tail(_addrInBankSelKernelPrePre_sum_T_195, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPrePre_sum_T_197 = dshr(addrIn[7], UInt<3>("h6")) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_198 = bits(_addrInBankSelKernelPrePre_sum_T_197, 0, 0) @[FFTEngine.scala 261:115]
    node _addrInBankSelKernelPrePre_sum_T_199 = add(_addrInBankSelKernelPrePre_sum_T_196, _addrInBankSelKernelPrePre_sum_T_198) @[FFTEngine.scala 261:107]
    node addrInBankSelKernelPrePre_7_2 = tail(_addrInBankSelKernelPrePre_sum_T_199, 1) @[FFTEngine.scala 261:107]
    node _addrInBankSelKernelPre_T = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_1 = add(_addrInBankSelKernelPre_T, addrInBankSelKernelPrePre_0_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_2 = tail(_addrInBankSelKernelPre_T_1, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_3 = shl(_addrInBankSelKernelPre_T_2, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_4 = add(_addrInBankSelKernelPre_T_3, addrInBankSelKernelPrePre_0_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_5 = tail(_addrInBankSelKernelPre_T_4, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_6 = shl(_addrInBankSelKernelPre_T_5, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_7 = add(_addrInBankSelKernelPre_T_6, addrInBankSelKernelPrePre_0_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_8 = tail(_addrInBankSelKernelPre_T_7, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_9 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_10 = add(_addrInBankSelKernelPre_T_9, addrInBankSelKernelPrePre_1_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_11 = tail(_addrInBankSelKernelPre_T_10, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_12 = shl(_addrInBankSelKernelPre_T_11, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_13 = add(_addrInBankSelKernelPre_T_12, addrInBankSelKernelPrePre_1_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_14 = tail(_addrInBankSelKernelPre_T_13, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_15 = shl(_addrInBankSelKernelPre_T_14, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_16 = add(_addrInBankSelKernelPre_T_15, addrInBankSelKernelPrePre_1_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_17 = tail(_addrInBankSelKernelPre_T_16, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_18 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_19 = add(_addrInBankSelKernelPre_T_18, addrInBankSelKernelPrePre_2_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_20 = tail(_addrInBankSelKernelPre_T_19, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_21 = shl(_addrInBankSelKernelPre_T_20, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_22 = add(_addrInBankSelKernelPre_T_21, addrInBankSelKernelPrePre_2_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_23 = tail(_addrInBankSelKernelPre_T_22, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_24 = shl(_addrInBankSelKernelPre_T_23, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_25 = add(_addrInBankSelKernelPre_T_24, addrInBankSelKernelPrePre_2_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_26 = tail(_addrInBankSelKernelPre_T_25, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_27 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_28 = add(_addrInBankSelKernelPre_T_27, addrInBankSelKernelPrePre_3_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_29 = tail(_addrInBankSelKernelPre_T_28, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_30 = shl(_addrInBankSelKernelPre_T_29, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_31 = add(_addrInBankSelKernelPre_T_30, addrInBankSelKernelPrePre_3_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_32 = tail(_addrInBankSelKernelPre_T_31, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_33 = shl(_addrInBankSelKernelPre_T_32, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_34 = add(_addrInBankSelKernelPre_T_33, addrInBankSelKernelPrePre_3_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_35 = tail(_addrInBankSelKernelPre_T_34, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_36 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_37 = add(_addrInBankSelKernelPre_T_36, addrInBankSelKernelPrePre_4_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_38 = tail(_addrInBankSelKernelPre_T_37, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_39 = shl(_addrInBankSelKernelPre_T_38, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_40 = add(_addrInBankSelKernelPre_T_39, addrInBankSelKernelPrePre_4_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_41 = tail(_addrInBankSelKernelPre_T_40, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_42 = shl(_addrInBankSelKernelPre_T_41, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_43 = add(_addrInBankSelKernelPre_T_42, addrInBankSelKernelPrePre_4_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_44 = tail(_addrInBankSelKernelPre_T_43, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_45 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_46 = add(_addrInBankSelKernelPre_T_45, addrInBankSelKernelPrePre_5_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_47 = tail(_addrInBankSelKernelPre_T_46, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_48 = shl(_addrInBankSelKernelPre_T_47, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_49 = add(_addrInBankSelKernelPre_T_48, addrInBankSelKernelPrePre_5_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_50 = tail(_addrInBankSelKernelPre_T_49, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_51 = shl(_addrInBankSelKernelPre_T_50, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_52 = add(_addrInBankSelKernelPre_T_51, addrInBankSelKernelPrePre_5_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_53 = tail(_addrInBankSelKernelPre_T_52, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_54 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_55 = add(_addrInBankSelKernelPre_T_54, addrInBankSelKernelPrePre_6_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_56 = tail(_addrInBankSelKernelPre_T_55, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_57 = shl(_addrInBankSelKernelPre_T_56, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_58 = add(_addrInBankSelKernelPre_T_57, addrInBankSelKernelPrePre_6_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_59 = tail(_addrInBankSelKernelPre_T_58, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_60 = shl(_addrInBankSelKernelPre_T_59, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_61 = add(_addrInBankSelKernelPre_T_60, addrInBankSelKernelPrePre_6_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_62 = tail(_addrInBankSelKernelPre_T_61, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_63 = shl(UInt<1>("h0"), 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_64 = add(_addrInBankSelKernelPre_T_63, addrInBankSelKernelPrePre_7_0) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_65 = tail(_addrInBankSelKernelPre_T_64, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_66 = shl(_addrInBankSelKernelPre_T_65, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_67 = add(_addrInBankSelKernelPre_T_66, addrInBankSelKernelPrePre_7_1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_68 = tail(_addrInBankSelKernelPre_T_67, 1) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_69 = shl(_addrInBankSelKernelPre_T_68, 1) @[FFTEngine.scala 267:136]
    node _addrInBankSelKernelPre_T_70 = add(_addrInBankSelKernelPre_T_69, addrInBankSelKernelPrePre_7_2) @[FFTEngine.scala 267:142]
    node _addrInBankSelKernelPre_T_71 = tail(_addrInBankSelKernelPre_T_70, 1) @[FFTEngine.scala 267:142]
    node addrInBankSelKernelPre_0 = bits(_addrInBankSelKernelPre_T_8, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_1 = bits(_addrInBankSelKernelPre_T_17, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_2 = bits(_addrInBankSelKernelPre_T_26, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_3 = bits(_addrInBankSelKernelPre_T_35, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_4 = bits(_addrInBankSelKernelPre_T_44, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_5 = bits(_addrInBankSelKernelPre_T_53, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_6 = bits(_addrInBankSelKernelPre_T_62, 2, 0) @[FFTEngine.scala 267:158]
    node addrInBankSelKernelPre_7 = bits(_addrInBankSelKernelPre_T_71, 2, 0) @[FFTEngine.scala 267:158]
    wire addrInBankSelKernel : UInt<3>[8] @[FFTEngine.scala 269:35]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[0] <= addrInBankSelKernelPre_0 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[0] <= UInt<3>("h0") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[1] <= addrInBankSelKernelPre_1 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[1] <= UInt<3>("h1") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[2] <= addrInBankSelKernelPre_2 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[2] <= UInt<3>("h2") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[3] <= addrInBankSelKernelPre_3 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[3] <= UInt<3>("h3") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[4] <= addrInBankSelKernelPre_4 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[4] <= UInt<3>("h4") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[5] <= addrInBankSelKernelPre_5 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[5] <= UInt<3>("h5") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[6] <= addrInBankSelKernelPre_6 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[6] <= UInt<3>("h6") @[FFTEngine.scala 275:36]
    when kernelState : @[FFTEngine.scala 272:27]
      addrInBankSelKernel[7] <= addrInBankSelKernelPre_7 @[FFTEngine.scala 273:36]
    else :
      addrInBankSelKernel[7] <= UInt<3>("h7") @[FFTEngine.scala 275:36]
    wire addrInBankSelProc : UInt[8] @[FFTEngine.scala 279:33]
    wire addrInBankSelProcPre : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T = bits(addrIn[0], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_1 = bits(addrIn[0], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_2 = xor(_addrInBankSelProcPre_0_T, _addrInBankSelProcPre_0_T_1) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre[0] <= _addrInBankSelProcPre_0_T_2 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T = bits(addrIn[0], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_1 = bits(addrIn[0], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_2 = xor(_addrInBankSelProcPre_1_T, _addrInBankSelProcPre_1_T_1) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre[1] <= _addrInBankSelProcPre_1_T_2 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T = bits(addrIn[0], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_1 = bits(addrIn[0], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_2 = xor(_addrInBankSelProcPre_2_T, _addrInBankSelProcPre_2_T_1) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre[2] <= _addrInBankSelProcPre_2_T_2 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_0_T = cat(addrInBankSelProcPre[0], addrInBankSelProcPre[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_0_T_1 = cat(_addrInBankSelProc_0_T, addrInBankSelProcPre[2]) @[Cat.scala 33:92]
    addrInBankSelProc[0] <= _addrInBankSelProc_0_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_1 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_3 = bits(addrIn[1], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_4 = bits(addrIn[1], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_5 = xor(_addrInBankSelProcPre_0_T_3, _addrInBankSelProcPre_0_T_4) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_1[0] <= _addrInBankSelProcPre_0_T_5 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_3 = bits(addrIn[1], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_4 = bits(addrIn[1], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_5 = xor(_addrInBankSelProcPre_1_T_3, _addrInBankSelProcPre_1_T_4) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_1[1] <= _addrInBankSelProcPre_1_T_5 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_3 = bits(addrIn[1], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_4 = bits(addrIn[1], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_5 = xor(_addrInBankSelProcPre_2_T_3, _addrInBankSelProcPre_2_T_4) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_1[2] <= _addrInBankSelProcPre_2_T_5 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_1_T = cat(addrInBankSelProcPre_1[0], addrInBankSelProcPre_1[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_1_T_1 = cat(_addrInBankSelProc_1_T, addrInBankSelProcPre_1[2]) @[Cat.scala 33:92]
    addrInBankSelProc[1] <= _addrInBankSelProc_1_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_2 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_6 = bits(addrIn[2], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_7 = bits(addrIn[2], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_8 = xor(_addrInBankSelProcPre_0_T_6, _addrInBankSelProcPre_0_T_7) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_2[0] <= _addrInBankSelProcPre_0_T_8 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_6 = bits(addrIn[2], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_7 = bits(addrIn[2], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_8 = xor(_addrInBankSelProcPre_1_T_6, _addrInBankSelProcPre_1_T_7) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_2[1] <= _addrInBankSelProcPre_1_T_8 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_6 = bits(addrIn[2], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_7 = bits(addrIn[2], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_8 = xor(_addrInBankSelProcPre_2_T_6, _addrInBankSelProcPre_2_T_7) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_2[2] <= _addrInBankSelProcPre_2_T_8 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_2_T = cat(addrInBankSelProcPre_2[0], addrInBankSelProcPre_2[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_2_T_1 = cat(_addrInBankSelProc_2_T, addrInBankSelProcPre_2[2]) @[Cat.scala 33:92]
    addrInBankSelProc[2] <= _addrInBankSelProc_2_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_3 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_9 = bits(addrIn[3], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_10 = bits(addrIn[3], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_11 = xor(_addrInBankSelProcPre_0_T_9, _addrInBankSelProcPre_0_T_10) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_3[0] <= _addrInBankSelProcPre_0_T_11 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_9 = bits(addrIn[3], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_10 = bits(addrIn[3], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_11 = xor(_addrInBankSelProcPre_1_T_9, _addrInBankSelProcPre_1_T_10) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_3[1] <= _addrInBankSelProcPre_1_T_11 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_9 = bits(addrIn[3], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_10 = bits(addrIn[3], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_11 = xor(_addrInBankSelProcPre_2_T_9, _addrInBankSelProcPre_2_T_10) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_3[2] <= _addrInBankSelProcPre_2_T_11 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_3_T = cat(addrInBankSelProcPre_3[0], addrInBankSelProcPre_3[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_3_T_1 = cat(_addrInBankSelProc_3_T, addrInBankSelProcPre_3[2]) @[Cat.scala 33:92]
    addrInBankSelProc[3] <= _addrInBankSelProc_3_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_4 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_12 = bits(addrIn[4], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_13 = bits(addrIn[4], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_14 = xor(_addrInBankSelProcPre_0_T_12, _addrInBankSelProcPre_0_T_13) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_4[0] <= _addrInBankSelProcPre_0_T_14 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_12 = bits(addrIn[4], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_13 = bits(addrIn[4], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_14 = xor(_addrInBankSelProcPre_1_T_12, _addrInBankSelProcPre_1_T_13) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_4[1] <= _addrInBankSelProcPre_1_T_14 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_12 = bits(addrIn[4], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_13 = bits(addrIn[4], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_14 = xor(_addrInBankSelProcPre_2_T_12, _addrInBankSelProcPre_2_T_13) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_4[2] <= _addrInBankSelProcPre_2_T_14 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_4_T = cat(addrInBankSelProcPre_4[0], addrInBankSelProcPre_4[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_4_T_1 = cat(_addrInBankSelProc_4_T, addrInBankSelProcPre_4[2]) @[Cat.scala 33:92]
    addrInBankSelProc[4] <= _addrInBankSelProc_4_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_5 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_15 = bits(addrIn[5], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_16 = bits(addrIn[5], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_17 = xor(_addrInBankSelProcPre_0_T_15, _addrInBankSelProcPre_0_T_16) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_5[0] <= _addrInBankSelProcPre_0_T_17 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_15 = bits(addrIn[5], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_16 = bits(addrIn[5], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_17 = xor(_addrInBankSelProcPre_1_T_15, _addrInBankSelProcPre_1_T_16) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_5[1] <= _addrInBankSelProcPre_1_T_17 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_15 = bits(addrIn[5], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_16 = bits(addrIn[5], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_17 = xor(_addrInBankSelProcPre_2_T_15, _addrInBankSelProcPre_2_T_16) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_5[2] <= _addrInBankSelProcPre_2_T_17 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_5_T = cat(addrInBankSelProcPre_5[0], addrInBankSelProcPre_5[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_5_T_1 = cat(_addrInBankSelProc_5_T, addrInBankSelProcPre_5[2]) @[Cat.scala 33:92]
    addrInBankSelProc[5] <= _addrInBankSelProc_5_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_6 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_18 = bits(addrIn[6], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_19 = bits(addrIn[6], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_20 = xor(_addrInBankSelProcPre_0_T_18, _addrInBankSelProcPre_0_T_19) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_6[0] <= _addrInBankSelProcPre_0_T_20 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_18 = bits(addrIn[6], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_19 = bits(addrIn[6], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_20 = xor(_addrInBankSelProcPre_1_T_18, _addrInBankSelProcPre_1_T_19) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_6[1] <= _addrInBankSelProcPre_1_T_20 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_18 = bits(addrIn[6], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_19 = bits(addrIn[6], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_20 = xor(_addrInBankSelProcPre_2_T_18, _addrInBankSelProcPre_2_T_19) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_6[2] <= _addrInBankSelProcPre_2_T_20 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_6_T = cat(addrInBankSelProcPre_6[0], addrInBankSelProcPre_6[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_6_T_1 = cat(_addrInBankSelProc_6_T, addrInBankSelProcPre_6[2]) @[Cat.scala 33:92]
    addrInBankSelProc[6] <= _addrInBankSelProc_6_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelProcPre_7 : UInt<1>[3] @[FFTEngine.scala 281:40]
    node _addrInBankSelProcPre_0_T_21 = bits(addrIn[7], 0, 0) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_0_T_22 = bits(addrIn[7], 6, 6) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_0_T_23 = xor(_addrInBankSelProcPre_0_T_21, _addrInBankSelProcPre_0_T_22) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_7[0] <= _addrInBankSelProcPre_0_T_23 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_1_T_21 = bits(addrIn[7], 1, 1) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_1_T_22 = bits(addrIn[7], 5, 5) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_1_T_23 = xor(_addrInBankSelProcPre_1_T_21, _addrInBankSelProcPre_1_T_22) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_7[1] <= _addrInBankSelProcPre_1_T_23 @[FFTEngine.scala 296:41]
    node _addrInBankSelProcPre_2_T_21 = bits(addrIn[7], 2, 2) @[FFTEngine.scala 296:53]
    node _addrInBankSelProcPre_2_T_22 = bits(addrIn[7], 4, 4) @[FFTEngine.scala 296:68]
    node _addrInBankSelProcPre_2_T_23 = xor(_addrInBankSelProcPre_2_T_21, _addrInBankSelProcPre_2_T_22) @[FFTEngine.scala 296:57]
    addrInBankSelProcPre_7[2] <= _addrInBankSelProcPre_2_T_23 @[FFTEngine.scala 296:41]
    node _addrInBankSelProc_7_T = cat(addrInBankSelProcPre_7[0], addrInBankSelProcPre_7[1]) @[Cat.scala 33:92]
    node _addrInBankSelProc_7_T_1 = cat(_addrInBankSelProc_7_T, addrInBankSelProcPre_7[2]) @[Cat.scala 33:92]
    addrInBankSelProc[7] <= _addrInBankSelProc_7_T_1 @[FFTEngine.scala 299:30]
    wire addrInBankSelKernel1c : UInt[8] @[FFTEngine.scala 302:37]
    wire addrInBankSelKernel2c : UInt[8] @[FFTEngine.scala 303:37]
    wire addrInBankSelKernel3c : UInt[8] @[FFTEngine.scala 304:37]
    reg addrInBankSelKernel1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_0_r <= addrInBankSelKernel[0] @[Reg.scala 36:22]
    addrInBankSelKernel1c[0] <= addrInBankSelKernel1c_0_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_0_r <= addrInBankSelKernel1c[0] @[Reg.scala 36:22]
    addrInBankSelKernel2c[0] <= addrInBankSelKernel2c_0_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_0_r <= addrInBankSelKernel2c[0] @[Reg.scala 36:22]
    addrInBankSelKernel3c[0] <= addrInBankSelKernel3c_0_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_1_r <= addrInBankSelKernel[1] @[Reg.scala 36:22]
    addrInBankSelKernel1c[1] <= addrInBankSelKernel1c_1_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_1_r <= addrInBankSelKernel1c[1] @[Reg.scala 36:22]
    addrInBankSelKernel2c[1] <= addrInBankSelKernel2c_1_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_1_r <= addrInBankSelKernel2c[1] @[Reg.scala 36:22]
    addrInBankSelKernel3c[1] <= addrInBankSelKernel3c_1_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_2_r <= addrInBankSelKernel[2] @[Reg.scala 36:22]
    addrInBankSelKernel1c[2] <= addrInBankSelKernel1c_2_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_2_r <= addrInBankSelKernel1c[2] @[Reg.scala 36:22]
    addrInBankSelKernel2c[2] <= addrInBankSelKernel2c_2_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_2_r <= addrInBankSelKernel2c[2] @[Reg.scala 36:22]
    addrInBankSelKernel3c[2] <= addrInBankSelKernel3c_2_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_3_r <= addrInBankSelKernel[3] @[Reg.scala 36:22]
    addrInBankSelKernel1c[3] <= addrInBankSelKernel1c_3_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_3_r <= addrInBankSelKernel1c[3] @[Reg.scala 36:22]
    addrInBankSelKernel2c[3] <= addrInBankSelKernel2c_3_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_3_r <= addrInBankSelKernel2c[3] @[Reg.scala 36:22]
    addrInBankSelKernel3c[3] <= addrInBankSelKernel3c_3_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_4_r <= addrInBankSelKernel[4] @[Reg.scala 36:22]
    addrInBankSelKernel1c[4] <= addrInBankSelKernel1c_4_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_4_r <= addrInBankSelKernel1c[4] @[Reg.scala 36:22]
    addrInBankSelKernel2c[4] <= addrInBankSelKernel2c_4_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_4_r <= addrInBankSelKernel2c[4] @[Reg.scala 36:22]
    addrInBankSelKernel3c[4] <= addrInBankSelKernel3c_4_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_5_r <= addrInBankSelKernel[5] @[Reg.scala 36:22]
    addrInBankSelKernel1c[5] <= addrInBankSelKernel1c_5_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_5_r <= addrInBankSelKernel1c[5] @[Reg.scala 36:22]
    addrInBankSelKernel2c[5] <= addrInBankSelKernel2c_5_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_5_r <= addrInBankSelKernel2c[5] @[Reg.scala 36:22]
    addrInBankSelKernel3c[5] <= addrInBankSelKernel3c_5_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_6_r <= addrInBankSelKernel[6] @[Reg.scala 36:22]
    addrInBankSelKernel1c[6] <= addrInBankSelKernel1c_6_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_6_r <= addrInBankSelKernel1c[6] @[Reg.scala 36:22]
    addrInBankSelKernel2c[6] <= addrInBankSelKernel2c_6_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_6_r <= addrInBankSelKernel2c[6] @[Reg.scala 36:22]
    addrInBankSelKernel3c[6] <= addrInBankSelKernel3c_6_r @[FFTEngine.scala 309:34]
    reg addrInBankSelKernel1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel1c_7_r <= addrInBankSelKernel[7] @[Reg.scala 36:22]
    addrInBankSelKernel1c[7] <= addrInBankSelKernel1c_7_r @[FFTEngine.scala 307:34]
    reg addrInBankSelKernel2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel2c_7_r <= addrInBankSelKernel1c[7] @[Reg.scala 36:22]
    addrInBankSelKernel2c[7] <= addrInBankSelKernel2c_7_r @[FFTEngine.scala 308:34]
    reg addrInBankSelKernel3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelKernel3c_7_r <= addrInBankSelKernel2c[7] @[Reg.scala 36:22]
    addrInBankSelKernel3c[7] <= addrInBankSelKernel3c_7_r @[FFTEngine.scala 309:34]
    wire addrInBankSelProc1c : UInt[8] @[FFTEngine.scala 312:35]
    wire addrInBankSelProc2c : UInt[8] @[FFTEngine.scala 313:35]
    wire addrInBankSelProc3c : UInt[8] @[FFTEngine.scala 314:35]
    reg addrInBankSelProc1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_0_r <= addrInBankSelProc[0] @[Reg.scala 36:22]
    addrInBankSelProc1c[0] <= addrInBankSelProc1c_0_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_0_r <= addrInBankSelProc1c[0] @[Reg.scala 36:22]
    addrInBankSelProc2c[0] <= addrInBankSelProc2c_0_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_0_r <= addrInBankSelProc2c[0] @[Reg.scala 36:22]
    addrInBankSelProc3c[0] <= addrInBankSelProc3c_0_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_1_r <= addrInBankSelProc[1] @[Reg.scala 36:22]
    addrInBankSelProc1c[1] <= addrInBankSelProc1c_1_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_1_r <= addrInBankSelProc1c[1] @[Reg.scala 36:22]
    addrInBankSelProc2c[1] <= addrInBankSelProc2c_1_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_1_r : UInt, clock with :
      reset => (reset, UInt<2>("h2")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_1_r <= addrInBankSelProc2c[1] @[Reg.scala 36:22]
    addrInBankSelProc3c[1] <= addrInBankSelProc3c_1_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_2_r <= addrInBankSelProc[2] @[Reg.scala 36:22]
    addrInBankSelProc1c[2] <= addrInBankSelProc1c_2_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_2_r <= addrInBankSelProc1c[2] @[Reg.scala 36:22]
    addrInBankSelProc2c[2] <= addrInBankSelProc2c_2_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_2_r : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_2_r <= addrInBankSelProc2c[2] @[Reg.scala 36:22]
    addrInBankSelProc3c[2] <= addrInBankSelProc3c_2_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_3_r <= addrInBankSelProc[3] @[Reg.scala 36:22]
    addrInBankSelProc1c[3] <= addrInBankSelProc1c_3_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_3_r <= addrInBankSelProc1c[3] @[Reg.scala 36:22]
    addrInBankSelProc2c[3] <= addrInBankSelProc2c_3_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_3_r : UInt, clock with :
      reset => (reset, UInt<3>("h6")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_3_r <= addrInBankSelProc2c[3] @[Reg.scala 36:22]
    addrInBankSelProc3c[3] <= addrInBankSelProc3c_3_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_4_r <= addrInBankSelProc[4] @[Reg.scala 36:22]
    addrInBankSelProc1c[4] <= addrInBankSelProc1c_4_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_4_r <= addrInBankSelProc1c[4] @[Reg.scala 36:22]
    addrInBankSelProc2c[4] <= addrInBankSelProc2c_4_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_4_r : UInt, clock with :
      reset => (reset, UInt<4>("h8")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_4_r <= addrInBankSelProc2c[4] @[Reg.scala 36:22]
    addrInBankSelProc3c[4] <= addrInBankSelProc3c_4_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_5_r <= addrInBankSelProc[5] @[Reg.scala 36:22]
    addrInBankSelProc1c[5] <= addrInBankSelProc1c_5_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_5_r <= addrInBankSelProc1c[5] @[Reg.scala 36:22]
    addrInBankSelProc2c[5] <= addrInBankSelProc2c_5_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_5_r : UInt, clock with :
      reset => (reset, UInt<4>("ha")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_5_r <= addrInBankSelProc2c[5] @[Reg.scala 36:22]
    addrInBankSelProc3c[5] <= addrInBankSelProc3c_5_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_6_r <= addrInBankSelProc[6] @[Reg.scala 36:22]
    addrInBankSelProc1c[6] <= addrInBankSelProc1c_6_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_6_r <= addrInBankSelProc1c[6] @[Reg.scala 36:22]
    addrInBankSelProc2c[6] <= addrInBankSelProc2c_6_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_6_r : UInt, clock with :
      reset => (reset, UInt<4>("hc")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_6_r <= addrInBankSelProc2c[6] @[Reg.scala 36:22]
    addrInBankSelProc3c[6] <= addrInBankSelProc3c_6_r @[FFTEngine.scala 319:32]
    reg addrInBankSelProc1c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc1c_7_r <= addrInBankSelProc[7] @[Reg.scala 36:22]
    addrInBankSelProc1c[7] <= addrInBankSelProc1c_7_r @[FFTEngine.scala 317:32]
    reg addrInBankSelProc2c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc2c_7_r <= addrInBankSelProc1c[7] @[Reg.scala 36:22]
    addrInBankSelProc2c[7] <= addrInBankSelProc2c_7_r @[FFTEngine.scala 318:32]
    reg addrInBankSelProc3c_7_r : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSelProc3c_7_r <= addrInBankSelProc2c[7] @[Reg.scala 36:22]
    addrInBankSelProc3c[7] <= addrInBankSelProc3c_7_r @[FFTEngine.scala 319:32]
    reg kernelState1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState1c <= kernelState @[Reg.scala 36:22]
    reg kernelState2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState2c <= kernelState1c @[Reg.scala 36:22]
    reg kernelState3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      kernelState3c <= kernelState2c @[Reg.scala 36:22]
    reg procState1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState1c <= UInt<1>("h0") @[Reg.scala 36:22]
    reg procState2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState2c <= procState1c @[Reg.scala 36:22]
    reg procState3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      procState3c <= procState2c @[Reg.scala 36:22]
    reg sameAddr1c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr1c <= sameAddr @[Reg.scala 36:22]
    reg sameAddr2c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr2c <= sameAddr1c @[Reg.scala 36:22]
    reg sameAddr3c : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      sameAddr3c <= sameAddr2c @[Reg.scala 36:22]
    node _io_readEnableSram0Bank_0_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_0_T_1 = and(readEnable, _io_readEnableSram0Bank_0_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[0] <= _io_readEnableSram0Bank_0_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_0_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[0] <= _io_readEnableSram1Bank_0_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_1_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_1_T_1 = and(readEnable, _io_readEnableSram0Bank_1_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[1] <= _io_readEnableSram0Bank_1_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_1_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[1] <= _io_readEnableSram1Bank_1_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_2_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_2_T_1 = and(readEnable, _io_readEnableSram0Bank_2_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[2] <= _io_readEnableSram0Bank_2_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_2_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[2] <= _io_readEnableSram1Bank_2_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_3_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_3_T_1 = and(readEnable, _io_readEnableSram0Bank_3_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[3] <= _io_readEnableSram0Bank_3_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_3_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[3] <= _io_readEnableSram1Bank_3_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_4_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_4_T_1 = and(readEnable, _io_readEnableSram0Bank_4_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[4] <= _io_readEnableSram0Bank_4_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_4_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[4] <= _io_readEnableSram1Bank_4_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_5_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_5_T_1 = and(readEnable, _io_readEnableSram0Bank_5_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[5] <= _io_readEnableSram0Bank_5_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_5_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[5] <= _io_readEnableSram1Bank_5_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_6_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_6_T_1 = and(readEnable, _io_readEnableSram0Bank_6_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[6] <= _io_readEnableSram0Bank_6_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_6_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[6] <= _io_readEnableSram1Bank_6_T @[FFTEngine.scala 336:35]
    node _io_readEnableSram0Bank_7_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 335:51]
    node _io_readEnableSram0Bank_7_T_1 = and(readEnable, _io_readEnableSram0Bank_7_T) @[FFTEngine.scala 335:49]
    io.readEnableSram0Bank[7] <= _io_readEnableSram0Bank_7_T_1 @[FFTEngine.scala 335:35]
    node _io_readEnableSram1Bank_7_T = and(readEnable, srcBuffer) @[FFTEngine.scala 336:49]
    io.readEnableSram1Bank[7] <= _io_readEnableSram1Bank_7_T @[FFTEngine.scala 336:35]
    wire addrInBankSel : UInt[8] @[FFTEngine.scala 339:29]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_0_T = mux(UInt<1>("h0"), addrInBankSelProc[0], addrInBankSelKernel[0]) @[FFTEngine.scala 343:36]
      addrInBankSel[0] <= _addrInBankSel_0_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_0_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_0_T_2 = and(kernelState, _addrInBankSel_0_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_0_T_3 = or(UInt<1>("h0"), _addrInBankSel_0_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_0_T_4 = mux(_addrInBankSel_0_T_3, addrInBankSelProc[0], addrInBankSelKernel[0]) @[FFTEngine.scala 345:36]
      addrInBankSel[0] <= _addrInBankSel_0_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_1_T = mux(UInt<1>("h0"), addrInBankSelProc[1], addrInBankSelKernel[1]) @[FFTEngine.scala 343:36]
      addrInBankSel[1] <= _addrInBankSel_1_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_1_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_1_T_2 = and(kernelState, _addrInBankSel_1_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_1_T_3 = or(UInt<1>("h0"), _addrInBankSel_1_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_1_T_4 = mux(_addrInBankSel_1_T_3, addrInBankSelProc[1], addrInBankSelKernel[1]) @[FFTEngine.scala 345:36]
      addrInBankSel[1] <= _addrInBankSel_1_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_2_T = mux(UInt<1>("h0"), addrInBankSelProc[2], addrInBankSelKernel[2]) @[FFTEngine.scala 343:36]
      addrInBankSel[2] <= _addrInBankSel_2_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_2_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_2_T_2 = and(kernelState, _addrInBankSel_2_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_2_T_3 = or(UInt<1>("h0"), _addrInBankSel_2_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_2_T_4 = mux(_addrInBankSel_2_T_3, addrInBankSelProc[2], addrInBankSelKernel[2]) @[FFTEngine.scala 345:36]
      addrInBankSel[2] <= _addrInBankSel_2_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_3_T = mux(UInt<1>("h0"), addrInBankSelProc[3], addrInBankSelKernel[3]) @[FFTEngine.scala 343:36]
      addrInBankSel[3] <= _addrInBankSel_3_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_3_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_3_T_2 = and(kernelState, _addrInBankSel_3_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_3_T_3 = or(UInt<1>("h0"), _addrInBankSel_3_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_3_T_4 = mux(_addrInBankSel_3_T_3, addrInBankSelProc[3], addrInBankSelKernel[3]) @[FFTEngine.scala 345:36]
      addrInBankSel[3] <= _addrInBankSel_3_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_4_T = mux(UInt<1>("h0"), addrInBankSelProc[4], addrInBankSelKernel[4]) @[FFTEngine.scala 343:36]
      addrInBankSel[4] <= _addrInBankSel_4_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_4_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_4_T_2 = and(kernelState, _addrInBankSel_4_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_4_T_3 = or(UInt<1>("h0"), _addrInBankSel_4_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_4_T_4 = mux(_addrInBankSel_4_T_3, addrInBankSelProc[4], addrInBankSelKernel[4]) @[FFTEngine.scala 345:36]
      addrInBankSel[4] <= _addrInBankSel_4_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_5_T = mux(UInt<1>("h0"), addrInBankSelProc[5], addrInBankSelKernel[5]) @[FFTEngine.scala 343:36]
      addrInBankSel[5] <= _addrInBankSel_5_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_5_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_5_T_2 = and(kernelState, _addrInBankSel_5_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_5_T_3 = or(UInt<1>("h0"), _addrInBankSel_5_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_5_T_4 = mux(_addrInBankSel_5_T_3, addrInBankSelProc[5], addrInBankSelKernel[5]) @[FFTEngine.scala 345:36]
      addrInBankSel[5] <= _addrInBankSel_5_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_6_T = mux(UInt<1>("h0"), addrInBankSelProc[6], addrInBankSelKernel[6]) @[FFTEngine.scala 343:36]
      addrInBankSel[6] <= _addrInBankSel_6_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_6_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_6_T_2 = and(kernelState, _addrInBankSel_6_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_6_T_3 = or(UInt<1>("h0"), _addrInBankSel_6_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_6_T_4 = mux(_addrInBankSel_6_T_3, addrInBankSelProc[6], addrInBankSelKernel[6]) @[FFTEngine.scala 345:36]
      addrInBankSel[6] <= _addrInBankSel_6_T_4 @[FFTEngine.scala 345:30]
    when io.fftMode : @[FFTEngine.scala 342:21]
      node _addrInBankSel_7_T = mux(UInt<1>("h0"), addrInBankSelProc[7], addrInBankSelKernel[7]) @[FFTEngine.scala 343:36]
      addrInBankSel[7] <= _addrInBankSel_7_T @[FFTEngine.scala 343:30]
    else :
      node _addrInBankSel_7_T_1 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 345:76]
      node _addrInBankSel_7_T_2 = and(kernelState, _addrInBankSel_7_T_1) @[FFTEngine.scala 345:62]
      node _addrInBankSel_7_T_3 = or(UInt<1>("h0"), _addrInBankSel_7_T_2) @[FFTEngine.scala 345:47]
      node _addrInBankSel_7_T_4 = mux(_addrInBankSel_7_T_3, addrInBankSelProc[7], addrInBankSelKernel[7]) @[FFTEngine.scala 345:36]
      addrInBankSel[7] <= _addrInBankSel_7_T_4 @[FFTEngine.scala 345:30]
    wire dataInPre : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFTEngine.scala 349:25]
    wire _dataInPre_0_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_0_WIRE_1 : UInt<32>
    _dataInPre_0_WIRE_1 <= io.readDataSram1Bank[0]
    node _dataInPre_0_T = bits(_dataInPre_0_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_0_T_1 = asFixedPoint(_dataInPre_0_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_0_WIRE.re <= _dataInPre_0_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_0_T_2 = bits(_dataInPre_0_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_0_T_3 = asFixedPoint(_dataInPre_0_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_0_WIRE.im <= _dataInPre_0_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_0_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_0_WIRE_3 : UInt<32>
    _dataInPre_0_WIRE_3 <= io.readDataSram0Bank[0]
    node _dataInPre_0_T_4 = bits(_dataInPre_0_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_0_T_5 = asFixedPoint(_dataInPre_0_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_0_WIRE_2.re <= _dataInPre_0_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_0_T_6 = bits(_dataInPre_0_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_0_T_7 = asFixedPoint(_dataInPre_0_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_0_WIRE_2.im <= _dataInPre_0_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_0_T_8 = mux(srcBuffer, _dataInPre_0_WIRE, _dataInPre_0_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[0] <= _dataInPre_0_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_1_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_1_WIRE_1 : UInt<32>
    _dataInPre_1_WIRE_1 <= io.readDataSram1Bank[1]
    node _dataInPre_1_T = bits(_dataInPre_1_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_1_T_1 = asFixedPoint(_dataInPre_1_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_1_WIRE.re <= _dataInPre_1_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_1_T_2 = bits(_dataInPre_1_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_1_T_3 = asFixedPoint(_dataInPre_1_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_1_WIRE.im <= _dataInPre_1_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_1_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_1_WIRE_3 : UInt<32>
    _dataInPre_1_WIRE_3 <= io.readDataSram0Bank[1]
    node _dataInPre_1_T_4 = bits(_dataInPre_1_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_1_T_5 = asFixedPoint(_dataInPre_1_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_1_WIRE_2.re <= _dataInPre_1_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_1_T_6 = bits(_dataInPre_1_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_1_T_7 = asFixedPoint(_dataInPre_1_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_1_WIRE_2.im <= _dataInPre_1_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_1_T_8 = mux(srcBuffer, _dataInPre_1_WIRE, _dataInPre_1_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[1] <= _dataInPre_1_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_2_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_2_WIRE_1 : UInt<32>
    _dataInPre_2_WIRE_1 <= io.readDataSram1Bank[2]
    node _dataInPre_2_T = bits(_dataInPre_2_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_2_T_1 = asFixedPoint(_dataInPre_2_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_2_WIRE.re <= _dataInPre_2_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_2_T_2 = bits(_dataInPre_2_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_2_T_3 = asFixedPoint(_dataInPre_2_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_2_WIRE.im <= _dataInPre_2_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_2_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_2_WIRE_3 : UInt<32>
    _dataInPre_2_WIRE_3 <= io.readDataSram0Bank[2]
    node _dataInPre_2_T_4 = bits(_dataInPre_2_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_2_T_5 = asFixedPoint(_dataInPre_2_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_2_WIRE_2.re <= _dataInPre_2_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_2_T_6 = bits(_dataInPre_2_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_2_T_7 = asFixedPoint(_dataInPre_2_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_2_WIRE_2.im <= _dataInPre_2_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_2_T_8 = mux(srcBuffer, _dataInPre_2_WIRE, _dataInPre_2_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[2] <= _dataInPre_2_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_3_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_3_WIRE_1 : UInt<32>
    _dataInPre_3_WIRE_1 <= io.readDataSram1Bank[3]
    node _dataInPre_3_T = bits(_dataInPre_3_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_3_T_1 = asFixedPoint(_dataInPre_3_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_3_WIRE.re <= _dataInPre_3_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_3_T_2 = bits(_dataInPre_3_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_3_T_3 = asFixedPoint(_dataInPre_3_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_3_WIRE.im <= _dataInPre_3_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_3_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_3_WIRE_3 : UInt<32>
    _dataInPre_3_WIRE_3 <= io.readDataSram0Bank[3]
    node _dataInPre_3_T_4 = bits(_dataInPre_3_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_3_T_5 = asFixedPoint(_dataInPre_3_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_3_WIRE_2.re <= _dataInPre_3_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_3_T_6 = bits(_dataInPre_3_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_3_T_7 = asFixedPoint(_dataInPre_3_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_3_WIRE_2.im <= _dataInPre_3_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_3_T_8 = mux(srcBuffer, _dataInPre_3_WIRE, _dataInPre_3_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[3] <= _dataInPre_3_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_4_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_4_WIRE_1 : UInt<32>
    _dataInPre_4_WIRE_1 <= io.readDataSram1Bank[4]
    node _dataInPre_4_T = bits(_dataInPre_4_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_4_T_1 = asFixedPoint(_dataInPre_4_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_4_WIRE.re <= _dataInPre_4_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_4_T_2 = bits(_dataInPre_4_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_4_T_3 = asFixedPoint(_dataInPre_4_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_4_WIRE.im <= _dataInPre_4_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_4_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_4_WIRE_3 : UInt<32>
    _dataInPre_4_WIRE_3 <= io.readDataSram0Bank[4]
    node _dataInPre_4_T_4 = bits(_dataInPre_4_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_4_T_5 = asFixedPoint(_dataInPre_4_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_4_WIRE_2.re <= _dataInPre_4_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_4_T_6 = bits(_dataInPre_4_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_4_T_7 = asFixedPoint(_dataInPre_4_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_4_WIRE_2.im <= _dataInPre_4_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_4_T_8 = mux(srcBuffer, _dataInPre_4_WIRE, _dataInPre_4_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[4] <= _dataInPre_4_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_5_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_5_WIRE_1 : UInt<32>
    _dataInPre_5_WIRE_1 <= io.readDataSram1Bank[5]
    node _dataInPre_5_T = bits(_dataInPre_5_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_5_T_1 = asFixedPoint(_dataInPre_5_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_5_WIRE.re <= _dataInPre_5_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_5_T_2 = bits(_dataInPre_5_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_5_T_3 = asFixedPoint(_dataInPre_5_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_5_WIRE.im <= _dataInPre_5_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_5_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_5_WIRE_3 : UInt<32>
    _dataInPre_5_WIRE_3 <= io.readDataSram0Bank[5]
    node _dataInPre_5_T_4 = bits(_dataInPre_5_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_5_T_5 = asFixedPoint(_dataInPre_5_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_5_WIRE_2.re <= _dataInPre_5_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_5_T_6 = bits(_dataInPre_5_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_5_T_7 = asFixedPoint(_dataInPre_5_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_5_WIRE_2.im <= _dataInPre_5_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_5_T_8 = mux(srcBuffer, _dataInPre_5_WIRE, _dataInPre_5_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[5] <= _dataInPre_5_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_6_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_6_WIRE_1 : UInt<32>
    _dataInPre_6_WIRE_1 <= io.readDataSram1Bank[6]
    node _dataInPre_6_T = bits(_dataInPre_6_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_6_T_1 = asFixedPoint(_dataInPre_6_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_6_WIRE.re <= _dataInPre_6_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_6_T_2 = bits(_dataInPre_6_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_6_T_3 = asFixedPoint(_dataInPre_6_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_6_WIRE.im <= _dataInPre_6_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_6_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_6_WIRE_3 : UInt<32>
    _dataInPre_6_WIRE_3 <= io.readDataSram0Bank[6]
    node _dataInPre_6_T_4 = bits(_dataInPre_6_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_6_T_5 = asFixedPoint(_dataInPre_6_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_6_WIRE_2.re <= _dataInPre_6_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_6_T_6 = bits(_dataInPre_6_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_6_T_7 = asFixedPoint(_dataInPre_6_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_6_WIRE_2.im <= _dataInPre_6_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_6_T_8 = mux(srcBuffer, _dataInPre_6_WIRE, _dataInPre_6_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[6] <= _dataInPre_6_T_8 @[FFTEngine.scala 352:22]
    wire _dataInPre_7_WIRE : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:72]
    wire _dataInPre_7_WIRE_1 : UInt<32>
    _dataInPre_7_WIRE_1 <= io.readDataSram1Bank[7]
    node _dataInPre_7_T = bits(_dataInPre_7_WIRE_1, 15, 0) @[FFTEngine.scala 352:72]
    node _dataInPre_7_T_1 = asFixedPoint(_dataInPre_7_T, 15) @[FFTEngine.scala 352:72]
    _dataInPre_7_WIRE.re <= _dataInPre_7_T_1 @[FFTEngine.scala 352:72]
    node _dataInPre_7_T_2 = bits(_dataInPre_7_WIRE_1, 31, 16) @[FFTEngine.scala 352:72]
    node _dataInPre_7_T_3 = asFixedPoint(_dataInPre_7_T_2, 15) @[FFTEngine.scala 352:72]
    _dataInPre_7_WIRE.im <= _dataInPre_7_T_3 @[FFTEngine.scala 352:72]
    wire _dataInPre_7_WIRE_2 : { im : Fixed<16><<15>>, re : Fixed<16><<15>>} @[FFTEngine.scala 352:121]
    wire _dataInPre_7_WIRE_3 : UInt<32>
    _dataInPre_7_WIRE_3 <= io.readDataSram0Bank[7]
    node _dataInPre_7_T_4 = bits(_dataInPre_7_WIRE_3, 15, 0) @[FFTEngine.scala 352:121]
    node _dataInPre_7_T_5 = asFixedPoint(_dataInPre_7_T_4, 15) @[FFTEngine.scala 352:121]
    _dataInPre_7_WIRE_2.re <= _dataInPre_7_T_5 @[FFTEngine.scala 352:121]
    node _dataInPre_7_T_6 = bits(_dataInPre_7_WIRE_3, 31, 16) @[FFTEngine.scala 352:121]
    node _dataInPre_7_T_7 = asFixedPoint(_dataInPre_7_T_6, 15) @[FFTEngine.scala 352:121]
    _dataInPre_7_WIRE_2.im <= _dataInPre_7_T_7 @[FFTEngine.scala 352:121]
    node _dataInPre_7_T_8 = mux(srcBuffer, _dataInPre_7_WIRE, _dataInPre_7_WIRE_2) @[FFTEngine.scala 352:28]
    dataInPre[7] <= _dataInPre_7_T_8 @[FFTEngine.scala 352:22]
    wire addrInBankSel1c : UInt[8] @[FFTEngine.scala 357:31]
    reg addrInBankSel1c_0_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_0_r <= addrInBankSel[0] @[Reg.scala 36:22]
    addrInBankSel1c[0] <= addrInBankSel1c_0_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_1_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_1_r <= addrInBankSel[1] @[Reg.scala 36:22]
    addrInBankSel1c[1] <= addrInBankSel1c_1_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_2_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_2_r <= addrInBankSel[2] @[Reg.scala 36:22]
    addrInBankSel1c[2] <= addrInBankSel1c_2_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_3_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_3_r <= addrInBankSel[3] @[Reg.scala 36:22]
    addrInBankSel1c[3] <= addrInBankSel1c_3_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_4_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_4_r <= addrInBankSel[4] @[Reg.scala 36:22]
    addrInBankSel1c[4] <= addrInBankSel1c_4_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_5_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_5_r <= addrInBankSel[5] @[Reg.scala 36:22]
    addrInBankSel1c[5] <= addrInBankSel1c_5_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_6_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_6_r <= addrInBankSel[6] @[Reg.scala 36:22]
    addrInBankSel1c[6] <= addrInBankSel1c_6_r @[FFTEngine.scala 359:28]
    reg addrInBankSel1c_7_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 35:20]
    when UInt<1>("h1") : @[Reg.scala 36:18]
      addrInBankSel1c_7_r <= addrInBankSel[7] @[Reg.scala 36:22]
    addrInBankSel1c[7] <= addrInBankSel1c_7_r @[FFTEngine.scala 359:28]
    inst fftCalc of FFT3PipelineR23Calc @[FFTEngine.scala 362:25]
    fftCalc.clock <= clock
    fftCalc.reset <= reset
    node _fftCalc_io_dataIn_0_re_T = or(addrInBankSel1c[0], UInt<3>("h0"))
    node _fftCalc_io_dataIn_0_re_T_1 = bits(_fftCalc_io_dataIn_0_re_T, 2, 0)
    fftCalc.io.dataIn[0].re <= dataInPre[_fftCalc_io_dataIn_0_re_T_1].re @[FFTEngine.scala 363:29]
    node _fftCalc_io_dataIn_0_im_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 364:61]
    node _fftCalc_io_dataIn_0_im_T_1 = and(sameAddr1c, _fftCalc_io_dataIn_0_im_T) @[FFTEngine.scala 364:47]
    node _fftCalc_io_dataIn_0_im_T_2 = or(addrInBankSel1c[0], UInt<3>("h0"))
    node _fftCalc_io_dataIn_0_im_T_3 = bits(_fftCalc_io_dataIn_0_im_T_2, 2, 0)
    node _fftCalc_io_dataIn_0_im_T_4 = mux(_fftCalc_io_dataIn_0_im_T_1, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataIn_0_im_T_3].im) @[FFTEngine.scala 364:35]
    fftCalc.io.dataIn[0].im <= _fftCalc_io_dataIn_0_im_T_4 @[FFTEngine.scala 364:29]
    node _fftCalc_io_dataIn_1_re_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 365:61]
    node _fftCalc_io_dataIn_1_re_T_1 = and(sameAddr1c, _fftCalc_io_dataIn_1_re_T) @[FFTEngine.scala 365:47]
    node _fftCalc_io_dataIn_1_re_T_2 = or(addrInBankSel1c[1], UInt<3>("h0"))
    node _fftCalc_io_dataIn_1_re_T_3 = bits(_fftCalc_io_dataIn_1_re_T_2, 2, 0)
    node _fftCalc_io_dataIn_1_re_T_4 = or(addrInBankSel1c[1], UInt<3>("h0"))
    node _fftCalc_io_dataIn_1_re_T_5 = bits(_fftCalc_io_dataIn_1_re_T_4, 2, 0)
    node _fftCalc_io_dataIn_1_re_T_6 = mux(_fftCalc_io_dataIn_1_re_T_1, dataInPre[_fftCalc_io_dataIn_1_re_T_3].im, dataInPre[_fftCalc_io_dataIn_1_re_T_5].re) @[FFTEngine.scala 365:35]
    fftCalc.io.dataIn[1].re <= _fftCalc_io_dataIn_1_re_T_6 @[FFTEngine.scala 365:29]
    node _fftCalc_io_dataIn_1_im_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 366:61]
    node _fftCalc_io_dataIn_1_im_T_1 = and(sameAddr1c, _fftCalc_io_dataIn_1_im_T) @[FFTEngine.scala 366:47]
    node _fftCalc_io_dataIn_1_im_T_2 = or(addrInBankSel1c[1], UInt<3>("h0"))
    node _fftCalc_io_dataIn_1_im_T_3 = bits(_fftCalc_io_dataIn_1_im_T_2, 2, 0)
    node _fftCalc_io_dataIn_1_im_T_4 = mux(_fftCalc_io_dataIn_1_im_T_1, asFixedPoint(UInt<16>("h0"), 15), dataInPre[_fftCalc_io_dataIn_1_im_T_3].im) @[FFTEngine.scala 366:35]
    fftCalc.io.dataIn[1].im <= _fftCalc_io_dataIn_1_im_T_4 @[FFTEngine.scala 366:29]
    node _fftCalc_io_dataIn_2_T = or(addrInBankSel1c[2], UInt<3>("h0"))
    node _fftCalc_io_dataIn_2_T_1 = bits(_fftCalc_io_dataIn_2_T, 2, 0)
    fftCalc.io.dataIn[2].re <= dataInPre[_fftCalc_io_dataIn_2_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[2].im <= dataInPre[_fftCalc_io_dataIn_2_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_dataIn_3_T = or(addrInBankSel1c[3], UInt<3>("h0"))
    node _fftCalc_io_dataIn_3_T_1 = bits(_fftCalc_io_dataIn_3_T, 2, 0)
    fftCalc.io.dataIn[3].re <= dataInPre[_fftCalc_io_dataIn_3_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[3].im <= dataInPre[_fftCalc_io_dataIn_3_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_dataIn_4_T = or(addrInBankSel1c[4], UInt<3>("h0"))
    node _fftCalc_io_dataIn_4_T_1 = bits(_fftCalc_io_dataIn_4_T, 2, 0)
    fftCalc.io.dataIn[4].re <= dataInPre[_fftCalc_io_dataIn_4_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[4].im <= dataInPre[_fftCalc_io_dataIn_4_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_dataIn_5_T = or(addrInBankSel1c[5], UInt<3>("h0"))
    node _fftCalc_io_dataIn_5_T_1 = bits(_fftCalc_io_dataIn_5_T, 2, 0)
    fftCalc.io.dataIn[5].re <= dataInPre[_fftCalc_io_dataIn_5_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[5].im <= dataInPre[_fftCalc_io_dataIn_5_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_dataIn_6_T = or(addrInBankSel1c[6], UInt<3>("h0"))
    node _fftCalc_io_dataIn_6_T_1 = bits(_fftCalc_io_dataIn_6_T, 2, 0)
    fftCalc.io.dataIn[6].re <= dataInPre[_fftCalc_io_dataIn_6_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[6].im <= dataInPre[_fftCalc_io_dataIn_6_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_dataIn_7_T = or(addrInBankSel1c[7], UInt<3>("h0"))
    node _fftCalc_io_dataIn_7_T_1 = bits(_fftCalc_io_dataIn_7_T, 2, 0)
    fftCalc.io.dataIn[7].re <= dataInPre[_fftCalc_io_dataIn_7_T_1].re @[FFTEngine.scala 368:30]
    fftCalc.io.dataIn[7].im <= dataInPre[_fftCalc_io_dataIn_7_T_1].im @[FFTEngine.scala 368:30]
    node _fftCalc_io_radixCount_T = bits(addrSProc, 6, 0) @[FFTEngine.scala 370:55]
    node _fftCalc_io_radixCount_T_1 = bits(addrSProc, 3, 0) @[FFTEngine.scala 370:85]
    node _fftCalc_io_radixCount_T_2 = mux(UInt<1>("h0"), _fftCalc_io_radixCount_T, _fftCalc_io_radixCount_T_1) @[FFTEngine.scala 370:33]
    fftCalc.io.radixCount <= _fftCalc_io_radixCount_T_2 @[FFTEngine.scala 370:27]
    node _fftCalc_io_rShiftSym_T = bits(phaseCount, 0, 0) @[FFTEngine.scala 371:86]
    node _fftCalc_io_rShiftSym_T_1 = mux(kernelState1c, io.fftRShiftP0[phaseCount], _fftCalc_io_rShiftSym_T) @[FFTEngine.scala 371:32]
    fftCalc.io.rShiftSym <= _fftCalc_io_rShiftSym_T_1 @[FFTEngine.scala 371:26]
    fftCalc.io.isFFT <= io.fftMode @[FFTEngine.scala 372:22]
    node _fftCalc_io_procMode_T = or(UInt<1>("h0"), procState1c) @[FFTEngine.scala 373:38]
    node _fftCalc_io_procMode_T_1 = or(_fftCalc_io_procMode_T, procState2c) @[FFTEngine.scala 373:52]
    node _fftCalc_io_procMode_T_2 = or(_fftCalc_io_procMode_T_1, procState3c) @[FFTEngine.scala 373:66]
    fftCalc.io.procMode <= _fftCalc_io_procMode_T_2 @[FFTEngine.scala 373:25]
    node _T_9 = or(kernelState, kernelState1c) @[FFTEngine.scala 374:23]
    node _T_10 = or(_T_9, kernelState2c) @[FFTEngine.scala 374:39]
    node _T_11 = or(_T_10, kernelState3c) @[FFTEngine.scala 374:55]
    node _T_12 = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 374:86]
    node _T_13 = and(_T_11, _T_12) @[FFTEngine.scala 374:72]
    when _T_13 : @[FFTEngine.scala 374:103]
      fftCalc.io.calcMode <= UInt<1>("h1") @[FFTEngine.scala 375:29]
    else :
      node _T_14 = or(UInt<1>("h0"), procState1c) @[FFTEngine.scala 376:28]
      node _T_15 = or(_T_14, procState2c) @[FFTEngine.scala 376:42]
      node _T_16 = or(_T_15, procState3c) @[FFTEngine.scala 376:56]
      node _T_17 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 376:85]
      node _T_18 = and(_T_16, _T_17) @[FFTEngine.scala 376:71]
      when _T_18 : @[FFTEngine.scala 376:94]
        fftCalc.io.calcMode <= UInt<1>("h0") @[FFTEngine.scala 377:29]
      else :
        node _T_19 = or(UInt<1>("h0"), procState1c) @[FFTEngine.scala 378:28]
        node _T_20 = or(_T_19, procState2c) @[FFTEngine.scala 378:42]
        node _T_21 = or(_T_20, procState3c) @[FFTEngine.scala 378:56]
        node _T_22 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 378:85]
        node _T_23 = and(_T_21, _T_22) @[FFTEngine.scala 378:71]
        when _T_23 : @[FFTEngine.scala 378:94]
          fftCalc.io.calcMode <= UInt<1>("h1") @[FFTEngine.scala 379:29]
        else :
          fftCalc.io.calcMode <= UInt<2>("h3") @[FFTEngine.scala 381:29]
    fftCalc.io.phaseCount <= phaseCount @[FFTEngine.scala 383:27]
    node _fftCalc_io_state1c_T = or(kernelState1c, procState1c) @[FFTEngine.scala 384:41]
    fftCalc.io.state1c <= _fftCalc_io_state1c_T @[FFTEngine.scala 384:24]
    node _fftCalc_io_state2c_T = or(kernelState2c, procState2c) @[FFTEngine.scala 385:41]
    fftCalc.io.state2c <= _fftCalc_io_state2c_T @[FFTEngine.scala 385:24]
    wire writeDataPre3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFTEngine.scala 387:30]
    writeDataPre3c[0] <= fftCalc.io.dataOut3c[0] @[FFTEngine.scala 388:23]
    node _writeDataPre3c_1_re_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 389:61]
    node _writeDataPre3c_1_re_T_1 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOut3c[1].im) @[FFTEngine.scala 389:137]
    node _writeDataPre3c_1_re_T_2 = tail(_writeDataPre3c_1_re_T_1, 1) @[FFTEngine.scala 389:137]
    node _writeDataPre3c_1_re_T_3 = asFixedPoint(_writeDataPre3c_1_re_T_2, 15) @[FFTEngine.scala 389:137]
    node _writeDataPre3c_1_re_T_4 = mux(io.fftMode, fftCalc.io.dataOut3c[1].im, _writeDataPre3c_1_re_T_3) @[FFTEngine.scala 389:101]
    node _writeDataPre3c_1_re_T_5 = mux(_writeDataPre3c_1_re_T, fftCalc.io.dataOut3c[1].re, _writeDataPre3c_1_re_T_4) @[FFTEngine.scala 389:49]
    node _writeDataPre3c_1_re_T_6 = mux(procState3c, _writeDataPre3c_1_re_T_5, fftCalc.io.dataOut3c[1].re) @[FFTEngine.scala 389:32]
    writeDataPre3c[1].re <= _writeDataPre3c_1_re_T_6 @[FFTEngine.scala 389:26]
    node _writeDataPre3c_1_im_T = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 390:61]
    node _writeDataPre3c_1_im_T_1 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOut3c[1].im) @[FFTEngine.scala 390:70]
    node _writeDataPre3c_1_im_T_2 = tail(_writeDataPre3c_1_im_T_1, 1) @[FFTEngine.scala 390:70]
    node _writeDataPre3c_1_im_T_3 = asFixedPoint(_writeDataPre3c_1_im_T_2, 15) @[FFTEngine.scala 390:70]
    node _writeDataPre3c_1_im_T_4 = sub(asFixedPoint(UInt<1>("h0"), 0), fftCalc.io.dataOut3c[1].re) @[FFTEngine.scala 390:110]
    node _writeDataPre3c_1_im_T_5 = tail(_writeDataPre3c_1_im_T_4, 1) @[FFTEngine.scala 390:110]
    node _writeDataPre3c_1_im_T_6 = asFixedPoint(_writeDataPre3c_1_im_T_5, 15) @[FFTEngine.scala 390:110]
    node _writeDataPre3c_1_im_T_7 = mux(io.fftMode, _writeDataPre3c_1_im_T_6, fftCalc.io.dataOut3c[1].re) @[FFTEngine.scala 390:102]
    node _writeDataPre3c_1_im_T_8 = mux(_writeDataPre3c_1_im_T, _writeDataPre3c_1_im_T_3, _writeDataPre3c_1_im_T_7) @[FFTEngine.scala 390:49]
    node _writeDataPre3c_1_im_T_9 = mux(procState3c, _writeDataPre3c_1_im_T_8, fftCalc.io.dataOut3c[1].im) @[FFTEngine.scala 390:32]
    writeDataPre3c[1].im <= _writeDataPre3c_1_im_T_9 @[FFTEngine.scala 390:26]
    writeDataPre3c[2] <= fftCalc.io.dataOut3c[2] @[FFTEngine.scala 392:27]
    writeDataPre3c[3] <= fftCalc.io.dataOut3c[3] @[FFTEngine.scala 392:27]
    writeDataPre3c[4] <= fftCalc.io.dataOut3c[4] @[FFTEngine.scala 392:27]
    writeDataPre3c[5] <= fftCalc.io.dataOut3c[5] @[FFTEngine.scala 392:27]
    writeDataPre3c[6] <= fftCalc.io.dataOut3c[6] @[FFTEngine.scala 392:27]
    writeDataPre3c[7] <= fftCalc.io.dataOut3c[7] @[FFTEngine.scala 392:27]
    wire addrInBankSel3c : UInt[8] @[FFTEngine.scala 395:31]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_0_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_0_T_1 = and(kernelState3c, _addrInBankSel3c_0_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_0_T_2 = or(procState3c, _addrInBankSel3c_0_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_0_T_3 = mux(_addrInBankSel3c_0_T_2, addrInBankSelProc3c[0], addrInBankSelKernel3c[0]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[0] <= _addrInBankSel3c_0_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_0_T_4 = mux(procState3c, addrInBankSelProc3c[0], addrInBankSelKernel3c[0]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[0] <= _addrInBankSel3c_0_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_1_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_1_T_1 = and(kernelState3c, _addrInBankSel3c_1_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_1_T_2 = or(procState3c, _addrInBankSel3c_1_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_1_T_3 = mux(_addrInBankSel3c_1_T_2, addrInBankSelProc3c[1], addrInBankSelKernel3c[1]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[1] <= _addrInBankSel3c_1_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_1_T_4 = mux(procState3c, addrInBankSelProc3c[1], addrInBankSelKernel3c[1]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[1] <= _addrInBankSel3c_1_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_2_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_2_T_1 = and(kernelState3c, _addrInBankSel3c_2_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_2_T_2 = or(procState3c, _addrInBankSel3c_2_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_2_T_3 = mux(_addrInBankSel3c_2_T_2, addrInBankSelProc3c[2], addrInBankSelKernel3c[2]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[2] <= _addrInBankSel3c_2_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_2_T_4 = mux(procState3c, addrInBankSelProc3c[2], addrInBankSelKernel3c[2]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[2] <= _addrInBankSel3c_2_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_3_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_3_T_1 = and(kernelState3c, _addrInBankSel3c_3_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_3_T_2 = or(procState3c, _addrInBankSel3c_3_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_3_T_3 = mux(_addrInBankSel3c_3_T_2, addrInBankSelProc3c[3], addrInBankSelKernel3c[3]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[3] <= _addrInBankSel3c_3_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_3_T_4 = mux(procState3c, addrInBankSelProc3c[3], addrInBankSelKernel3c[3]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[3] <= _addrInBankSel3c_3_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_4_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_4_T_1 = and(kernelState3c, _addrInBankSel3c_4_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_4_T_2 = or(procState3c, _addrInBankSel3c_4_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_4_T_3 = mux(_addrInBankSel3c_4_T_2, addrInBankSelProc3c[4], addrInBankSelKernel3c[4]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[4] <= _addrInBankSel3c_4_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_4_T_4 = mux(procState3c, addrInBankSelProc3c[4], addrInBankSelKernel3c[4]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[4] <= _addrInBankSel3c_4_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_5_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_5_T_1 = and(kernelState3c, _addrInBankSel3c_5_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_5_T_2 = or(procState3c, _addrInBankSel3c_5_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_5_T_3 = mux(_addrInBankSel3c_5_T_2, addrInBankSelProc3c[5], addrInBankSelKernel3c[5]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[5] <= _addrInBankSel3c_5_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_5_T_4 = mux(procState3c, addrInBankSelProc3c[5], addrInBankSelKernel3c[5]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[5] <= _addrInBankSel3c_5_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_6_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_6_T_1 = and(kernelState3c, _addrInBankSel3c_6_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_6_T_2 = or(procState3c, _addrInBankSel3c_6_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_6_T_3 = mux(_addrInBankSel3c_6_T_2, addrInBankSelProc3c[6], addrInBankSelKernel3c[6]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[6] <= _addrInBankSel3c_6_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_6_T_4 = mux(procState3c, addrInBankSelProc3c[6], addrInBankSelKernel3c[6]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[6] <= _addrInBankSel3c_6_T_4 @[FFTEngine.scala 400:32]
    when io.fftMode : @[FFTEngine.scala 397:21]
      node _addrInBankSel3c_7_T = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 398:82]
      node _addrInBankSel3c_7_T_1 = and(kernelState3c, _addrInBankSel3c_7_T) @[FFTEngine.scala 398:68]
      node _addrInBankSel3c_7_T_2 = or(procState3c, _addrInBankSel3c_7_T_1) @[FFTEngine.scala 398:51]
      node _addrInBankSel3c_7_T_3 = mux(_addrInBankSel3c_7_T_2, addrInBankSelProc3c[7], addrInBankSelKernel3c[7]) @[FFTEngine.scala 398:38]
      addrInBankSel3c[7] <= _addrInBankSel3c_7_T_3 @[FFTEngine.scala 398:32]
    else :
      node _addrInBankSel3c_7_T_4 = mux(procState3c, addrInBankSelProc3c[7], addrInBankSelKernel3c[7]) @[FFTEngine.scala 400:38]
      addrInBankSel3c[7] <= _addrInBankSel3c_7_T_4 @[FFTEngine.scala 400:32]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_24 = eq(UInt<1>("h0"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_25 = eq(UInt<1>("h0"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_26 = or(_T_24, _T_25) @[FFTEngine.scala 406:49]
      when _T_26 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_0_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[0] <= _io_writeEnableSram0Bank_0_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_0_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_0_T_1 = and(_io_writeEnableSram1Bank_0_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[0] <= _io_writeEnableSram1Bank_0_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[0] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[0] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_0_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[0] <= _io_writeEnableSram0Bank_0_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_0_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_0_T_3 = and(_io_writeEnableSram1Bank_0_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[0] <= _io_writeEnableSram1Bank_0_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_27 = eq(UInt<1>("h1"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_28 = eq(UInt<1>("h1"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_29 = or(_T_27, _T_28) @[FFTEngine.scala 406:49]
      when _T_29 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_1_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[1] <= _io_writeEnableSram0Bank_1_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_1_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_1_T_1 = and(_io_writeEnableSram1Bank_1_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[1] <= _io_writeEnableSram1Bank_1_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[1] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[1] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_1_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[1] <= _io_writeEnableSram0Bank_1_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_1_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_1_T_3 = and(_io_writeEnableSram1Bank_1_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[1] <= _io_writeEnableSram1Bank_1_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_30 = eq(UInt<2>("h2"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_31 = eq(UInt<2>("h2"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_32 = or(_T_30, _T_31) @[FFTEngine.scala 406:49]
      when _T_32 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_2_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[2] <= _io_writeEnableSram0Bank_2_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_2_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_2_T_1 = and(_io_writeEnableSram1Bank_2_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[2] <= _io_writeEnableSram1Bank_2_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[2] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[2] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_2_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[2] <= _io_writeEnableSram0Bank_2_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_2_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_2_T_3 = and(_io_writeEnableSram1Bank_2_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[2] <= _io_writeEnableSram1Bank_2_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_33 = eq(UInt<2>("h3"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_34 = eq(UInt<2>("h3"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_35 = or(_T_33, _T_34) @[FFTEngine.scala 406:49]
      when _T_35 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_3_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[3] <= _io_writeEnableSram0Bank_3_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_3_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_3_T_1 = and(_io_writeEnableSram1Bank_3_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[3] <= _io_writeEnableSram1Bank_3_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[3] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[3] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_3_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[3] <= _io_writeEnableSram0Bank_3_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_3_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_3_T_3 = and(_io_writeEnableSram1Bank_3_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[3] <= _io_writeEnableSram1Bank_3_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_36 = eq(UInt<3>("h4"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_37 = eq(UInt<3>("h4"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_38 = or(_T_36, _T_37) @[FFTEngine.scala 406:49]
      when _T_38 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_4_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[4] <= _io_writeEnableSram0Bank_4_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_4_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_4_T_1 = and(_io_writeEnableSram1Bank_4_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[4] <= _io_writeEnableSram1Bank_4_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[4] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[4] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_4_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[4] <= _io_writeEnableSram0Bank_4_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_4_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_4_T_3 = and(_io_writeEnableSram1Bank_4_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[4] <= _io_writeEnableSram1Bank_4_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_39 = eq(UInt<3>("h5"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_40 = eq(UInt<3>("h5"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_41 = or(_T_39, _T_40) @[FFTEngine.scala 406:49]
      when _T_41 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_5_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[5] <= _io_writeEnableSram0Bank_5_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_5_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_5_T_1 = and(_io_writeEnableSram1Bank_5_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[5] <= _io_writeEnableSram1Bank_5_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[5] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[5] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_5_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[5] <= _io_writeEnableSram0Bank_5_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_5_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_5_T_3 = and(_io_writeEnableSram1Bank_5_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[5] <= _io_writeEnableSram1Bank_5_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_42 = eq(UInt<3>("h6"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_43 = eq(UInt<3>("h6"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_44 = or(_T_42, _T_43) @[FFTEngine.scala 406:49]
      when _T_44 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_6_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[6] <= _io_writeEnableSram0Bank_6_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_6_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_6_T_1 = and(_io_writeEnableSram1Bank_6_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[6] <= _io_writeEnableSram1Bank_6_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[6] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[6] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_6_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[6] <= _io_writeEnableSram0Bank_6_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_6_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_6_T_3 = and(_io_writeEnableSram1Bank_6_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[6] <= _io_writeEnableSram1Bank_6_T_3 @[FFTEngine.scala 415:40]
    when procState3c : @[FFTEngine.scala 405:26]
      node _T_45 = eq(UInt<3>("h7"), addrInBankSelProc3c[0]) @[FFTEngine.scala 406:22]
      node _T_46 = eq(UInt<3>("h7"), addrInBankSelProc3c[1]) @[FFTEngine.scala 406:56]
      node _T_47 = or(_T_45, _T_46) @[FFTEngine.scala 406:49]
      when _T_47 : @[FFTEngine.scala 406:84]
        node _io_writeEnableSram0Bank_7_T = and(srcBuffer, procState3c) @[FFTEngine.scala 407:57]
        io.writeEnableSram0Bank[7] <= _io_writeEnableSram0Bank_7_T @[FFTEngine.scala 407:44]
        node _io_writeEnableSram1Bank_7_T = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 408:47]
        node _io_writeEnableSram1Bank_7_T_1 = and(_io_writeEnableSram1Bank_7_T, procState3c) @[FFTEngine.scala 408:58]
        io.writeEnableSram1Bank[7] <= _io_writeEnableSram1Bank_7_T_1 @[FFTEngine.scala 408:44]
      else :
        io.writeEnableSram0Bank[7] <= UInt<1>("h0") @[FFTEngine.scala 410:44]
        io.writeEnableSram1Bank[7] <= UInt<1>("h0") @[FFTEngine.scala 411:44]
    else :
      node _io_writeEnableSram0Bank_7_T_1 = and(srcBuffer, kernelState3c) @[FFTEngine.scala 414:53]
      io.writeEnableSram0Bank[7] <= _io_writeEnableSram0Bank_7_T_1 @[FFTEngine.scala 414:40]
      node _io_writeEnableSram1Bank_7_T_2 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 415:43]
      node _io_writeEnableSram1Bank_7_T_3 = and(_io_writeEnableSram1Bank_7_T_2, kernelState3c) @[FFTEngine.scala 415:54]
      io.writeEnableSram1Bank[7] <= _io_writeEnableSram1Bank_7_T_3 @[FFTEngine.scala 415:40]
    node _T_48 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_48 : @[FFTEngine.scala 420:26]
      node _T_49 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_49 : @[FFTEngine.scala 421:37]
        node _T_50 = or(addrInBankSel[0], UInt<3>("h0"))
        node _T_51 = bits(_T_50, 2, 0)
        node _io_addrSram0Bank_T = bits(addrIn[0], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_51] <= _io_addrSram0Bank_T @[FFTEngine.scala 422:52]
      else :
        node _T_52 = or(addrInBankSel[0], UInt<3>("h0"))
        node _T_53 = bits(_T_52, 2, 0)
        node _io_addrSram1Bank_T = bits(addrIn[0], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_53] <= _io_addrSram1Bank_T @[FFTEngine.scala 424:52]
    else :
      node _T_54 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 428:32]
      when _T_54 : @[FFTEngine.scala 428:41]
        node _T_55 = or(addrInBankSel[0], UInt<3>("h0"))
        node _T_56 = bits(_T_55, 2, 0)
        node _io_addrSram0Bank_T_1 = bits(addrIn[0], 3, 0) @[FFTEngine.scala 429:68]
        io.addrSram0Bank[_T_56] <= _io_addrSram0Bank_T_1 @[FFTEngine.scala 429:56]
      else :
        node _T_57 = or(addrInBankSel[0], UInt<3>("h0"))
        node _T_58 = bits(_T_57, 2, 0)
        node _io_addrSram1Bank_T_1 = bits(addrIn[0], 3, 0) @[FFTEngine.scala 431:68]
        io.addrSram1Bank[_T_58] <= _io_addrSram1Bank_T_1 @[FFTEngine.scala 431:56]
    node _T_59 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_59 : @[FFTEngine.scala 420:26]
      node _T_60 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_60 : @[FFTEngine.scala 421:37]
        node _T_61 = or(addrInBankSel[1], UInt<3>("h0"))
        node _T_62 = bits(_T_61, 2, 0)
        node _io_addrSram0Bank_T_2 = bits(addrIn[1], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_62] <= _io_addrSram0Bank_T_2 @[FFTEngine.scala 422:52]
      else :
        node _T_63 = or(addrInBankSel[1], UInt<3>("h0"))
        node _T_64 = bits(_T_63, 2, 0)
        node _io_addrSram1Bank_T_2 = bits(addrIn[1], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_64] <= _io_addrSram1Bank_T_2 @[FFTEngine.scala 424:52]
    else :
      node _T_65 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 428:32]
      when _T_65 : @[FFTEngine.scala 428:41]
        node _T_66 = or(addrInBankSel[1], UInt<3>("h0"))
        node _T_67 = bits(_T_66, 2, 0)
        node _io_addrSram0Bank_T_3 = bits(addrIn[1], 3, 0) @[FFTEngine.scala 429:68]
        io.addrSram0Bank[_T_67] <= _io_addrSram0Bank_T_3 @[FFTEngine.scala 429:56]
      else :
        node _T_68 = or(addrInBankSel[1], UInt<3>("h0"))
        node _T_69 = bits(_T_68, 2, 0)
        node _io_addrSram1Bank_T_3 = bits(addrIn[1], 3, 0) @[FFTEngine.scala 431:68]
        io.addrSram1Bank[_T_69] <= _io_addrSram1Bank_T_3 @[FFTEngine.scala 431:56]
    node _T_70 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_70 : @[FFTEngine.scala 420:26]
      node _T_71 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_71 : @[FFTEngine.scala 421:37]
        node _T_72 = or(addrInBankSel[2], UInt<3>("h0"))
        node _T_73 = bits(_T_72, 2, 0)
        node _io_addrSram0Bank_T_4 = bits(addrIn[2], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_73] <= _io_addrSram0Bank_T_4 @[FFTEngine.scala 422:52]
      else :
        node _T_74 = or(addrInBankSel[2], UInt<3>("h0"))
        node _T_75 = bits(_T_74, 2, 0)
        node _io_addrSram1Bank_T_4 = bits(addrIn[2], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_75] <= _io_addrSram1Bank_T_4 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_76 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_76 : @[FFTEngine.scala 420:26]
      node _T_77 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_77 : @[FFTEngine.scala 421:37]
        node _T_78 = or(addrInBankSel[3], UInt<3>("h0"))
        node _T_79 = bits(_T_78, 2, 0)
        node _io_addrSram0Bank_T_5 = bits(addrIn[3], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_79] <= _io_addrSram0Bank_T_5 @[FFTEngine.scala 422:52]
      else :
        node _T_80 = or(addrInBankSel[3], UInt<3>("h0"))
        node _T_81 = bits(_T_80, 2, 0)
        node _io_addrSram1Bank_T_5 = bits(addrIn[3], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_81] <= _io_addrSram1Bank_T_5 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_82 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_82 : @[FFTEngine.scala 420:26]
      node _T_83 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_83 : @[FFTEngine.scala 421:37]
        node _T_84 = or(addrInBankSel[4], UInt<3>("h0"))
        node _T_85 = bits(_T_84, 2, 0)
        node _io_addrSram0Bank_T_6 = bits(addrIn[4], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_85] <= _io_addrSram0Bank_T_6 @[FFTEngine.scala 422:52]
      else :
        node _T_86 = or(addrInBankSel[4], UInt<3>("h0"))
        node _T_87 = bits(_T_86, 2, 0)
        node _io_addrSram1Bank_T_6 = bits(addrIn[4], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_87] <= _io_addrSram1Bank_T_6 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_88 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_88 : @[FFTEngine.scala 420:26]
      node _T_89 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_89 : @[FFTEngine.scala 421:37]
        node _T_90 = or(addrInBankSel[5], UInt<3>("h0"))
        node _T_91 = bits(_T_90, 2, 0)
        node _io_addrSram0Bank_T_7 = bits(addrIn[5], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_91] <= _io_addrSram0Bank_T_7 @[FFTEngine.scala 422:52]
      else :
        node _T_92 = or(addrInBankSel[5], UInt<3>("h0"))
        node _T_93 = bits(_T_92, 2, 0)
        node _io_addrSram1Bank_T_7 = bits(addrIn[5], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_93] <= _io_addrSram1Bank_T_7 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_94 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_94 : @[FFTEngine.scala 420:26]
      node _T_95 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_95 : @[FFTEngine.scala 421:37]
        node _T_96 = or(addrInBankSel[6], UInt<3>("h0"))
        node _T_97 = bits(_T_96, 2, 0)
        node _io_addrSram0Bank_T_8 = bits(addrIn[6], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_97] <= _io_addrSram0Bank_T_8 @[FFTEngine.scala 422:52]
      else :
        node _T_98 = or(addrInBankSel[6], UInt<3>("h0"))
        node _T_99 = bits(_T_98, 2, 0)
        node _io_addrSram1Bank_T_8 = bits(addrIn[6], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_99] <= _io_addrSram1Bank_T_8 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_100 = eq(UInt<1>("h0"), UInt<1>("h0")) @[FFTEngine.scala 420:14]
    when _T_100 : @[FFTEngine.scala 420:26]
      node _T_101 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 421:28]
      when _T_101 : @[FFTEngine.scala 421:37]
        node _T_102 = or(addrInBankSel[7], UInt<3>("h0"))
        node _T_103 = bits(_T_102, 2, 0)
        node _io_addrSram0Bank_T_9 = bits(addrIn[7], 3, 0) @[FFTEngine.scala 422:64]
        io.addrSram0Bank[_T_103] <= _io_addrSram0Bank_T_9 @[FFTEngine.scala 422:52]
      else :
        node _T_104 = or(addrInBankSel[7], UInt<3>("h0"))
        node _T_105 = bits(_T_104, 2, 0)
        node _io_addrSram1Bank_T_9 = bits(addrIn[7], 3, 0) @[FFTEngine.scala 424:64]
        io.addrSram1Bank[_T_105] <= _io_addrSram1Bank_T_9 @[FFTEngine.scala 424:52]
    else :
      skip
    node _T_106 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_106 : @[FFTEngine.scala 438:28]
      node _T_107 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_107 : @[FFTEngine.scala 439:37]
        node _T_108 = or(addrInBankSel3c[0], UInt<3>("h0"))
        node _T_109 = bits(_T_108, 2, 0)
        io.addrSram1Bank[_T_109] <= addrIn3c[0] @[FFTEngine.scala 440:54]
      else :
        node _T_110 = or(addrInBankSel3c[0], UInt<3>("h0"))
        node _T_111 = bits(_T_110, 2, 0)
        io.addrSram0Bank[_T_111] <= addrIn3c[0] @[FFTEngine.scala 442:54]
    else :
      node _T_112 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 446:32]
      when _T_112 : @[FFTEngine.scala 446:41]
        node _T_113 = or(addrInBankSel3c[0], UInt<3>("h0"))
        node _T_114 = bits(_T_113, 2, 0)
        io.addrSram1Bank[_T_114] <= addrIn3c[0] @[FFTEngine.scala 447:58]
      else :
        node _T_115 = or(addrInBankSel3c[0], UInt<3>("h0"))
        node _T_116 = bits(_T_115, 2, 0)
        io.addrSram0Bank[_T_116] <= addrIn3c[0] @[FFTEngine.scala 449:58]
    node _T_117 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_117 : @[FFTEngine.scala 438:28]
      node _T_118 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_118 : @[FFTEngine.scala 439:37]
        node _T_119 = or(addrInBankSel3c[1], UInt<3>("h0"))
        node _T_120 = bits(_T_119, 2, 0)
        io.addrSram1Bank[_T_120] <= addrIn3c[1] @[FFTEngine.scala 440:54]
      else :
        node _T_121 = or(addrInBankSel3c[1], UInt<3>("h0"))
        node _T_122 = bits(_T_121, 2, 0)
        io.addrSram0Bank[_T_122] <= addrIn3c[1] @[FFTEngine.scala 442:54]
    else :
      node _T_123 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 446:32]
      when _T_123 : @[FFTEngine.scala 446:41]
        node _T_124 = or(addrInBankSel3c[1], UInt<3>("h0"))
        node _T_125 = bits(_T_124, 2, 0)
        io.addrSram1Bank[_T_125] <= addrIn3c[1] @[FFTEngine.scala 447:58]
      else :
        node _T_126 = or(addrInBankSel3c[1], UInt<3>("h0"))
        node _T_127 = bits(_T_126, 2, 0)
        io.addrSram0Bank[_T_127] <= addrIn3c[1] @[FFTEngine.scala 449:58]
    node _T_128 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_128 : @[FFTEngine.scala 438:28]
      node _T_129 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_129 : @[FFTEngine.scala 439:37]
        node _T_130 = or(addrInBankSel3c[2], UInt<3>("h0"))
        node _T_131 = bits(_T_130, 2, 0)
        io.addrSram1Bank[_T_131] <= addrIn3c[2] @[FFTEngine.scala 440:54]
      else :
        node _T_132 = or(addrInBankSel3c[2], UInt<3>("h0"))
        node _T_133 = bits(_T_132, 2, 0)
        io.addrSram0Bank[_T_133] <= addrIn3c[2] @[FFTEngine.scala 442:54]
    else :
      skip
    node _T_134 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_134 : @[FFTEngine.scala 438:28]
      node _T_135 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_135 : @[FFTEngine.scala 439:37]
        node _T_136 = or(addrInBankSel3c[3], UInt<3>("h0"))
        node _T_137 = bits(_T_136, 2, 0)
        io.addrSram1Bank[_T_137] <= addrIn3c[3] @[FFTEngine.scala 440:54]
      else :
        node _T_138 = or(addrInBankSel3c[3], UInt<3>("h0"))
        node _T_139 = bits(_T_138, 2, 0)
        io.addrSram0Bank[_T_139] <= addrIn3c[3] @[FFTEngine.scala 442:54]
    else :
      skip
    node _T_140 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_140 : @[FFTEngine.scala 438:28]
      node _T_141 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_141 : @[FFTEngine.scala 439:37]
        node _T_142 = or(addrInBankSel3c[4], UInt<3>("h0"))
        node _T_143 = bits(_T_142, 2, 0)
        io.addrSram1Bank[_T_143] <= addrIn3c[4] @[FFTEngine.scala 440:54]
      else :
        node _T_144 = or(addrInBankSel3c[4], UInt<3>("h0"))
        node _T_145 = bits(_T_144, 2, 0)
        io.addrSram0Bank[_T_145] <= addrIn3c[4] @[FFTEngine.scala 442:54]
    else :
      skip
    node _T_146 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_146 : @[FFTEngine.scala 438:28]
      node _T_147 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_147 : @[FFTEngine.scala 439:37]
        node _T_148 = or(addrInBankSel3c[5], UInt<3>("h0"))
        node _T_149 = bits(_T_148, 2, 0)
        io.addrSram1Bank[_T_149] <= addrIn3c[5] @[FFTEngine.scala 440:54]
      else :
        node _T_150 = or(addrInBankSel3c[5], UInt<3>("h0"))
        node _T_151 = bits(_T_150, 2, 0)
        io.addrSram0Bank[_T_151] <= addrIn3c[5] @[FFTEngine.scala 442:54]
    else :
      skip
    node _T_152 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_152 : @[FFTEngine.scala 438:28]
      node _T_153 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_153 : @[FFTEngine.scala 439:37]
        node _T_154 = or(addrInBankSel3c[6], UInt<3>("h0"))
        node _T_155 = bits(_T_154, 2, 0)
        io.addrSram1Bank[_T_155] <= addrIn3c[6] @[FFTEngine.scala 440:54]
      else :
        node _T_156 = or(addrInBankSel3c[6], UInt<3>("h0"))
        node _T_157 = bits(_T_156, 2, 0)
        io.addrSram0Bank[_T_157] <= addrIn3c[6] @[FFTEngine.scala 442:54]
    else :
      skip
    node _T_158 = eq(procState3c, UInt<1>("h0")) @[FFTEngine.scala 438:14]
    when _T_158 : @[FFTEngine.scala 438:28]
      node _T_159 = eq(srcBuffer, UInt<1>("h0")) @[FFTEngine.scala 439:28]
      when _T_159 : @[FFTEngine.scala 439:37]
        node _T_160 = or(addrInBankSel3c[7], UInt<3>("h0"))
        node _T_161 = bits(_T_160, 2, 0)
        io.addrSram1Bank[_T_161] <= addrIn3c[7] @[FFTEngine.scala 440:54]
      else :
        node _T_162 = or(addrInBankSel3c[7], UInt<3>("h0"))
        node _T_163 = bits(_T_162, 2, 0)
        io.addrSram0Bank[_T_163] <= addrIn3c[7] @[FFTEngine.scala 442:54]
    else :
      skip
    wire writeData3c : { im : Fixed<16><<15>>, re : Fixed<16><<15>>}[8] @[FFTEngine.scala 455:27]
    when sameAddr3c : @[FFTEngine.scala 457:22]
      node _T_164 = eq(phaseCount, UInt<1>("h0")) @[FFTEngine.scala 458:34]
      node _T_165 = and(io.fftMode, _T_164) @[FFTEngine.scala 458:20]
      when _T_165 : @[FFTEngine.scala 458:43]
        writeData3c[0].re <= writeDataPre3c[0].re @[FFTEngine.scala 459:31]
        writeData3c[0].im <= writeDataPre3c[1].re @[FFTEngine.scala 460:31]
        writeData3c[1] <= writeData3c[0] @[FFTEngine.scala 461:28]
      else :
        node _T_166 = eq(io.fftMode, UInt<1>("h0")) @[FFTEngine.scala 462:21]
        node _T_167 = eq(phaseCount, UInt<1>("h1")) @[FFTEngine.scala 462:42]
        node _T_168 = and(_T_166, _T_167) @[FFTEngine.scala 462:28]
        when _T_168 : @[FFTEngine.scala 462:51]
          node _writeData3c_0_re_T = shr(writeDataPre3c[0].re, 1) @[FFTEngine.scala 463:55]
          writeData3c[0].re <= _writeData3c_0_re_T @[FFTEngine.scala 463:31]
          node _writeData3c_0_im_T = shr(writeDataPre3c[1].re, 1) @[FFTEngine.scala 464:55]
          writeData3c[0].im <= _writeData3c_0_im_T @[FFTEngine.scala 464:31]
          writeData3c[1] <= writeData3c[0] @[FFTEngine.scala 465:28]
        else :
          writeData3c[0] <= writeDataPre3c[0] @[FFTEngine.scala 467:28]
          writeData3c[1] <= writeDataPre3c[1] @[FFTEngine.scala 468:28]
    else :
      writeData3c[0] <= writeDataPre3c[0] @[FFTEngine.scala 471:24]
      node _T_169 = eq(phaseCount, UInt<2>("h2")) @[FFTEngine.scala 472:42]
      node _T_170 = and(kernelState3c, _T_169) @[FFTEngine.scala 472:28]
      node _T_171 = eq(addrInBankSel3c[1], UInt<3>("h4")) @[FFTEngine.scala 472:80]
      node _T_172 = and(_T_170, _T_171) @[FFTEngine.scala 472:58]
      node _T_173 = eq(addrIn3c[1], UInt<1>("h1")) @[FFTEngine.scala 472:112]
      node _T_174 = and(_T_172, _T_173) @[FFTEngine.scala 472:97]
      when _T_174 : @[FFTEngine.scala 472:121]
        writeData3c[1].re <= writeDataPre3c[1].re @[FFTEngine.scala 473:31]
        node _writeData3c_1_im_T = sub(asFixedPoint(UInt<1>("h0"), 0), writeDataPre3c[1].im) @[FFTEngine.scala 474:34]
        node _writeData3c_1_im_T_1 = tail(_writeData3c_1_im_T, 1) @[FFTEngine.scala 474:34]
        node _writeData3c_1_im_T_2 = asFixedPoint(_writeData3c_1_im_T_1, 15) @[FFTEngine.scala 474:34]
        writeData3c[1].im <= _writeData3c_1_im_T_2 @[FFTEngine.scala 474:31]
      else :
        writeData3c[1].re <= writeDataPre3c[1].re @[FFTEngine.scala 476:31]
        writeData3c[1].im <= writeDataPre3c[1].im @[FFTEngine.scala 477:31]
    writeData3c[2] <= writeDataPre3c[2] @[FFTEngine.scala 482:24]
    writeData3c[3] <= writeDataPre3c[3] @[FFTEngine.scala 482:24]
    writeData3c[4] <= writeDataPre3c[4] @[FFTEngine.scala 482:24]
    writeData3c[5] <= writeDataPre3c[5] @[FFTEngine.scala 482:24]
    writeData3c[6] <= writeDataPre3c[6] @[FFTEngine.scala 482:24]
    writeData3c[7] <= writeDataPre3c[7] @[FFTEngine.scala 482:24]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_175 = eq(UInt<1>("h0"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_175 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_0_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_0_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_0_T_2 = cat(_io_writeDataSram0Bank_0_T_1, _io_writeDataSram0Bank_0_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_0_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_0_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_0_T_2 = cat(_io_writeDataSram1Bank_0_T_1, _io_writeDataSram1Bank_0_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_176 = eq(UInt<1>("h0"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_176 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_0_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_0_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_0_T_5 = cat(_io_writeDataSram0Bank_0_T_4, _io_writeDataSram0Bank_0_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_0_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_0_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_0_T_5 = cat(_io_writeDataSram1Bank_0_T_4, _io_writeDataSram1Bank_0_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_177 = eq(UInt<1>("h0"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_177 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_8 = cat(_io_writeDataSram0Bank_0_T_7, _io_writeDataSram0Bank_0_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_8 = cat(_io_writeDataSram1Bank_0_T_7, _io_writeDataSram1Bank_0_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_8 @[FFTEngine.scala 498:46]
      node _T_178 = eq(UInt<1>("h0"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_178 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_11 = cat(_io_writeDataSram0Bank_0_T_10, _io_writeDataSram0Bank_0_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_11 = cat(_io_writeDataSram1Bank_0_T_10, _io_writeDataSram1Bank_0_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_11 @[FFTEngine.scala 498:46]
      node _T_179 = eq(UInt<1>("h0"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_179 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_14 = cat(_io_writeDataSram0Bank_0_T_13, _io_writeDataSram0Bank_0_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_14 = cat(_io_writeDataSram1Bank_0_T_13, _io_writeDataSram1Bank_0_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_14 @[FFTEngine.scala 498:46]
      node _T_180 = eq(UInt<1>("h0"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_180 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_17 = cat(_io_writeDataSram0Bank_0_T_16, _io_writeDataSram0Bank_0_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_17 = cat(_io_writeDataSram1Bank_0_T_16, _io_writeDataSram1Bank_0_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_17 @[FFTEngine.scala 498:46]
      node _T_181 = eq(UInt<1>("h0"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_181 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_20 = cat(_io_writeDataSram0Bank_0_T_19, _io_writeDataSram0Bank_0_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_20 = cat(_io_writeDataSram1Bank_0_T_19, _io_writeDataSram1Bank_0_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_20 @[FFTEngine.scala 498:46]
      node _T_182 = eq(UInt<1>("h0"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_182 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_23 = cat(_io_writeDataSram0Bank_0_T_22, _io_writeDataSram0Bank_0_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_23 = cat(_io_writeDataSram1Bank_0_T_22, _io_writeDataSram1Bank_0_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_23 @[FFTEngine.scala 498:46]
      node _T_183 = eq(UInt<1>("h0"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_183 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_26 = cat(_io_writeDataSram0Bank_0_T_25, _io_writeDataSram0Bank_0_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_26 = cat(_io_writeDataSram1Bank_0_T_25, _io_writeDataSram1Bank_0_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_26 @[FFTEngine.scala 498:46]
      node _T_184 = eq(UInt<1>("h0"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_184 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_0_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_0_T_29 = cat(_io_writeDataSram0Bank_0_T_28, _io_writeDataSram0Bank_0_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[0] <= _io_writeDataSram0Bank_0_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_0_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_0_T_29 = cat(_io_writeDataSram1Bank_0_T_28, _io_writeDataSram1Bank_0_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[0] <= _io_writeDataSram1Bank_0_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_185 = eq(UInt<1>("h1"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_185 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_1_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_1_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_1_T_2 = cat(_io_writeDataSram0Bank_1_T_1, _io_writeDataSram0Bank_1_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_1_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_1_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_1_T_2 = cat(_io_writeDataSram1Bank_1_T_1, _io_writeDataSram1Bank_1_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_186 = eq(UInt<1>("h1"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_186 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_1_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_1_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_1_T_5 = cat(_io_writeDataSram0Bank_1_T_4, _io_writeDataSram0Bank_1_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_1_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_1_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_1_T_5 = cat(_io_writeDataSram1Bank_1_T_4, _io_writeDataSram1Bank_1_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_187 = eq(UInt<1>("h1"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_187 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_8 = cat(_io_writeDataSram0Bank_1_T_7, _io_writeDataSram0Bank_1_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_8 = cat(_io_writeDataSram1Bank_1_T_7, _io_writeDataSram1Bank_1_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_8 @[FFTEngine.scala 498:46]
      node _T_188 = eq(UInt<1>("h1"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_188 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_11 = cat(_io_writeDataSram0Bank_1_T_10, _io_writeDataSram0Bank_1_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_11 = cat(_io_writeDataSram1Bank_1_T_10, _io_writeDataSram1Bank_1_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_11 @[FFTEngine.scala 498:46]
      node _T_189 = eq(UInt<1>("h1"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_189 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_14 = cat(_io_writeDataSram0Bank_1_T_13, _io_writeDataSram0Bank_1_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_14 = cat(_io_writeDataSram1Bank_1_T_13, _io_writeDataSram1Bank_1_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_14 @[FFTEngine.scala 498:46]
      node _T_190 = eq(UInt<1>("h1"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_190 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_17 = cat(_io_writeDataSram0Bank_1_T_16, _io_writeDataSram0Bank_1_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_17 = cat(_io_writeDataSram1Bank_1_T_16, _io_writeDataSram1Bank_1_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_17 @[FFTEngine.scala 498:46]
      node _T_191 = eq(UInt<1>("h1"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_191 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_20 = cat(_io_writeDataSram0Bank_1_T_19, _io_writeDataSram0Bank_1_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_20 = cat(_io_writeDataSram1Bank_1_T_19, _io_writeDataSram1Bank_1_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_20 @[FFTEngine.scala 498:46]
      node _T_192 = eq(UInt<1>("h1"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_192 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_23 = cat(_io_writeDataSram0Bank_1_T_22, _io_writeDataSram0Bank_1_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_23 = cat(_io_writeDataSram1Bank_1_T_22, _io_writeDataSram1Bank_1_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_23 @[FFTEngine.scala 498:46]
      node _T_193 = eq(UInt<1>("h1"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_193 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_26 = cat(_io_writeDataSram0Bank_1_T_25, _io_writeDataSram0Bank_1_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_26 = cat(_io_writeDataSram1Bank_1_T_25, _io_writeDataSram1Bank_1_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_26 @[FFTEngine.scala 498:46]
      node _T_194 = eq(UInt<1>("h1"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_194 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_1_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_1_T_29 = cat(_io_writeDataSram0Bank_1_T_28, _io_writeDataSram0Bank_1_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[1] <= _io_writeDataSram0Bank_1_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_1_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_1_T_29 = cat(_io_writeDataSram1Bank_1_T_28, _io_writeDataSram1Bank_1_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[1] <= _io_writeDataSram1Bank_1_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_195 = eq(UInt<2>("h2"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_195 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_2_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_2_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_2_T_2 = cat(_io_writeDataSram0Bank_2_T_1, _io_writeDataSram0Bank_2_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_2_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_2_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_2_T_2 = cat(_io_writeDataSram1Bank_2_T_1, _io_writeDataSram1Bank_2_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_196 = eq(UInt<2>("h2"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_196 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_2_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_2_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_2_T_5 = cat(_io_writeDataSram0Bank_2_T_4, _io_writeDataSram0Bank_2_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_2_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_2_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_2_T_5 = cat(_io_writeDataSram1Bank_2_T_4, _io_writeDataSram1Bank_2_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_197 = eq(UInt<2>("h2"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_197 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_8 = cat(_io_writeDataSram0Bank_2_T_7, _io_writeDataSram0Bank_2_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_8 = cat(_io_writeDataSram1Bank_2_T_7, _io_writeDataSram1Bank_2_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_8 @[FFTEngine.scala 498:46]
      node _T_198 = eq(UInt<2>("h2"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_198 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_11 = cat(_io_writeDataSram0Bank_2_T_10, _io_writeDataSram0Bank_2_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_11 = cat(_io_writeDataSram1Bank_2_T_10, _io_writeDataSram1Bank_2_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_11 @[FFTEngine.scala 498:46]
      node _T_199 = eq(UInt<2>("h2"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_199 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_14 = cat(_io_writeDataSram0Bank_2_T_13, _io_writeDataSram0Bank_2_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_14 = cat(_io_writeDataSram1Bank_2_T_13, _io_writeDataSram1Bank_2_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_14 @[FFTEngine.scala 498:46]
      node _T_200 = eq(UInt<2>("h2"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_200 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_17 = cat(_io_writeDataSram0Bank_2_T_16, _io_writeDataSram0Bank_2_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_17 = cat(_io_writeDataSram1Bank_2_T_16, _io_writeDataSram1Bank_2_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_17 @[FFTEngine.scala 498:46]
      node _T_201 = eq(UInt<2>("h2"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_201 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_20 = cat(_io_writeDataSram0Bank_2_T_19, _io_writeDataSram0Bank_2_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_20 = cat(_io_writeDataSram1Bank_2_T_19, _io_writeDataSram1Bank_2_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_20 @[FFTEngine.scala 498:46]
      node _T_202 = eq(UInt<2>("h2"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_202 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_23 = cat(_io_writeDataSram0Bank_2_T_22, _io_writeDataSram0Bank_2_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_23 = cat(_io_writeDataSram1Bank_2_T_22, _io_writeDataSram1Bank_2_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_23 @[FFTEngine.scala 498:46]
      node _T_203 = eq(UInt<2>("h2"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_203 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_26 = cat(_io_writeDataSram0Bank_2_T_25, _io_writeDataSram0Bank_2_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_26 = cat(_io_writeDataSram1Bank_2_T_25, _io_writeDataSram1Bank_2_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_26 @[FFTEngine.scala 498:46]
      node _T_204 = eq(UInt<2>("h2"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_204 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_2_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_2_T_29 = cat(_io_writeDataSram0Bank_2_T_28, _io_writeDataSram0Bank_2_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[2] <= _io_writeDataSram0Bank_2_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_2_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_2_T_29 = cat(_io_writeDataSram1Bank_2_T_28, _io_writeDataSram1Bank_2_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[2] <= _io_writeDataSram1Bank_2_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_205 = eq(UInt<2>("h3"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_205 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_3_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_3_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_3_T_2 = cat(_io_writeDataSram0Bank_3_T_1, _io_writeDataSram0Bank_3_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_3_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_3_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_3_T_2 = cat(_io_writeDataSram1Bank_3_T_1, _io_writeDataSram1Bank_3_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_206 = eq(UInt<2>("h3"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_206 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_3_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_3_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_3_T_5 = cat(_io_writeDataSram0Bank_3_T_4, _io_writeDataSram0Bank_3_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_3_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_3_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_3_T_5 = cat(_io_writeDataSram1Bank_3_T_4, _io_writeDataSram1Bank_3_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_207 = eq(UInt<2>("h3"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_207 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_8 = cat(_io_writeDataSram0Bank_3_T_7, _io_writeDataSram0Bank_3_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_8 = cat(_io_writeDataSram1Bank_3_T_7, _io_writeDataSram1Bank_3_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_8 @[FFTEngine.scala 498:46]
      node _T_208 = eq(UInt<2>("h3"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_208 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_11 = cat(_io_writeDataSram0Bank_3_T_10, _io_writeDataSram0Bank_3_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_11 = cat(_io_writeDataSram1Bank_3_T_10, _io_writeDataSram1Bank_3_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_11 @[FFTEngine.scala 498:46]
      node _T_209 = eq(UInt<2>("h3"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_209 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_14 = cat(_io_writeDataSram0Bank_3_T_13, _io_writeDataSram0Bank_3_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_14 = cat(_io_writeDataSram1Bank_3_T_13, _io_writeDataSram1Bank_3_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_14 @[FFTEngine.scala 498:46]
      node _T_210 = eq(UInt<2>("h3"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_210 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_17 = cat(_io_writeDataSram0Bank_3_T_16, _io_writeDataSram0Bank_3_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_17 = cat(_io_writeDataSram1Bank_3_T_16, _io_writeDataSram1Bank_3_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_17 @[FFTEngine.scala 498:46]
      node _T_211 = eq(UInt<2>("h3"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_211 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_20 = cat(_io_writeDataSram0Bank_3_T_19, _io_writeDataSram0Bank_3_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_20 = cat(_io_writeDataSram1Bank_3_T_19, _io_writeDataSram1Bank_3_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_20 @[FFTEngine.scala 498:46]
      node _T_212 = eq(UInt<2>("h3"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_212 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_23 = cat(_io_writeDataSram0Bank_3_T_22, _io_writeDataSram0Bank_3_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_23 = cat(_io_writeDataSram1Bank_3_T_22, _io_writeDataSram1Bank_3_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_23 @[FFTEngine.scala 498:46]
      node _T_213 = eq(UInt<2>("h3"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_213 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_26 = cat(_io_writeDataSram0Bank_3_T_25, _io_writeDataSram0Bank_3_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_26 = cat(_io_writeDataSram1Bank_3_T_25, _io_writeDataSram1Bank_3_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_26 @[FFTEngine.scala 498:46]
      node _T_214 = eq(UInt<2>("h3"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_214 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_3_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_3_T_29 = cat(_io_writeDataSram0Bank_3_T_28, _io_writeDataSram0Bank_3_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[3] <= _io_writeDataSram0Bank_3_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_3_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_3_T_29 = cat(_io_writeDataSram1Bank_3_T_28, _io_writeDataSram1Bank_3_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[3] <= _io_writeDataSram1Bank_3_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_215 = eq(UInt<3>("h4"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_215 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_4_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_4_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_4_T_2 = cat(_io_writeDataSram0Bank_4_T_1, _io_writeDataSram0Bank_4_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_4_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_4_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_4_T_2 = cat(_io_writeDataSram1Bank_4_T_1, _io_writeDataSram1Bank_4_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_216 = eq(UInt<3>("h4"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_216 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_4_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_4_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_4_T_5 = cat(_io_writeDataSram0Bank_4_T_4, _io_writeDataSram0Bank_4_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_4_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_4_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_4_T_5 = cat(_io_writeDataSram1Bank_4_T_4, _io_writeDataSram1Bank_4_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_217 = eq(UInt<3>("h4"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_217 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_8 = cat(_io_writeDataSram0Bank_4_T_7, _io_writeDataSram0Bank_4_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_8 = cat(_io_writeDataSram1Bank_4_T_7, _io_writeDataSram1Bank_4_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_8 @[FFTEngine.scala 498:46]
      node _T_218 = eq(UInt<3>("h4"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_218 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_11 = cat(_io_writeDataSram0Bank_4_T_10, _io_writeDataSram0Bank_4_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_11 = cat(_io_writeDataSram1Bank_4_T_10, _io_writeDataSram1Bank_4_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_11 @[FFTEngine.scala 498:46]
      node _T_219 = eq(UInt<3>("h4"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_219 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_14 = cat(_io_writeDataSram0Bank_4_T_13, _io_writeDataSram0Bank_4_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_14 = cat(_io_writeDataSram1Bank_4_T_13, _io_writeDataSram1Bank_4_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_14 @[FFTEngine.scala 498:46]
      node _T_220 = eq(UInt<3>("h4"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_220 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_17 = cat(_io_writeDataSram0Bank_4_T_16, _io_writeDataSram0Bank_4_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_17 = cat(_io_writeDataSram1Bank_4_T_16, _io_writeDataSram1Bank_4_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_17 @[FFTEngine.scala 498:46]
      node _T_221 = eq(UInt<3>("h4"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_221 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_20 = cat(_io_writeDataSram0Bank_4_T_19, _io_writeDataSram0Bank_4_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_20 = cat(_io_writeDataSram1Bank_4_T_19, _io_writeDataSram1Bank_4_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_20 @[FFTEngine.scala 498:46]
      node _T_222 = eq(UInt<3>("h4"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_222 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_23 = cat(_io_writeDataSram0Bank_4_T_22, _io_writeDataSram0Bank_4_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_23 = cat(_io_writeDataSram1Bank_4_T_22, _io_writeDataSram1Bank_4_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_23 @[FFTEngine.scala 498:46]
      node _T_223 = eq(UInt<3>("h4"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_223 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_26 = cat(_io_writeDataSram0Bank_4_T_25, _io_writeDataSram0Bank_4_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_26 = cat(_io_writeDataSram1Bank_4_T_25, _io_writeDataSram1Bank_4_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_26 @[FFTEngine.scala 498:46]
      node _T_224 = eq(UInt<3>("h4"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_224 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_4_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_4_T_29 = cat(_io_writeDataSram0Bank_4_T_28, _io_writeDataSram0Bank_4_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[4] <= _io_writeDataSram0Bank_4_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_4_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_4_T_29 = cat(_io_writeDataSram1Bank_4_T_28, _io_writeDataSram1Bank_4_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[4] <= _io_writeDataSram1Bank_4_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_225 = eq(UInt<3>("h5"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_225 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_5_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_5_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_5_T_2 = cat(_io_writeDataSram0Bank_5_T_1, _io_writeDataSram0Bank_5_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_5_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_5_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_5_T_2 = cat(_io_writeDataSram1Bank_5_T_1, _io_writeDataSram1Bank_5_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_226 = eq(UInt<3>("h5"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_226 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_5_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_5_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_5_T_5 = cat(_io_writeDataSram0Bank_5_T_4, _io_writeDataSram0Bank_5_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_5_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_5_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_5_T_5 = cat(_io_writeDataSram1Bank_5_T_4, _io_writeDataSram1Bank_5_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_227 = eq(UInt<3>("h5"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_227 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_8 = cat(_io_writeDataSram0Bank_5_T_7, _io_writeDataSram0Bank_5_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_8 = cat(_io_writeDataSram1Bank_5_T_7, _io_writeDataSram1Bank_5_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_8 @[FFTEngine.scala 498:46]
      node _T_228 = eq(UInt<3>("h5"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_228 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_11 = cat(_io_writeDataSram0Bank_5_T_10, _io_writeDataSram0Bank_5_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_11 = cat(_io_writeDataSram1Bank_5_T_10, _io_writeDataSram1Bank_5_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_11 @[FFTEngine.scala 498:46]
      node _T_229 = eq(UInt<3>("h5"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_229 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_14 = cat(_io_writeDataSram0Bank_5_T_13, _io_writeDataSram0Bank_5_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_14 = cat(_io_writeDataSram1Bank_5_T_13, _io_writeDataSram1Bank_5_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_14 @[FFTEngine.scala 498:46]
      node _T_230 = eq(UInt<3>("h5"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_230 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_17 = cat(_io_writeDataSram0Bank_5_T_16, _io_writeDataSram0Bank_5_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_17 = cat(_io_writeDataSram1Bank_5_T_16, _io_writeDataSram1Bank_5_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_17 @[FFTEngine.scala 498:46]
      node _T_231 = eq(UInt<3>("h5"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_231 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_20 = cat(_io_writeDataSram0Bank_5_T_19, _io_writeDataSram0Bank_5_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_20 = cat(_io_writeDataSram1Bank_5_T_19, _io_writeDataSram1Bank_5_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_20 @[FFTEngine.scala 498:46]
      node _T_232 = eq(UInt<3>("h5"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_232 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_23 = cat(_io_writeDataSram0Bank_5_T_22, _io_writeDataSram0Bank_5_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_23 = cat(_io_writeDataSram1Bank_5_T_22, _io_writeDataSram1Bank_5_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_23 @[FFTEngine.scala 498:46]
      node _T_233 = eq(UInt<3>("h5"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_233 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_26 = cat(_io_writeDataSram0Bank_5_T_25, _io_writeDataSram0Bank_5_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_26 = cat(_io_writeDataSram1Bank_5_T_25, _io_writeDataSram1Bank_5_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_26 @[FFTEngine.scala 498:46]
      node _T_234 = eq(UInt<3>("h5"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_234 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_5_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_5_T_29 = cat(_io_writeDataSram0Bank_5_T_28, _io_writeDataSram0Bank_5_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[5] <= _io_writeDataSram0Bank_5_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_5_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_5_T_29 = cat(_io_writeDataSram1Bank_5_T_28, _io_writeDataSram1Bank_5_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[5] <= _io_writeDataSram1Bank_5_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_235 = eq(UInt<3>("h6"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_235 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_6_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_6_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_6_T_2 = cat(_io_writeDataSram0Bank_6_T_1, _io_writeDataSram0Bank_6_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_6_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_6_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_6_T_2 = cat(_io_writeDataSram1Bank_6_T_1, _io_writeDataSram1Bank_6_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_236 = eq(UInt<3>("h6"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_236 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_6_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_6_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_6_T_5 = cat(_io_writeDataSram0Bank_6_T_4, _io_writeDataSram0Bank_6_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_6_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_6_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_6_T_5 = cat(_io_writeDataSram1Bank_6_T_4, _io_writeDataSram1Bank_6_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_237 = eq(UInt<3>("h6"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_237 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_8 = cat(_io_writeDataSram0Bank_6_T_7, _io_writeDataSram0Bank_6_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_8 = cat(_io_writeDataSram1Bank_6_T_7, _io_writeDataSram1Bank_6_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_8 @[FFTEngine.scala 498:46]
      node _T_238 = eq(UInt<3>("h6"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_238 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_11 = cat(_io_writeDataSram0Bank_6_T_10, _io_writeDataSram0Bank_6_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_11 = cat(_io_writeDataSram1Bank_6_T_10, _io_writeDataSram1Bank_6_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_11 @[FFTEngine.scala 498:46]
      node _T_239 = eq(UInt<3>("h6"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_239 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_14 = cat(_io_writeDataSram0Bank_6_T_13, _io_writeDataSram0Bank_6_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_14 = cat(_io_writeDataSram1Bank_6_T_13, _io_writeDataSram1Bank_6_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_14 @[FFTEngine.scala 498:46]
      node _T_240 = eq(UInt<3>("h6"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_240 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_17 = cat(_io_writeDataSram0Bank_6_T_16, _io_writeDataSram0Bank_6_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_17 = cat(_io_writeDataSram1Bank_6_T_16, _io_writeDataSram1Bank_6_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_17 @[FFTEngine.scala 498:46]
      node _T_241 = eq(UInt<3>("h6"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_241 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_20 = cat(_io_writeDataSram0Bank_6_T_19, _io_writeDataSram0Bank_6_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_20 = cat(_io_writeDataSram1Bank_6_T_19, _io_writeDataSram1Bank_6_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_20 @[FFTEngine.scala 498:46]
      node _T_242 = eq(UInt<3>("h6"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_242 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_23 = cat(_io_writeDataSram0Bank_6_T_22, _io_writeDataSram0Bank_6_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_23 = cat(_io_writeDataSram1Bank_6_T_22, _io_writeDataSram1Bank_6_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_23 @[FFTEngine.scala 498:46]
      node _T_243 = eq(UInt<3>("h6"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_243 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_26 = cat(_io_writeDataSram0Bank_6_T_25, _io_writeDataSram0Bank_6_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_26 = cat(_io_writeDataSram1Bank_6_T_25, _io_writeDataSram1Bank_6_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_26 @[FFTEngine.scala 498:46]
      node _T_244 = eq(UInt<3>("h6"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_244 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_6_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_6_T_29 = cat(_io_writeDataSram0Bank_6_T_28, _io_writeDataSram0Bank_6_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[6] <= _io_writeDataSram0Bank_6_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_6_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_6_T_29 = cat(_io_writeDataSram1Bank_6_T_28, _io_writeDataSram1Bank_6_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[6] <= _io_writeDataSram1Bank_6_T_29 @[FFTEngine.scala 498:46]
    when procState3c : @[FFTEngine.scala 486:26]
      node _T_245 = eq(UInt<3>("h7"), addrInBankSel3c[0]) @[FFTEngine.scala 487:22]
      when _T_245 : @[FFTEngine.scala 487:46]
        node _io_writeDataSram0Bank_7_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_7_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 488:60]
        node _io_writeDataSram0Bank_7_T_2 = cat(_io_writeDataSram0Bank_7_T_1, _io_writeDataSram0Bank_7_T) @[FFTEngine.scala 488:60]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_2 @[FFTEngine.scala 488:42]
        node _io_writeDataSram1Bank_7_T = asUInt(writeData3c[0].re) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_7_T_1 = asUInt(writeData3c[0].im) @[FFTEngine.scala 489:60]
        node _io_writeDataSram1Bank_7_T_2 = cat(_io_writeDataSram1Bank_7_T_1, _io_writeDataSram1Bank_7_T) @[FFTEngine.scala 489:60]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_2 @[FFTEngine.scala 489:42]
      else :
        node _T_246 = eq(UInt<3>("h7"), addrInBankSel3c[1]) @[FFTEngine.scala 490:29]
        when _T_246 : @[FFTEngine.scala 490:53]
          node _io_writeDataSram0Bank_7_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_7_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 491:60]
          node _io_writeDataSram0Bank_7_T_5 = cat(_io_writeDataSram0Bank_7_T_4, _io_writeDataSram0Bank_7_T_3) @[FFTEngine.scala 491:60]
          io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_5 @[FFTEngine.scala 491:42]
          node _io_writeDataSram1Bank_7_T_3 = asUInt(writeData3c[1].re) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_7_T_4 = asUInt(writeData3c[1].im) @[FFTEngine.scala 492:60]
          node _io_writeDataSram1Bank_7_T_5 = cat(_io_writeDataSram1Bank_7_T_4, _io_writeDataSram1Bank_7_T_3) @[FFTEngine.scala 492:60]
          io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_5 @[FFTEngine.scala 492:42]
    else :
      node _T_247 = eq(UInt<3>("h7"), addrInBankSel3c[0]) @[FFTEngine.scala 496:26]
      when _T_247 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_8 = cat(_io_writeDataSram0Bank_7_T_7, _io_writeDataSram0Bank_7_T_6) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_8 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_6 = asUInt(writeData3c[0].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_7 = asUInt(writeData3c[0].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_8 = cat(_io_writeDataSram1Bank_7_T_7, _io_writeDataSram1Bank_7_T_6) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_8 @[FFTEngine.scala 498:46]
      node _T_248 = eq(UInt<3>("h7"), addrInBankSel3c[1]) @[FFTEngine.scala 496:26]
      when _T_248 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_11 = cat(_io_writeDataSram0Bank_7_T_10, _io_writeDataSram0Bank_7_T_9) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_11 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_9 = asUInt(writeData3c[1].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_10 = asUInt(writeData3c[1].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_11 = cat(_io_writeDataSram1Bank_7_T_10, _io_writeDataSram1Bank_7_T_9) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_11 @[FFTEngine.scala 498:46]
      node _T_249 = eq(UInt<3>("h7"), addrInBankSel3c[2]) @[FFTEngine.scala 496:26]
      when _T_249 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_14 = cat(_io_writeDataSram0Bank_7_T_13, _io_writeDataSram0Bank_7_T_12) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_14 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_12 = asUInt(writeData3c[2].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_13 = asUInt(writeData3c[2].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_14 = cat(_io_writeDataSram1Bank_7_T_13, _io_writeDataSram1Bank_7_T_12) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_14 @[FFTEngine.scala 498:46]
      node _T_250 = eq(UInt<3>("h7"), addrInBankSel3c[3]) @[FFTEngine.scala 496:26]
      when _T_250 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_17 = cat(_io_writeDataSram0Bank_7_T_16, _io_writeDataSram0Bank_7_T_15) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_17 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_15 = asUInt(writeData3c[3].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_16 = asUInt(writeData3c[3].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_17 = cat(_io_writeDataSram1Bank_7_T_16, _io_writeDataSram1Bank_7_T_15) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_17 @[FFTEngine.scala 498:46]
      node _T_251 = eq(UInt<3>("h7"), addrInBankSel3c[4]) @[FFTEngine.scala 496:26]
      when _T_251 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_20 = cat(_io_writeDataSram0Bank_7_T_19, _io_writeDataSram0Bank_7_T_18) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_20 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_18 = asUInt(writeData3c[4].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_19 = asUInt(writeData3c[4].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_20 = cat(_io_writeDataSram1Bank_7_T_19, _io_writeDataSram1Bank_7_T_18) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_20 @[FFTEngine.scala 498:46]
      node _T_252 = eq(UInt<3>("h7"), addrInBankSel3c[5]) @[FFTEngine.scala 496:26]
      when _T_252 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_23 = cat(_io_writeDataSram0Bank_7_T_22, _io_writeDataSram0Bank_7_T_21) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_23 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_21 = asUInt(writeData3c[5].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_22 = asUInt(writeData3c[5].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_23 = cat(_io_writeDataSram1Bank_7_T_22, _io_writeDataSram1Bank_7_T_21) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_23 @[FFTEngine.scala 498:46]
      node _T_253 = eq(UInt<3>("h7"), addrInBankSel3c[6]) @[FFTEngine.scala 496:26]
      when _T_253 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_26 = cat(_io_writeDataSram0Bank_7_T_25, _io_writeDataSram0Bank_7_T_24) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_26 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_24 = asUInt(writeData3c[6].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_25 = asUInt(writeData3c[6].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_26 = cat(_io_writeDataSram1Bank_7_T_25, _io_writeDataSram1Bank_7_T_24) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_26 @[FFTEngine.scala 498:46]
      node _T_254 = eq(UInt<3>("h7"), addrInBankSel3c[7]) @[FFTEngine.scala 496:26]
      when _T_254 : @[FFTEngine.scala 496:50]
        node _io_writeDataSram0Bank_7_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 497:64]
        node _io_writeDataSram0Bank_7_T_29 = cat(_io_writeDataSram0Bank_7_T_28, _io_writeDataSram0Bank_7_T_27) @[FFTEngine.scala 497:64]
        io.writeDataSram0Bank[7] <= _io_writeDataSram0Bank_7_T_29 @[FFTEngine.scala 497:46]
        node _io_writeDataSram1Bank_7_T_27 = asUInt(writeData3c[7].re) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_28 = asUInt(writeData3c[7].im) @[FFTEngine.scala 498:64]
        node _io_writeDataSram1Bank_7_T_29 = cat(_io_writeDataSram1Bank_7_T_28, _io_writeDataSram1Bank_7_T_27) @[FFTEngine.scala 498:64]
        io.writeDataSram1Bank[7] <= _io_writeDataSram1Bank_7_T_29 @[FFTEngine.scala 498:46]
    node donePre = eq(stateReg, UInt<3>("h7")) @[FFTEngine.scala 504:29]
    reg fftDoneReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[FFTEngine.scala 505:29]
    fftDoneReg <= donePre @[FFTEngine.scala 505:29]
    io.fftDone <= fftDoneReg @[FFTEngine.scala 506:16]

  module FFTSram :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTSram_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip readEnable : UInt<1>, flip writeEnable : UInt<1>, flip addr : UInt<4>, flip dataIn : UInt<32>, dataOut : UInt<32>}

    smem mem : UInt<32> [16] @[FFTSram.scala 16:24]
    io.dataOut is invalid @[FFTSram.scala 17:14]
    when io.readEnable : @[FFTSram.scala 18:23]
      infer mport rdwrPort = mem[io.addr], clock @[FFTSram.scala 19:23]
      when io.writeEnable : @[FFTSram.scala 20:27]
        rdwrPort <= io.dataIn @[FFTSram.scala 20:38]
      else :
        io.dataOut <= rdwrPort @[FFTSram.scala 21:34]

  module FFTTop :
    input clock : Clock
    input reset : UInt<1>
    output io : { fftDone : UInt<1>, flip fftEngineKick : UInt<1>, flip fftMode : UInt<1>, flip fftRShiftP0 : UInt<1>[3], flip externalMode : UInt<1>, readDataSram0Bank : UInt<32>[8], readDataSram1Bank : UInt<32>[8], flip readEnableSram0Bank : UInt<1>[8], flip readEnableSram1Bank : UInt<1>[8], flip writeDataSram0Bank : UInt<32>[8], flip writeDataSram1Bank : UInt<32>[8], flip writeEnableSram0Bank : UInt<1>[8], flip writeEnableSram1Bank : UInt<1>[8], flip addrSram0Bank : UInt<4>[8], flip addrSram1Bank : UInt<4>[8]}

    inst fftEngine of FFTEngine @[FFTTop.scala 31:27]
    fftEngine.clock <= clock
    fftEngine.reset <= reset
    inst fftSram0_0 of FFTSram @[FFTTop.scala 32:62]
    fftSram0_0.clock <= clock
    fftSram0_0.reset <= reset
    inst fftSram0_1 of FFTSram_1 @[FFTTop.scala 32:62]
    fftSram0_1.clock <= clock
    fftSram0_1.reset <= reset
    inst fftSram0_2 of FFTSram_2 @[FFTTop.scala 32:62]
    fftSram0_2.clock <= clock
    fftSram0_2.reset <= reset
    inst fftSram0_3 of FFTSram_3 @[FFTTop.scala 32:62]
    fftSram0_3.clock <= clock
    fftSram0_3.reset <= reset
    inst fftSram0_4 of FFTSram_4 @[FFTTop.scala 32:62]
    fftSram0_4.clock <= clock
    fftSram0_4.reset <= reset
    inst fftSram0_5 of FFTSram_5 @[FFTTop.scala 32:62]
    fftSram0_5.clock <= clock
    fftSram0_5.reset <= reset
    inst fftSram0_6 of FFTSram_6 @[FFTTop.scala 32:62]
    fftSram0_6.clock <= clock
    fftSram0_6.reset <= reset
    inst fftSram0_7 of FFTSram_7 @[FFTTop.scala 32:62]
    fftSram0_7.clock <= clock
    fftSram0_7.reset <= reset
    inst fftSram1_0 of FFTSram_8 @[FFTTop.scala 33:62]
    fftSram1_0.clock <= clock
    fftSram1_0.reset <= reset
    inst fftSram1_1 of FFTSram_9 @[FFTTop.scala 33:62]
    fftSram1_1.clock <= clock
    fftSram1_1.reset <= reset
    inst fftSram1_2 of FFTSram_10 @[FFTTop.scala 33:62]
    fftSram1_2.clock <= clock
    fftSram1_2.reset <= reset
    inst fftSram1_3 of FFTSram_11 @[FFTTop.scala 33:62]
    fftSram1_3.clock <= clock
    fftSram1_3.reset <= reset
    inst fftSram1_4 of FFTSram_12 @[FFTTop.scala 33:62]
    fftSram1_4.clock <= clock
    fftSram1_4.reset <= reset
    inst fftSram1_5 of FFTSram_13 @[FFTTop.scala 33:62]
    fftSram1_5.clock <= clock
    fftSram1_5.reset <= reset
    inst fftSram1_6 of FFTSram_14 @[FFTTop.scala 33:62]
    fftSram1_6.clock <= clock
    fftSram1_6.reset <= reset
    inst fftSram1_7 of FFTSram_15 @[FFTTop.scala 33:62]
    fftSram1_7.clock <= clock
    fftSram1_7.reset <= reset
    fftEngine.io.readDataSram0Bank[0] <= fftSram0_0.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[0] <= fftSram1_0.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[0] <= fftSram0_0.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[0] <= fftSram1_0.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_0_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[0], fftEngine.io.readEnableSram0Bank[0]) @[FFTTop.scala 40:41]
    fftSram0_0.io.readEnable <= _fftSram0_0_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_0_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[0], fftEngine.io.readEnableSram1Bank[0]) @[FFTTop.scala 41:41]
    fftSram1_0.io.readEnable <= _fftSram1_0_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_0_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[0], fftEngine.io.writeDataSram0Bank[0]) @[FFTTop.scala 42:37]
    fftSram0_0.io.dataIn <= _fftSram0_0_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_0_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[0], fftEngine.io.writeDataSram1Bank[0]) @[FFTTop.scala 43:37]
    fftSram1_0.io.dataIn <= _fftSram1_0_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_0_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[0], fftEngine.io.writeEnableSram0Bank[0]) @[FFTTop.scala 44:42]
    fftSram0_0.io.writeEnable <= _fftSram0_0_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_0_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[0], fftEngine.io.writeEnableSram1Bank[0]) @[FFTTop.scala 45:42]
    fftSram1_0.io.writeEnable <= _fftSram1_0_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_0_io_addr_T = mux(io.externalMode, io.addrSram0Bank[0], fftEngine.io.addrSram0Bank[0]) @[FFTTop.scala 46:35]
    fftSram0_0.io.addr <= _fftSram0_0_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_0_io_addr_T = mux(io.externalMode, io.addrSram1Bank[0], fftEngine.io.addrSram1Bank[0]) @[FFTTop.scala 47:35]
    fftSram1_0.io.addr <= _fftSram1_0_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[1] <= fftSram0_1.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[1] <= fftSram1_1.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[1] <= fftSram0_1.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[1] <= fftSram1_1.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_1_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[1], fftEngine.io.readEnableSram0Bank[1]) @[FFTTop.scala 40:41]
    fftSram0_1.io.readEnable <= _fftSram0_1_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_1_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[1], fftEngine.io.readEnableSram1Bank[1]) @[FFTTop.scala 41:41]
    fftSram1_1.io.readEnable <= _fftSram1_1_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_1_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[1], fftEngine.io.writeDataSram0Bank[1]) @[FFTTop.scala 42:37]
    fftSram0_1.io.dataIn <= _fftSram0_1_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_1_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[1], fftEngine.io.writeDataSram1Bank[1]) @[FFTTop.scala 43:37]
    fftSram1_1.io.dataIn <= _fftSram1_1_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_1_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[1], fftEngine.io.writeEnableSram0Bank[1]) @[FFTTop.scala 44:42]
    fftSram0_1.io.writeEnable <= _fftSram0_1_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_1_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[1], fftEngine.io.writeEnableSram1Bank[1]) @[FFTTop.scala 45:42]
    fftSram1_1.io.writeEnable <= _fftSram1_1_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_1_io_addr_T = mux(io.externalMode, io.addrSram0Bank[1], fftEngine.io.addrSram0Bank[1]) @[FFTTop.scala 46:35]
    fftSram0_1.io.addr <= _fftSram0_1_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_1_io_addr_T = mux(io.externalMode, io.addrSram1Bank[1], fftEngine.io.addrSram1Bank[1]) @[FFTTop.scala 47:35]
    fftSram1_1.io.addr <= _fftSram1_1_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[2] <= fftSram0_2.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[2] <= fftSram1_2.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[2] <= fftSram0_2.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[2] <= fftSram1_2.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_2_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[2], fftEngine.io.readEnableSram0Bank[2]) @[FFTTop.scala 40:41]
    fftSram0_2.io.readEnable <= _fftSram0_2_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_2_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[2], fftEngine.io.readEnableSram1Bank[2]) @[FFTTop.scala 41:41]
    fftSram1_2.io.readEnable <= _fftSram1_2_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_2_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[2], fftEngine.io.writeDataSram0Bank[2]) @[FFTTop.scala 42:37]
    fftSram0_2.io.dataIn <= _fftSram0_2_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_2_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[2], fftEngine.io.writeDataSram1Bank[2]) @[FFTTop.scala 43:37]
    fftSram1_2.io.dataIn <= _fftSram1_2_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_2_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[2], fftEngine.io.writeEnableSram0Bank[2]) @[FFTTop.scala 44:42]
    fftSram0_2.io.writeEnable <= _fftSram0_2_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_2_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[2], fftEngine.io.writeEnableSram1Bank[2]) @[FFTTop.scala 45:42]
    fftSram1_2.io.writeEnable <= _fftSram1_2_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_2_io_addr_T = mux(io.externalMode, io.addrSram0Bank[2], fftEngine.io.addrSram0Bank[2]) @[FFTTop.scala 46:35]
    fftSram0_2.io.addr <= _fftSram0_2_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_2_io_addr_T = mux(io.externalMode, io.addrSram1Bank[2], fftEngine.io.addrSram1Bank[2]) @[FFTTop.scala 47:35]
    fftSram1_2.io.addr <= _fftSram1_2_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[3] <= fftSram0_3.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[3] <= fftSram1_3.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[3] <= fftSram0_3.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[3] <= fftSram1_3.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_3_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[3], fftEngine.io.readEnableSram0Bank[3]) @[FFTTop.scala 40:41]
    fftSram0_3.io.readEnable <= _fftSram0_3_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_3_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[3], fftEngine.io.readEnableSram1Bank[3]) @[FFTTop.scala 41:41]
    fftSram1_3.io.readEnable <= _fftSram1_3_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_3_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[3], fftEngine.io.writeDataSram0Bank[3]) @[FFTTop.scala 42:37]
    fftSram0_3.io.dataIn <= _fftSram0_3_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_3_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[3], fftEngine.io.writeDataSram1Bank[3]) @[FFTTop.scala 43:37]
    fftSram1_3.io.dataIn <= _fftSram1_3_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_3_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[3], fftEngine.io.writeEnableSram0Bank[3]) @[FFTTop.scala 44:42]
    fftSram0_3.io.writeEnable <= _fftSram0_3_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_3_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[3], fftEngine.io.writeEnableSram1Bank[3]) @[FFTTop.scala 45:42]
    fftSram1_3.io.writeEnable <= _fftSram1_3_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_3_io_addr_T = mux(io.externalMode, io.addrSram0Bank[3], fftEngine.io.addrSram0Bank[3]) @[FFTTop.scala 46:35]
    fftSram0_3.io.addr <= _fftSram0_3_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_3_io_addr_T = mux(io.externalMode, io.addrSram1Bank[3], fftEngine.io.addrSram1Bank[3]) @[FFTTop.scala 47:35]
    fftSram1_3.io.addr <= _fftSram1_3_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[4] <= fftSram0_4.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[4] <= fftSram1_4.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[4] <= fftSram0_4.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[4] <= fftSram1_4.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_4_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[4], fftEngine.io.readEnableSram0Bank[4]) @[FFTTop.scala 40:41]
    fftSram0_4.io.readEnable <= _fftSram0_4_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_4_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[4], fftEngine.io.readEnableSram1Bank[4]) @[FFTTop.scala 41:41]
    fftSram1_4.io.readEnable <= _fftSram1_4_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_4_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[4], fftEngine.io.writeDataSram0Bank[4]) @[FFTTop.scala 42:37]
    fftSram0_4.io.dataIn <= _fftSram0_4_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_4_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[4], fftEngine.io.writeDataSram1Bank[4]) @[FFTTop.scala 43:37]
    fftSram1_4.io.dataIn <= _fftSram1_4_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_4_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[4], fftEngine.io.writeEnableSram0Bank[4]) @[FFTTop.scala 44:42]
    fftSram0_4.io.writeEnable <= _fftSram0_4_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_4_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[4], fftEngine.io.writeEnableSram1Bank[4]) @[FFTTop.scala 45:42]
    fftSram1_4.io.writeEnable <= _fftSram1_4_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_4_io_addr_T = mux(io.externalMode, io.addrSram0Bank[4], fftEngine.io.addrSram0Bank[4]) @[FFTTop.scala 46:35]
    fftSram0_4.io.addr <= _fftSram0_4_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_4_io_addr_T = mux(io.externalMode, io.addrSram1Bank[4], fftEngine.io.addrSram1Bank[4]) @[FFTTop.scala 47:35]
    fftSram1_4.io.addr <= _fftSram1_4_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[5] <= fftSram0_5.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[5] <= fftSram1_5.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[5] <= fftSram0_5.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[5] <= fftSram1_5.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_5_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[5], fftEngine.io.readEnableSram0Bank[5]) @[FFTTop.scala 40:41]
    fftSram0_5.io.readEnable <= _fftSram0_5_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_5_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[5], fftEngine.io.readEnableSram1Bank[5]) @[FFTTop.scala 41:41]
    fftSram1_5.io.readEnable <= _fftSram1_5_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_5_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[5], fftEngine.io.writeDataSram0Bank[5]) @[FFTTop.scala 42:37]
    fftSram0_5.io.dataIn <= _fftSram0_5_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_5_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[5], fftEngine.io.writeDataSram1Bank[5]) @[FFTTop.scala 43:37]
    fftSram1_5.io.dataIn <= _fftSram1_5_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_5_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[5], fftEngine.io.writeEnableSram0Bank[5]) @[FFTTop.scala 44:42]
    fftSram0_5.io.writeEnable <= _fftSram0_5_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_5_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[5], fftEngine.io.writeEnableSram1Bank[5]) @[FFTTop.scala 45:42]
    fftSram1_5.io.writeEnable <= _fftSram1_5_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_5_io_addr_T = mux(io.externalMode, io.addrSram0Bank[5], fftEngine.io.addrSram0Bank[5]) @[FFTTop.scala 46:35]
    fftSram0_5.io.addr <= _fftSram0_5_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_5_io_addr_T = mux(io.externalMode, io.addrSram1Bank[5], fftEngine.io.addrSram1Bank[5]) @[FFTTop.scala 47:35]
    fftSram1_5.io.addr <= _fftSram1_5_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[6] <= fftSram0_6.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[6] <= fftSram1_6.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[6] <= fftSram0_6.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[6] <= fftSram1_6.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_6_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[6], fftEngine.io.readEnableSram0Bank[6]) @[FFTTop.scala 40:41]
    fftSram0_6.io.readEnable <= _fftSram0_6_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_6_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[6], fftEngine.io.readEnableSram1Bank[6]) @[FFTTop.scala 41:41]
    fftSram1_6.io.readEnable <= _fftSram1_6_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_6_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[6], fftEngine.io.writeDataSram0Bank[6]) @[FFTTop.scala 42:37]
    fftSram0_6.io.dataIn <= _fftSram0_6_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_6_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[6], fftEngine.io.writeDataSram1Bank[6]) @[FFTTop.scala 43:37]
    fftSram1_6.io.dataIn <= _fftSram1_6_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_6_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[6], fftEngine.io.writeEnableSram0Bank[6]) @[FFTTop.scala 44:42]
    fftSram0_6.io.writeEnable <= _fftSram0_6_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_6_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[6], fftEngine.io.writeEnableSram1Bank[6]) @[FFTTop.scala 45:42]
    fftSram1_6.io.writeEnable <= _fftSram1_6_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_6_io_addr_T = mux(io.externalMode, io.addrSram0Bank[6], fftEngine.io.addrSram0Bank[6]) @[FFTTop.scala 46:35]
    fftSram0_6.io.addr <= _fftSram0_6_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_6_io_addr_T = mux(io.externalMode, io.addrSram1Bank[6], fftEngine.io.addrSram1Bank[6]) @[FFTTop.scala 47:35]
    fftSram1_6.io.addr <= _fftSram1_6_io_addr_T @[FFTTop.scala 47:29]
    fftEngine.io.readDataSram0Bank[7] <= fftSram0_7.io.dataOut @[FFTTop.scala 35:43]
    fftEngine.io.readDataSram1Bank[7] <= fftSram1_7.io.dataOut @[FFTTop.scala 36:43]
    io.readDataSram0Bank[7] <= fftSram0_7.io.dataOut @[FFTTop.scala 37:33]
    io.readDataSram1Bank[7] <= fftSram1_7.io.dataOut @[FFTTop.scala 38:33]
    node _fftSram0_7_io_readEnable_T = mux(io.externalMode, io.readEnableSram0Bank[7], fftEngine.io.readEnableSram0Bank[7]) @[FFTTop.scala 40:41]
    fftSram0_7.io.readEnable <= _fftSram0_7_io_readEnable_T @[FFTTop.scala 40:35]
    node _fftSram1_7_io_readEnable_T = mux(io.externalMode, io.readEnableSram1Bank[7], fftEngine.io.readEnableSram1Bank[7]) @[FFTTop.scala 41:41]
    fftSram1_7.io.readEnable <= _fftSram1_7_io_readEnable_T @[FFTTop.scala 41:35]
    node _fftSram0_7_io_dataIn_T = mux(io.externalMode, io.writeDataSram0Bank[7], fftEngine.io.writeDataSram0Bank[7]) @[FFTTop.scala 42:37]
    fftSram0_7.io.dataIn <= _fftSram0_7_io_dataIn_T @[FFTTop.scala 42:31]
    node _fftSram1_7_io_dataIn_T = mux(io.externalMode, io.writeDataSram1Bank[7], fftEngine.io.writeDataSram1Bank[7]) @[FFTTop.scala 43:37]
    fftSram1_7.io.dataIn <= _fftSram1_7_io_dataIn_T @[FFTTop.scala 43:31]
    node _fftSram0_7_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram0Bank[7], fftEngine.io.writeEnableSram0Bank[7]) @[FFTTop.scala 44:42]
    fftSram0_7.io.writeEnable <= _fftSram0_7_io_writeEnable_T @[FFTTop.scala 44:36]
    node _fftSram1_7_io_writeEnable_T = mux(io.externalMode, io.writeEnableSram1Bank[7], fftEngine.io.writeEnableSram1Bank[7]) @[FFTTop.scala 45:42]
    fftSram1_7.io.writeEnable <= _fftSram1_7_io_writeEnable_T @[FFTTop.scala 45:36]
    node _fftSram0_7_io_addr_T = mux(io.externalMode, io.addrSram0Bank[7], fftEngine.io.addrSram0Bank[7]) @[FFTTop.scala 46:35]
    fftSram0_7.io.addr <= _fftSram0_7_io_addr_T @[FFTTop.scala 46:29]
    node _fftSram1_7_io_addr_T = mux(io.externalMode, io.addrSram1Bank[7], fftEngine.io.addrSram1Bank[7]) @[FFTTop.scala 47:35]
    fftSram1_7.io.addr <= _fftSram1_7_io_addr_T @[FFTTop.scala 47:29]
    io.fftDone <= fftEngine.io.fftDone @[FFTTop.scala 49:16]
    fftEngine.io.fftEngineKick <= io.fftEngineKick @[FFTTop.scala 50:32]
    fftEngine.io.fftMode <= io.fftMode @[FFTTop.scala 51:26]
    fftEngine.io.fftRShiftP0[0] <= io.fftRShiftP0[0] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[1] <= io.fftRShiftP0[1] @[FFTTop.scala 52:30]
    fftEngine.io.fftRShiftP0[2] <= io.fftRShiftP0[2] @[FFTTop.scala 52:30]

