{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663035124472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663035124472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 23:12:04 2022 " "Processing started: Mon Sep 12 23:12:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663035124472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663035124472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663035124472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1663035124914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod3x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod3x8 " "Found entity 1: decod3x8" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_edge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d_edge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_edge " "Found entity 1: flip_flop_D_edge" {  } { { "flip_flop_D_edge.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_D_edge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "register_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bits " "Found entity 1: and_8bits" {  } { { "and_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/and_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bits " "Found entity 1: or_8bits" {  } { { "or_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/or_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file not_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 not_8bits " "Found entity 1: not_8bits" {  } { { "not_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/not_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8bits " "Found entity 1: mux4x1_8bits" {  } { { "mux4x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bits " "Found entity 1: mux8x1_8bits" {  } { { "mux8x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ahmes_alu " "Found entity 1: ahmes_alu" {  } { { "ahmes_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bits " "Found entity 1: mux2x1_8bits" {  } { { "mux2x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes " "Found entity 1: Ahmes" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "zero_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/zero_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1_8bitsa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1_8bitsa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1_8bitsa " "Found entity 1: mux16x1_8bitsa" {  } { { "mux16x1_8bitsa.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gnd_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gnd_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_8bits " "Found entity 1: gnd_8bits" {  } { { "gnd_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/gnd_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_work.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_work " "Found entity 1: final_work" {  } { { "final_work.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_check " "Found entity 1: overflow_check" {  } { { "overflow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/overflow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_check " "Found entity 1: carry_check" {  } { { "carry_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/carry_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_neg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_neg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_neg " "Found entity 1: add_sub_neg" {  } { { "add_sub_neg.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/add_sub_neg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file negative_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 negative_check " "Found entity 1: negative_check" {  } { { "negative_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/negative_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file borrow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 borrow_check " "Found entity 1: borrow_check" {  } { { "borrow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/borrow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E " "Found entity 1: latch_SR_E" {  } { { "latch_SR_E.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR " "Found entity 1: latch_SR" {  } { { "latch_SR.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "latch_D.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xx " "Found entity 1: xx" {  } { { "xx.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/xx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_sr " "Found entity 1: latch_SR_sr" {  } { { "latch_SR_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E_sr " "Found entity 1: latch_SR_E_sr" {  } { { "latch_SR_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_sr " "Found entity 1: latch_D_sr" {  } { { "latch_D_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_sr " "Found entity 1: flip_flop_sr" {  } { { "flip_flop_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_E_sr " "Found entity 1: flip_flop_E_sr" {  } { { "flip_flop_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125112 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_with_reset/latch_SR.bdf " "Can't analyze file -- file latch_with_reset/latch_SR.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1663035125118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_reset " "Found entity 1: latch_SR_reset" {  } { { "latch_SR_reset.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bits " "Found entity 1: reg_8_bits" {  } { { "reg_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/reg_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 neander_alu " "Found entity 1: neander_alu" {  } { { "neander_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div25_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_div25_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div25_select " "Found entity 1: freq_div25_select" {  } { { "freq_div25_select.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1_port " "Found entity 1: RAM_1_port" {  } { { "RAM_1_port.v" "" { Text "D:/Github/digital_circuits_processor1/RAM_1_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-circ1 " "Found design unit 1: memoria-circ1" {  } { { "teste.vhd" "" { Text "D:/Github/digital_circuits_processor1/teste.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125506 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "teste.vhd" "" { Text "D:/Github/digital_circuits_processor1/teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_uc " "Found entity 1: Ahmes_uc" {  } { { "Ahmes_uc.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_instr_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_instr_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_instr_decod " "Found entity 1: Ahmes_instr_decod" {  } { { "Ahmes_instr_decod.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_instr_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663035125513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_work " "Elaborating entity \"final_work\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663035125570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ahmes_board.bdf 1 1 " "Using design file ahmes_board.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_board " "Found entity 1: Ahmes_board" {  } { { "ahmes_board.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_board.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes_board Ahmes_board:inst " "Elaborating entity \"Ahmes_board\" for hierarchy \"Ahmes_board:inst\"" {  } { { "final_work.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { { 80 544 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125591 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "display_7_seg inst2 " "Block or symbol \"display_7_seg\" of instance \"inst2\" overlaps another block or symbol" {  } { { "ahmes_board.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_board.bdf" { { 384 688 816 480 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1663035125593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes Ahmes_board:inst\|Ahmes:inst " "Elaborating entity \"Ahmes\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\"" {  } { { "ahmes_board.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/ahmes_board.bdf" { { 232 328 464 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125598 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "c_fl " "Pin \"c_fl\" is missing source" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 776 432 608 792 "c_fl" "" } { 667 767 784 693 "c_fl" "" } { 288 544 592 304 "c_fl" "" } { 416 1088 1104 464 "c_fl" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1663035125603 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst12 " "Primitive \"DFFE\" of instance \"inst12\" not used" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 600 728 808 664 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1663035125604 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst29 " "Primitive \"VCC\" of instance \"inst29\" not used" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 616 808 824 648 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1663035125604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahmes_alu Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7 " "Elaborating entity \"ahmes_alu\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\"" {  } { { "Ahmes.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 336 512 672 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "carry_check_ahmes.bdf 1 1 " "Using design file carry_check_ahmes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 carry_check_ahmes " "Found entity 1: carry_check_ahmes" {  } { { "carry_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/carry_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_check_ahmes Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|carry_check_ahmes:inst7 " "Elaborating entity \"carry_check_ahmes\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|carry_check_ahmes:inst7\"" {  } { { "ahmes_alu.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 400 512 632 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|shl:inst13 " "Elaborating entity \"shl\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|shl:inst13\"" {  } { { "ahmes_alu.bdf" "inst13" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 664 224 352 760 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6 " "Elaborating entity \"mux4x1\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\"" {  } { { "ahmes_alu.bdf" "inst6" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 744 800 896 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\|mux2x1:inst2 " "Elaborating entity \"mux2x1\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\|mux2x1:inst2\"" {  } { { "mux4x1.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { { 208 640 736 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shr.bdf 1 1 " "Using design file shr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|shr:inst23 " "Elaborating entity \"shr\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|shr:inst23\"" {  } { { "ahmes_alu.bdf" "inst23" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 560 224 352 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ror.bdf 1 1 " "Using design file ror.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ror.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|ror:inst72 " "Elaborating entity \"ror\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|ror:inst72\"" {  } { { "ahmes_alu.bdf" "inst72" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 768 224 352 864 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rol.bdf 1 1 " "Using design file rol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/rol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|rol:inst84 " "Elaborating entity \"rol\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|rol:inst84\"" {  } { { "ahmes_alu.bdf" "inst84" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 872 224 352 968 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "borrow_check_ahmes.bdf 1 1 " "Using design file borrow_check_ahmes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 borrow_check_ahmes " "Found entity 1: borrow_check_ahmes" {  } { { "borrow_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/borrow_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "borrow_check_ahmes Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|borrow_check_ahmes:inst8 " "Elaborating entity \"borrow_check_ahmes\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|borrow_check_ahmes:inst8\"" {  } { { "ahmes_alu.bdf" "inst8" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 504 512 640 600 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_check Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|zero_check:inst24 " "Elaborating entity \"zero_check\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|zero_check:inst24\"" {  } { { "ahmes_alu.bdf" "inst24" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 608 512 608 704 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1_8bitsa Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst " "Elaborating entity \"mux16x1_8bitsa\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\"" {  } { { "ahmes_alu.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 72 504 640 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1 Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\|mux16x1:inst " "Elaborating entity \"mux16x1\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\|mux16x1:inst\"" {  } { { "mux16x1_8bitsa.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { { 128 384 480 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub.bdf 1 1 " "Using design file add_sub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10 " "Elaborating entity \"add_sub\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\"" {  } { { "ahmes_alu.bdf" "inst10" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 136 224 352 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bits_adder.bdf 1 1 " "Using design file 8_bits_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_bits_adder " "Found entity 1: 8_bits_adder" {  } { { "8_bits_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bits_adder Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46 " "Elaborating entity \"8_bits_adder\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\"" {  } { { "add_sub.bdf" "inst46" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { { 256 624 752 352 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7 " "Elaborating entity \"full_adder\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\"" {  } { { "8_bits_adder.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { { 16 536 632 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125923 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.bdf 1 1 " "Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035125940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035125940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { { 288 512 608 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8bits Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|mux2x1_8bits:inst10 " "Elaborating entity \"mux2x1_8bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|mux2x1_8bits:inst10\"" {  } { { "add_sub.bdf" "inst10" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { { 272 432 560 368 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bits Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|or_8bits:inst2 " "Elaborating entity \"or_8bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|or_8bits:inst2\"" {  } { { "ahmes_alu.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 248 224 352 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bits Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|and_8bits:inst1 " "Elaborating entity \"and_8bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|and_8bits:inst1\"" {  } { { "ahmes_alu.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 456 224 352 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8bits Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|not_8bits:inst3 " "Elaborating entity \"not_8bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|not_8bits:inst3\"" {  } { { "ahmes_alu.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 352 224 352 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8bits Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1_8bits:inst5 " "Elaborating entity \"mux4x1_8bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|mux4x1_8bits:inst5\"" {  } { { "ahmes_alu.bdf" "inst5" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 736 528 656 896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035125990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_check Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|negative_check:inst4 " "Elaborating entity \"negative_check\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|negative_check:inst4\"" {  } { { "ahmes_alu.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 440 760 880 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "overflow_check_ahmes.bdf 1 1 " "Using design file overflow_check_ahmes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_check_ahmes " "Found entity 1: overflow_check_ahmes" {  } { { "overflow_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/overflow_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_check_ahmes Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|overflow_check_ahmes:inst9 " "Elaborating entity \"overflow_check_ahmes\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|ahmes_alu:inst7\|overflow_check_ahmes:inst9\"" {  } { { "ahmes_alu.bdf" "inst9" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 544 760 896 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bits Ahmes_board:inst\|Ahmes:inst\|reg_8_bits:AC " "Elaborating entity \"reg_8_bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|reg_8_bits:AC\"" {  } { { "Ahmes.bdf" "AC" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 296 344 472 424 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes_uc Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst " "Elaborating entity \"Ahmes_uc\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\"" {  } { { "Ahmes.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 464 896 1184 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m_inst_counter.bdf 1 1 " "Using design file m_inst_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m_inst_counter " "Found entity 1: m_inst_counter" {  } { { "m_inst_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_inst_counter Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1 " "Elaborating entity \"m_inst_counter\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\"" {  } { { "Ahmes_uc.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 328 -208 -112 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3x8 Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|decod3x8:inst1 " "Elaborating entity \"decod3x8\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|decod3x8:inst1\"" {  } { { "m_inst_counter.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { { 216 680 776 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_8_bits.bdf 1 1 " "Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bits " "Found entity 1: counter_8_bits" {  } { { "counter_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8_bits Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2 " "Elaborating entity \"counter_8_bits\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\"" {  } { { "m_inst_counter.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { { 288 464 592 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generic_counter.bdf 1 1 " "Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "generic_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/generic_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126098 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\|generic_counter:inst3 " "Elaborating entity \"generic_counter\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\|generic_counter:inst3\"" {  } { { "counter_8_bits.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { { 192 480 592 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes_instr_decod Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst " "Elaborating entity \"Ahmes_instr_decod\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\"" {  } { { "Ahmes_uc.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 56 16 152 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4x16 Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod4x16:inst " "Elaborating entity \"decod4x16\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod4x16:inst\"" {  } { { "Ahmes_instr_decod.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_instr_decod.bdf" { { 296 120 216 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod2x4 Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod2x4:inst4 " "Elaborating entity \"decod2x4\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod2x4:inst4\"" {  } { { "Ahmes_instr_decod.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_instr_decod.bdf" { { 288 472 568 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cond_test.bdf 1 1 " "Using design file cond_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cond_test " "Found entity 1: cond_test" {  } { { "cond_test.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/cond_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_test Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15 " "Elaborating entity \"cond_test\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\"" {  } { { "Ahmes_uc.bdf" "inst15" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 688 56 152 784 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod1x2.bdf 1 1 " "Using design file decod1x2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod1x2 " "Found entity 1: decod1x2" {  } { { "decod1x2.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod1x2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod1x2 Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\|decod1x2:inst3 " "Elaborating entity \"decod1x2\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\|decod1x2:inst3\"" {  } { { "cond_test.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/cond_test.bdf" { { 168 464 560 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria Ahmes_board:inst\|Ahmes:inst\|memoria:inst4 " "Elaborating entity \"memoria\" for hierarchy \"Ahmes_board:inst\|Ahmes:inst\|memoria:inst4\"" {  } { { "Ahmes.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { -56 864 1056 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div25_select Ahmes_board:inst\|freq_div25_select:inst6 " "Elaborating entity \"freq_div25_select\" for hierarchy \"Ahmes_board:inst\|freq_div25_select:inst6\"" {  } { { "ahmes_board.bdf" "inst6" { Schematic "D:/Github/digital_circuits_processor1/ahmes_board.bdf" { { 440 504 600 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25 " "Elaborating entity \"mux8x1\" for hierarchy \"Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\"" {  } { { "freq_div25_select.bdf" "inst25" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { { 760 648 744 984 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "freq_div.bdf 1 1 " "Using design file freq_div.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/freq_div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div Ahmes_board:inst\|freq_div25_select:inst6\|freq_div:inst24 " "Elaborating entity \"freq_div\" for hierarchy \"Ahmes_board:inst\|freq_div25_select:inst6\|freq_div:inst24\"" {  } { { "freq_div25_select.bdf" "inst24" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { { 648 832 928 744 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_7_seg.bdf 1 1 " "Using design file display_7_seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "display_7_seg.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/display_7_seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663035126316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663035126316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_seg Ahmes_board:inst\|display_7_seg:inst2 " "Elaborating entity \"display_7_seg\" for hierarchy \"Ahmes_board:inst\|display_7_seg:inst2\"" {  } { { "ahmes_board.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/ahmes_board.bdf" { { 384 688 816 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663035126317 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux2x1:inst1\|inst2~0 " "Found clock multiplexer Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux2x1:inst1\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1663035126797 "|final_work|Ahmes_board:inst|freq_div25_select:inst6|mux8x1:inst25|mux2x1:inst1|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst2\|mux2x1:inst2\|inst2~0 " "Found clock multiplexer Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst2\|mux2x1:inst2\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1663035126797 "|final_work|Ahmes_board:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst2|mux2x1:inst2|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst\|mux2x1:inst2\|inst2~0 " "Found clock multiplexer Ahmes_board:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst\|mux2x1:inst2\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1663035126797 "|final_work|Ahmes_board:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst|mux2x1:inst2|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1663035126797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "final_work.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { { 152 728 904 168 "c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663035127256 "|final_work|c"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1663035127256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1663035127426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1663035128031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1663035128400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663035128400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1663035128460 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1663035128460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1663035128460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1663035128460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663035128484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 23:12:08 2022 " "Processing ended: Mon Sep 12 23:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663035128484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663035128484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663035128484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663035128484 ""}
