# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP3.srcs/sim_1/imports/multiplicador_pf/delay.vhd" \
"../../../../TP3.srcs/sim_1/imports/multiplicador_pf/ffd.vhd" \
"../../../../TP3.srcs/sources_1/imports/multiplicador_pf/multiplicador.vhd" \
"../../../../TP3.srcs/sim_1/imports/GHDL/multiplicador_pf/testbench.vhd" \

# Do not sort compile order
nosort
