-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "04/06/2017 14:17:50"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_register_file IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	RegWrite : IN std_logic;
	read_reg1 : IN std_logic_vector(4 DOWNTO 0);
	read_reg2 : IN std_logic_vector(4 DOWNTO 0);
	write_reg : IN std_logic_vector(4 DOWNTO 0);
	write_data : IN std_logic_vector(31 DOWNTO 0);
	read_data1 : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data2 : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END mips_register_file;

-- Design Ports Information
-- read_data1[0]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[4]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[11]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[12]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[14]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[17]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[18]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[19]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[20]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[21]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[22]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[23]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[24]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[26]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[27]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[28]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[29]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[30]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data1[31]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[4]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[6]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[9]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[10]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[11]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[12]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[13]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[14]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[15]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[17]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[18]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[20]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[21]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[22]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[23]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[24]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[25]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[26]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[27]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[28]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[30]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data2[31]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg1[1]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_reg2[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_reg[4]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[6]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[8]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[11]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[14]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[15]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[16]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[17]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[19]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[20]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[22]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[24]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[25]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[26]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[27]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[28]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[30]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_data[31]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_register_file IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_read_reg1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_reg2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_reg : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data2 : std_logic_vector(31 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \read_reg1[1]~input_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \write_data[0]~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \write_reg[4]~input_o\ : std_logic;
SIGNAL \write_reg[2]~input_o\ : std_logic;
SIGNAL \write_reg[1]~input_o\ : std_logic;
SIGNAL \write_reg[0]~input_o\ : std_logic;
SIGNAL \write_reg[3]~input_o\ : std_logic;
SIGNAL \Decoder0~27_combout\ : std_logic;
SIGNAL \registers[7][0]~q\ : std_logic;
SIGNAL \read_reg1[0]~input_o\ : std_logic;
SIGNAL \Decoder0~25_combout\ : std_logic;
SIGNAL \registers[5][0]~q\ : std_logic;
SIGNAL \Decoder0~26_combout\ : std_logic;
SIGNAL \registers[6][0]~q\ : std_logic;
SIGNAL \Decoder0~24_combout\ : std_logic;
SIGNAL \registers[4][0]~q\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Decoder0~21_combout\ : std_logic;
SIGNAL \registers[13][0]~q\ : std_logic;
SIGNAL \Decoder0~23_combout\ : std_logic;
SIGNAL \registers[15][0]~q\ : std_logic;
SIGNAL \Decoder0~22_combout\ : std_logic;
SIGNAL \registers[14][0]~q\ : std_logic;
SIGNAL \Decoder0~20_combout\ : std_logic;
SIGNAL \registers[12][0]~q\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \read_reg1[2]~input_o\ : std_logic;
SIGNAL \Decoder0~29_combout\ : std_logic;
SIGNAL \registers[1][0]~q\ : std_logic;
SIGNAL \Decoder0~28_combout\ : std_logic;
SIGNAL \registers[0][0]~q\ : std_logic;
SIGNAL \Decoder0~31_combout\ : std_logic;
SIGNAL \registers[3][0]~q\ : std_logic;
SIGNAL \Decoder0~30_combout\ : std_logic;
SIGNAL \registers[2][0]~q\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \read_reg1[3]~input_o\ : std_logic;
SIGNAL \Mux31~10_combout\ : std_logic;
SIGNAL \read_reg1[4]~input_o\ : std_logic;
SIGNAL \Decoder0~16_combout\ : std_logic;
SIGNAL \registers[8][0]~q\ : std_logic;
SIGNAL \registers[9][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~17_combout\ : std_logic;
SIGNAL \registers[9][0]~q\ : std_logic;
SIGNAL \Decoder0~18_combout\ : std_logic;
SIGNAL \registers[10][0]~q\ : std_logic;
SIGNAL \Decoder0~19_combout\ : std_logic;
SIGNAL \registers[11][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \registers[16][0]~q\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \registers[20][0]~q\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \registers[24][0]~q\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \registers[28][0]~q\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \registers[23][0]~q\ : std_logic;
SIGNAL \registers[19][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \registers[19][0]~q\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \registers[27][0]~q\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \registers[31][0]~q\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \registers[21][0]~q\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \registers[29][0]~q\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \registers[25][0]~q\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \registers[17][0]~q\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \registers[30][0]~q\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \registers[22][0]~q\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \registers[26][0]~q\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \registers[18][0]~q\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~11_combout\ : std_logic;
SIGNAL \write_data[1]~input_o\ : std_logic;
SIGNAL \registers[21][1]~q\ : std_logic;
SIGNAL \registers[17][1]~feeder_combout\ : std_logic;
SIGNAL \registers[17][1]~q\ : std_logic;
SIGNAL \registers[25][1]~q\ : std_logic;
SIGNAL \registers[29][1]~q\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \registers[16][1]~feeder_combout\ : std_logic;
SIGNAL \registers[16][1]~q\ : std_logic;
SIGNAL \registers[28][1]~q\ : std_logic;
SIGNAL \registers[24][1]~q\ : std_logic;
SIGNAL \registers[20][1]~q\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \registers[19][1]~q\ : std_logic;
SIGNAL \registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \registers[23][1]~q\ : std_logic;
SIGNAL \registers[27][1]~q\ : std_logic;
SIGNAL \registers[31][1]~q\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \registers[22][1]~q\ : std_logic;
SIGNAL \registers[30][1]~q\ : std_logic;
SIGNAL \registers[26][1]~q\ : std_logic;
SIGNAL \registers[18][1]~feeder_combout\ : std_logic;
SIGNAL \registers[18][1]~q\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \registers[9][1]~q\ : std_logic;
SIGNAL \registers[11][1]~q\ : std_logic;
SIGNAL \registers[10][1]~q\ : std_logic;
SIGNAL \registers[8][1]~q\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \registers[12][1]~feeder_combout\ : std_logic;
SIGNAL \registers[12][1]~q\ : std_logic;
SIGNAL \registers[13][1]~q\ : std_logic;
SIGNAL \registers[14][1]~q\ : std_logic;
SIGNAL \registers[15][1]~q\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \registers[5][1]~feeder_combout\ : std_logic;
SIGNAL \registers[5][1]~q\ : std_logic;
SIGNAL \registers[7][1]~q\ : std_logic;
SIGNAL \registers[6][1]~q\ : std_logic;
SIGNAL \registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \registers[4][1]~q\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \registers[0][1]~q\ : std_logic;
SIGNAL \registers[3][1]~q\ : std_logic;
SIGNAL \registers[2][1]~q\ : std_logic;
SIGNAL \registers[1][1]~q\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \Mux30~10_combout\ : std_logic;
SIGNAL \write_data[2]~input_o\ : std_logic;
SIGNAL \registers[15][2]~q\ : std_logic;
SIGNAL \registers[12][2]~feeder_combout\ : std_logic;
SIGNAL \registers[12][2]~q\ : std_logic;
SIGNAL \registers[14][2]~q\ : std_logic;
SIGNAL \registers[13][2]~feeder_combout\ : std_logic;
SIGNAL \registers[13][2]~q\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \registers[0][2]~q\ : std_logic;
SIGNAL \registers[1][2]~q\ : std_logic;
SIGNAL \registers[2][2]~q\ : std_logic;
SIGNAL \registers[3][2]~q\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \registers[4][2]~q\ : std_logic;
SIGNAL \registers[7][2]~q\ : std_logic;
SIGNAL \registers[6][2]~q\ : std_logic;
SIGNAL \registers[5][2]~feeder_combout\ : std_logic;
SIGNAL \registers[5][2]~q\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \registers[9][2]~q\ : std_logic;
SIGNAL \registers[11][2]~q\ : std_logic;
SIGNAL \registers[10][2]~q\ : std_logic;
SIGNAL \registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \registers[8][2]~q\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \registers[31][2]~q\ : std_logic;
SIGNAL \registers[23][2]~q\ : std_logic;
SIGNAL \registers[27][2]~q\ : std_logic;
SIGNAL \registers[19][2]~q\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \registers[21][2]~feeder_combout\ : std_logic;
SIGNAL \registers[21][2]~q\ : std_logic;
SIGNAL \registers[29][2]~q\ : std_logic;
SIGNAL \registers[25][2]~q\ : std_logic;
SIGNAL \registers[17][2]~q\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \registers[16][2]~q\ : std_logic;
SIGNAL \registers[20][2]~q\ : std_logic;
SIGNAL \registers[28][2]~q\ : std_logic;
SIGNAL \registers[24][2]~q\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \registers[30][2]~q\ : std_logic;
SIGNAL \registers[18][2]~feeder_combout\ : std_logic;
SIGNAL \registers[18][2]~q\ : std_logic;
SIGNAL \registers[26][2]~q\ : std_logic;
SIGNAL \registers[22][2]~feeder_combout\ : std_logic;
SIGNAL \registers[22][2]~q\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \Mux29~10_combout\ : std_logic;
SIGNAL \write_data[3]~input_o\ : std_logic;
SIGNAL \registers[5][3]~feeder_combout\ : std_logic;
SIGNAL \registers[5][3]~q\ : std_logic;
SIGNAL \registers[7][3]~q\ : std_logic;
SIGNAL \registers[6][3]~q\ : std_logic;
SIGNAL \registers[4][3]~feeder_combout\ : std_logic;
SIGNAL \registers[4][3]~q\ : std_logic;
SIGNAL \Mux28~7_combout\ : std_logic;
SIGNAL \registers[1][3]~q\ : std_logic;
SIGNAL \registers[0][3]~feeder_combout\ : std_logic;
SIGNAL \registers[0][3]~q\ : std_logic;
SIGNAL \registers[3][3]~q\ : std_logic;
SIGNAL \registers[2][3]~q\ : std_logic;
SIGNAL \Mux28~8_combout\ : std_logic;
SIGNAL \registers[12][3]~feeder_combout\ : std_logic;
SIGNAL \registers[12][3]~q\ : std_logic;
SIGNAL \registers[15][3]~q\ : std_logic;
SIGNAL \registers[14][3]~q\ : std_logic;
SIGNAL \registers[13][3]~q\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \Mux28~9_combout\ : std_logic;
SIGNAL \registers[9][3]~q\ : std_logic;
SIGNAL \registers[11][3]~q\ : std_logic;
SIGNAL \registers[10][3]~q\ : std_logic;
SIGNAL \registers[8][3]~feeder_combout\ : std_logic;
SIGNAL \registers[8][3]~q\ : std_logic;
SIGNAL \Mux28~5_combout\ : std_logic;
SIGNAL \registers[29][3]~q\ : std_logic;
SIGNAL \registers[17][3]~q\ : std_logic;
SIGNAL \registers[25][3]~q\ : std_logic;
SIGNAL \registers[21][3]~feeder_combout\ : std_logic;
SIGNAL \registers[21][3]~q\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \registers[19][3]~feeder_combout\ : std_logic;
SIGNAL \registers[19][3]~q\ : std_logic;
SIGNAL \registers[23][3]~feeder_combout\ : std_logic;
SIGNAL \registers[23][3]~q\ : std_logic;
SIGNAL \registers[31][3]~q\ : std_logic;
SIGNAL \registers[27][3]~q\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \registers[30][3]~q\ : std_logic;
SIGNAL \registers[22][3]~q\ : std_logic;
SIGNAL \registers[26][3]~q\ : std_logic;
SIGNAL \registers[18][3]~feeder_combout\ : std_logic;
SIGNAL \registers[18][3]~q\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \registers[28][3]~q\ : std_logic;
SIGNAL \registers[20][3]~q\ : std_logic;
SIGNAL \registers[16][3]~q\ : std_logic;
SIGNAL \registers[24][3]~q\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \Mux28~10_combout\ : std_logic;
SIGNAL \write_data[4]~input_o\ : std_logic;
SIGNAL \registers[9][4]~feeder_combout\ : std_logic;
SIGNAL \registers[9][4]~q\ : std_logic;
SIGNAL \registers[8][4]~feeder_combout\ : std_logic;
SIGNAL \registers[8][4]~q\ : std_logic;
SIGNAL \registers[10][4]~q\ : std_logic;
SIGNAL \registers[11][4]~q\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \registers[28][4]~q\ : std_logic;
SIGNAL \registers[20][4]~feeder_combout\ : std_logic;
SIGNAL \registers[20][4]~q\ : std_logic;
SIGNAL \registers[16][4]~feeder_combout\ : std_logic;
SIGNAL \registers[16][4]~q\ : std_logic;
SIGNAL \registers[24][4]~q\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \registers[23][4]~q\ : std_logic;
SIGNAL \registers[31][4]~q\ : std_logic;
SIGNAL \registers[27][4]~q\ : std_logic;
SIGNAL \registers[19][4]~feeder_combout\ : std_logic;
SIGNAL \registers[19][4]~q\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \registers[18][4]~q\ : std_logic;
SIGNAL \registers[22][4]~q\ : std_logic;
SIGNAL \registers[26][4]~q\ : std_logic;
SIGNAL \registers[30][4]~q\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \registers[29][4]~q\ : std_logic;
SIGNAL \registers[17][4]~q\ : std_logic;
SIGNAL \registers[21][4]~q\ : std_logic;
SIGNAL \registers[25][4]~q\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \registers[13][4]~q\ : std_logic;
SIGNAL \registers[15][4]~q\ : std_logic;
SIGNAL \registers[14][4]~q\ : std_logic;
SIGNAL \registers[12][4]~q\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \registers[5][4]~q\ : std_logic;
SIGNAL \registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \registers[4][4]~q\ : std_logic;
SIGNAL \registers[7][4]~q\ : std_logic;
SIGNAL \registers[6][4]~q\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \registers[0][4]~q\ : std_logic;
SIGNAL \registers[1][4]~q\ : std_logic;
SIGNAL \registers[2][4]~q\ : std_logic;
SIGNAL \registers[3][4]~q\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \Mux27~10_combout\ : std_logic;
SIGNAL \write_data[5]~input_o\ : std_logic;
SIGNAL \registers[9][5]~q\ : std_logic;
SIGNAL \registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \registers[8][5]~q\ : std_logic;
SIGNAL \registers[10][5]~q\ : std_logic;
SIGNAL \registers[11][5]~q\ : std_logic;
SIGNAL \Mux26~5_combout\ : std_logic;
SIGNAL \registers[15][5]~q\ : std_logic;
SIGNAL \registers[13][5]~q\ : std_logic;
SIGNAL \registers[14][5]~q\ : std_logic;
SIGNAL \registers[12][5]~feeder_combout\ : std_logic;
SIGNAL \registers[12][5]~q\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \registers[4][5]~q\ : std_logic;
SIGNAL \registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \registers[5][5]~q\ : std_logic;
SIGNAL \registers[7][5]~q\ : std_logic;
SIGNAL \registers[6][5]~q\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \registers[0][5]~q\ : std_logic;
SIGNAL \registers[3][5]~q\ : std_logic;
SIGNAL \registers[2][5]~q\ : std_logic;
SIGNAL \registers[1][5]~feeder_combout\ : std_logic;
SIGNAL \registers[1][5]~q\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \registers[18][5]~feeder_combout\ : std_logic;
SIGNAL \registers[18][5]~q\ : std_logic;
SIGNAL \registers[22][5]~q\ : std_logic;
SIGNAL \registers[26][5]~q\ : std_logic;
SIGNAL \registers[30][5]~q\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \registers[19][5]~feeder_combout\ : std_logic;
SIGNAL \registers[19][5]~q\ : std_logic;
SIGNAL \registers[23][5]~feeder_combout\ : std_logic;
SIGNAL \registers[23][5]~q\ : std_logic;
SIGNAL \registers[27][5]~q\ : std_logic;
SIGNAL \registers[31][5]~q\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \registers[21][5]~q\ : std_logic;
SIGNAL \registers[29][5]~q\ : std_logic;
SIGNAL \registers[25][5]~q\ : std_logic;
SIGNAL \registers[17][5]~q\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \registers[20][5]~feeder_combout\ : std_logic;
SIGNAL \registers[20][5]~q\ : std_logic;
SIGNAL \registers[28][5]~q\ : std_logic;
SIGNAL \registers[24][5]~q\ : std_logic;
SIGNAL \registers[16][5]~feeder_combout\ : std_logic;
SIGNAL \registers[16][5]~q\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \Mux26~10_combout\ : std_logic;
SIGNAL \write_data[6]~input_o\ : std_logic;
SIGNAL \registers[15][6]~q\ : std_logic;
SIGNAL \registers[13][6]~q\ : std_logic;
SIGNAL \registers[14][6]~q\ : std_logic;
SIGNAL \registers[12][6]~q\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \registers[7][6]~q\ : std_logic;
SIGNAL \registers[5][6]~q\ : std_logic;
SIGNAL \registers[4][6]~q\ : std_logic;
SIGNAL \registers[6][6]~q\ : std_logic;
SIGNAL \Mux25~7_combout\ : std_logic;
SIGNAL \registers[3][6]~q\ : std_logic;
SIGNAL \registers[0][6]~feeder_combout\ : std_logic;
SIGNAL \registers[0][6]~q\ : std_logic;
SIGNAL \registers[2][6]~q\ : std_logic;
SIGNAL \registers[1][6]~q\ : std_logic;
SIGNAL \Mux25~8_combout\ : std_logic;
SIGNAL \Mux25~9_combout\ : std_logic;
SIGNAL \registers[21][6]~feeder_combout\ : std_logic;
SIGNAL \registers[21][6]~q\ : std_logic;
SIGNAL \registers[29][6]~q\ : std_logic;
SIGNAL \registers[25][6]~q\ : std_logic;
SIGNAL \registers[17][6]~q\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \registers[30][6]~q\ : std_logic;
SIGNAL \registers[18][6]~feeder_combout\ : std_logic;
SIGNAL \registers[18][6]~q\ : std_logic;
SIGNAL \registers[26][6]~q\ : std_logic;
SIGNAL \registers[22][6]~feeder_combout\ : std_logic;
SIGNAL \registers[22][6]~q\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \registers[23][6]~q\ : std_logic;
SIGNAL \registers[31][6]~q\ : std_logic;
SIGNAL \registers[27][6]~q\ : std_logic;
SIGNAL \registers[19][6]~feeder_combout\ : std_logic;
SIGNAL \registers[19][6]~q\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \registers[16][6]~q\ : std_logic;
SIGNAL \registers[20][6]~q\ : std_logic;
SIGNAL \registers[24][6]~q\ : std_logic;
SIGNAL \registers[28][6]~q\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \registers[10][6]~q\ : std_logic;
SIGNAL \registers[11][6]~q\ : std_logic;
SIGNAL \registers[9][6]~q\ : std_logic;
SIGNAL \registers[8][6]~q\ : std_logic;
SIGNAL \Mux25~5_combout\ : std_logic;
SIGNAL \Mux25~10_combout\ : std_logic;
SIGNAL \write_data[7]~input_o\ : std_logic;
SIGNAL \registers[12][7]~q\ : std_logic;
SIGNAL \registers[13][7]~q\ : std_logic;
SIGNAL \registers[15][7]~q\ : std_logic;
SIGNAL \registers[14][7]~q\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \registers[4][7]~q\ : std_logic;
SIGNAL \registers[5][7]~feeder_combout\ : std_logic;
SIGNAL \registers[5][7]~q\ : std_logic;
SIGNAL \registers[7][7]~q\ : std_logic;
SIGNAL \registers[6][7]~q\ : std_logic;
SIGNAL \Mux24~7_combout\ : std_logic;
SIGNAL \registers[0][7]~q\ : std_logic;
SIGNAL \registers[3][7]~q\ : std_logic;
SIGNAL \registers[2][7]~q\ : std_logic;
SIGNAL \registers[1][7]~feeder_combout\ : std_logic;
SIGNAL \registers[1][7]~q\ : std_logic;
SIGNAL \Mux24~8_combout\ : std_logic;
SIGNAL \Mux24~9_combout\ : std_logic;
SIGNAL \registers[11][7]~q\ : std_logic;
SIGNAL \registers[9][7]~feeder_combout\ : std_logic;
SIGNAL \registers[9][7]~q\ : std_logic;
SIGNAL \registers[10][7]~q\ : std_logic;
SIGNAL \registers[8][7]~feeder_combout\ : std_logic;
SIGNAL \registers[8][7]~q\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \registers[18][7]~q\ : std_logic;
SIGNAL \registers[30][7]~q\ : std_logic;
SIGNAL \registers[26][7]~q\ : std_logic;
SIGNAL \registers[22][7]~q\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \registers[29][7]~q\ : std_logic;
SIGNAL \registers[21][7]~q\ : std_logic;
SIGNAL \registers[17][7]~feeder_combout\ : std_logic;
SIGNAL \registers[17][7]~q\ : std_logic;
SIGNAL \registers[25][7]~q\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \registers[19][7]~feeder_combout\ : std_logic;
SIGNAL \registers[19][7]~q\ : std_logic;
SIGNAL \registers[31][7]~q\ : std_logic;
SIGNAL \registers[27][7]~q\ : std_logic;
SIGNAL \registers[23][7]~feeder_combout\ : std_logic;
SIGNAL \registers[23][7]~q\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \registers[28][7]~q\ : std_logic;
SIGNAL \registers[20][7]~feeder_combout\ : std_logic;
SIGNAL \registers[20][7]~q\ : std_logic;
SIGNAL \registers[24][7]~q\ : std_logic;
SIGNAL \registers[16][7]~feeder_combout\ : std_logic;
SIGNAL \registers[16][7]~q\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \Mux24~10_combout\ : std_logic;
SIGNAL \write_data[8]~input_o\ : std_logic;
SIGNAL \registers[9][8]~q\ : std_logic;
SIGNAL \registers[8][8]~feeder_combout\ : std_logic;
SIGNAL \registers[8][8]~q\ : std_logic;
SIGNAL \registers[10][8]~q\ : std_logic;
SIGNAL \registers[11][8]~q\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \registers[18][8]~q\ : std_logic;
SIGNAL \registers[22][8]~q\ : std_logic;
SIGNAL \registers[26][8]~q\ : std_logic;
SIGNAL \registers[30][8]~q\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \registers[17][8]~feeder_combout\ : std_logic;
SIGNAL \registers[17][8]~q\ : std_logic;
SIGNAL \registers[21][8]~feeder_combout\ : std_logic;
SIGNAL \registers[21][8]~q\ : std_logic;
SIGNAL \registers[25][8]~q\ : std_logic;
SIGNAL \registers[29][8]~q\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \registers[31][8]~q\ : std_logic;
SIGNAL \registers[23][8]~q\ : std_logic;
SIGNAL \registers[19][8]~q\ : std_logic;
SIGNAL \registers[27][8]~q\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \registers[16][8]~q\ : std_logic;
SIGNAL \registers[28][8]~q\ : std_logic;
SIGNAL \registers[24][8]~q\ : std_logic;
SIGNAL \registers[20][8]~q\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \registers[5][8]~q\ : std_logic;
SIGNAL \registers[7][8]~q\ : std_logic;
SIGNAL \registers[6][8]~q\ : std_logic;
SIGNAL \registers[4][8]~q\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \registers[12][8]~q\ : std_logic;
SIGNAL \registers[13][8]~q\ : std_logic;
SIGNAL \registers[15][8]~q\ : std_logic;
SIGNAL \registers[14][8]~q\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \registers[1][8]~q\ : std_logic;
SIGNAL \registers[0][8]~q\ : std_logic;
SIGNAL \registers[2][8]~q\ : std_logic;
SIGNAL \registers[3][8]~q\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \Mux23~10_combout\ : std_logic;
SIGNAL \write_data[9]~input_o\ : std_logic;
SIGNAL \registers[15][9]~q\ : std_logic;
SIGNAL \registers[13][9]~q\ : std_logic;
SIGNAL \registers[14][9]~q\ : std_logic;
SIGNAL \registers[12][9]~q\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \registers[4][9]~q\ : std_logic;
SIGNAL \registers[7][9]~q\ : std_logic;
SIGNAL \registers[6][9]~q\ : std_logic;
SIGNAL \registers[5][9]~feeder_combout\ : std_logic;
SIGNAL \registers[5][9]~q\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \registers[1][9]~q\ : std_logic;
SIGNAL \registers[0][9]~feeder_combout\ : std_logic;
SIGNAL \registers[0][9]~q\ : std_logic;
SIGNAL \registers[2][9]~q\ : std_logic;
SIGNAL \registers[3][9]~q\ : std_logic;
SIGNAL \Mux22~8_combout\ : std_logic;
SIGNAL \Mux22~9_combout\ : std_logic;
SIGNAL \registers[21][9]~q\ : std_logic;
SIGNAL \registers[29][9]~q\ : std_logic;
SIGNAL \registers[25][9]~q\ : std_logic;
SIGNAL \registers[17][9]~q\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \registers[16][9]~feeder_combout\ : std_logic;
SIGNAL \registers[16][9]~q\ : std_logic;
SIGNAL \registers[28][9]~q\ : std_logic;
SIGNAL \registers[24][9]~q\ : std_logic;
SIGNAL \registers[20][9]~q\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \registers[23][9]~q\ : std_logic;
SIGNAL \registers[19][9]~feeder_combout\ : std_logic;
SIGNAL \registers[19][9]~q\ : std_logic;
SIGNAL \registers[27][9]~q\ : std_logic;
SIGNAL \registers[31][9]~q\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \registers[18][9]~q\ : std_logic;
SIGNAL \registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \registers[22][9]~q\ : std_logic;
SIGNAL \registers[26][9]~q\ : std_logic;
SIGNAL \registers[30][9]~q\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \registers[11][9]~q\ : std_logic;
SIGNAL \registers[9][9]~q\ : std_logic;
SIGNAL \registers[8][9]~q\ : std_logic;
SIGNAL \registers[10][9]~q\ : std_logic;
SIGNAL \Mux22~5_combout\ : std_logic;
SIGNAL \Mux22~10_combout\ : std_logic;
SIGNAL \write_data[10]~input_o\ : std_logic;
SIGNAL \registers[1][10]~q\ : std_logic;
SIGNAL \registers[0][10]~q\ : std_logic;
SIGNAL \registers[2][10]~q\ : std_logic;
SIGNAL \registers[3][10]~q\ : std_logic;
SIGNAL \Mux21~8_combout\ : std_logic;
SIGNAL \registers[13][10]~feeder_combout\ : std_logic;
SIGNAL \registers[13][10]~q\ : std_logic;
SIGNAL \registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \registers[12][10]~q\ : std_logic;
SIGNAL \registers[14][10]~q\ : std_logic;
SIGNAL \registers[15][10]~q\ : std_logic;
SIGNAL \Mux21~6_combout\ : std_logic;
SIGNAL \registers[7][10]~q\ : std_logic;
SIGNAL \registers[4][10]~q\ : std_logic;
SIGNAL \registers[6][10]~q\ : std_logic;
SIGNAL \registers[5][10]~feeder_combout\ : std_logic;
SIGNAL \registers[5][10]~q\ : std_logic;
SIGNAL \Mux21~7_combout\ : std_logic;
SIGNAL \Mux21~9_combout\ : std_logic;
SIGNAL \registers[30][10]~q\ : std_logic;
SIGNAL \registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \registers[22][10]~q\ : std_logic;
SIGNAL \registers[18][10]~feeder_combout\ : std_logic;
SIGNAL \registers[18][10]~q\ : std_logic;
SIGNAL \registers[26][10]~q\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \registers[29][10]~q\ : std_logic;
SIGNAL \registers[21][10]~q\ : std_logic;
SIGNAL \registers[17][10]~q\ : std_logic;
SIGNAL \registers[25][10]~q\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \registers[20][10]~q\ : std_logic;
SIGNAL \registers[28][10]~q\ : std_logic;
SIGNAL \registers[24][10]~q\ : std_logic;
SIGNAL \registers[16][10]~q\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \registers[19][10]~q\ : std_logic;
SIGNAL \registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \registers[23][10]~q\ : std_logic;
SIGNAL \registers[27][10]~q\ : std_logic;
SIGNAL \registers[31][10]~q\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \registers[9][10]~q\ : std_logic;
SIGNAL \registers[8][10]~q\ : std_logic;
SIGNAL \registers[10][10]~q\ : std_logic;
SIGNAL \registers[11][10]~q\ : std_logic;
SIGNAL \Mux21~5_combout\ : std_logic;
SIGNAL \Mux21~10_combout\ : std_logic;
SIGNAL \write_data[11]~input_o\ : std_logic;
SIGNAL \registers[31][11]~q\ : std_logic;
SIGNAL \registers[23][11]~feeder_combout\ : std_logic;
SIGNAL \registers[23][11]~q\ : std_logic;
SIGNAL \registers[19][11]~feeder_combout\ : std_logic;
SIGNAL \registers[19][11]~q\ : std_logic;
SIGNAL \registers[27][11]~q\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \registers[22][11]~feeder_combout\ : std_logic;
SIGNAL \registers[22][11]~q\ : std_logic;
SIGNAL \registers[18][11]~feeder_combout\ : std_logic;
SIGNAL \registers[18][11]~q\ : std_logic;
SIGNAL \registers[26][11]~q\ : std_logic;
SIGNAL \registers[30][11]~q\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \registers[20][11]~q\ : std_logic;
SIGNAL \registers[28][11]~q\ : std_logic;
SIGNAL \registers[24][11]~q\ : std_logic;
SIGNAL \registers[16][11]~feeder_combout\ : std_logic;
SIGNAL \registers[16][11]~q\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \registers[17][11]~q\ : std_logic;
SIGNAL \registers[21][11]~feeder_combout\ : std_logic;
SIGNAL \registers[21][11]~q\ : std_logic;
SIGNAL \registers[25][11]~q\ : std_logic;
SIGNAL \registers[29][11]~q\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \registers[8][11]~q\ : std_logic;
SIGNAL \registers[9][11]~q\ : std_logic;
SIGNAL \registers[11][11]~q\ : std_logic;
SIGNAL \registers[10][11]~q\ : std_logic;
SIGNAL \Mux20~5_combout\ : std_logic;
SIGNAL \registers[1][11]~feeder_combout\ : std_logic;
SIGNAL \registers[1][11]~q\ : std_logic;
SIGNAL \registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \registers[0][11]~q\ : std_logic;
SIGNAL \registers[2][11]~q\ : std_logic;
SIGNAL \registers[3][11]~q\ : std_logic;
SIGNAL \Mux20~8_combout\ : std_logic;
SIGNAL \registers[7][11]~q\ : std_logic;
SIGNAL \registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \registers[4][11]~q\ : std_logic;
SIGNAL \registers[6][11]~q\ : std_logic;
SIGNAL \registers[5][11]~feeder_combout\ : std_logic;
SIGNAL \registers[5][11]~q\ : std_logic;
SIGNAL \Mux20~7_combout\ : std_logic;
SIGNAL \registers[13][11]~q\ : std_logic;
SIGNAL \registers[12][11]~q\ : std_logic;
SIGNAL \registers[15][11]~q\ : std_logic;
SIGNAL \registers[14][11]~q\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \Mux20~9_combout\ : std_logic;
SIGNAL \Mux20~10_combout\ : std_logic;
SIGNAL \write_data[12]~input_o\ : std_logic;
SIGNAL \registers[30][12]~q\ : std_logic;
SIGNAL \registers[18][12]~feeder_combout\ : std_logic;
SIGNAL \registers[18][12]~q\ : std_logic;
SIGNAL \registers[26][12]~q\ : std_logic;
SIGNAL \registers[22][12]~feeder_combout\ : std_logic;
SIGNAL \registers[22][12]~q\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \registers[29][12]~q\ : std_logic;
SIGNAL \registers[21][12]~q\ : std_logic;
SIGNAL \registers[25][12]~q\ : std_logic;
SIGNAL \registers[17][12]~q\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \registers[16][12]~q\ : std_logic;
SIGNAL \registers[28][12]~q\ : std_logic;
SIGNAL \registers[20][12]~q\ : std_logic;
SIGNAL \registers[24][12]~q\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \registers[31][12]~q\ : std_logic;
SIGNAL \registers[23][12]~feeder_combout\ : std_logic;
SIGNAL \registers[23][12]~q\ : std_logic;
SIGNAL \registers[19][12]~feeder_combout\ : std_logic;
SIGNAL \registers[19][12]~q\ : std_logic;
SIGNAL \registers[27][12]~q\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \registers[11][12]~q\ : std_logic;
SIGNAL \registers[9][12]~feeder_combout\ : std_logic;
SIGNAL \registers[9][12]~q\ : std_logic;
SIGNAL \registers[10][12]~q\ : std_logic;
SIGNAL \registers[8][12]~feeder_combout\ : std_logic;
SIGNAL \registers[8][12]~q\ : std_logic;
SIGNAL \Mux19~5_combout\ : std_logic;
SIGNAL \registers[5][12]~q\ : std_logic;
SIGNAL \registers[7][12]~q\ : std_logic;
SIGNAL \registers[6][12]~q\ : std_logic;
SIGNAL \registers[4][12]~q\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \registers[1][12]~q\ : std_logic;
SIGNAL \registers[0][12]~q\ : std_logic;
SIGNAL \registers[2][12]~q\ : std_logic;
SIGNAL \registers[3][12]~q\ : std_logic;
SIGNAL \Mux19~8_combout\ : std_logic;
SIGNAL \registers[13][12]~feeder_combout\ : std_logic;
SIGNAL \registers[13][12]~q\ : std_logic;
SIGNAL \registers[15][12]~q\ : std_logic;
SIGNAL \registers[14][12]~q\ : std_logic;
SIGNAL \registers[12][12]~q\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \Mux19~9_combout\ : std_logic;
SIGNAL \Mux19~10_combout\ : std_logic;
SIGNAL \write_data[13]~input_o\ : std_logic;
SIGNAL \registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \registers[8][13]~q\ : std_logic;
SIGNAL \registers[11][13]~q\ : std_logic;
SIGNAL \registers[10][13]~q\ : std_logic;
SIGNAL \registers[9][13]~feeder_combout\ : std_logic;
SIGNAL \registers[9][13]~q\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \registers[23][13]~feeder_combout\ : std_logic;
SIGNAL \registers[23][13]~q\ : std_logic;
SIGNAL \registers[19][13]~feeder_combout\ : std_logic;
SIGNAL \registers[19][13]~q\ : std_logic;
SIGNAL \registers[31][13]~q\ : std_logic;
SIGNAL \registers[27][13]~q\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \registers[20][13]~feeder_combout\ : std_logic;
SIGNAL \registers[20][13]~q\ : std_logic;
SIGNAL \registers[28][13]~q\ : std_logic;
SIGNAL \registers[24][13]~q\ : std_logic;
SIGNAL \registers[16][13]~q\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \registers[29][13]~q\ : std_logic;
SIGNAL \registers[21][13]~q\ : std_logic;
SIGNAL \registers[17][13]~q\ : std_logic;
SIGNAL \registers[25][13]~q\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \registers[30][13]~q\ : std_logic;
SIGNAL \registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \registers[22][13]~q\ : std_logic;
SIGNAL \registers[26][13]~q\ : std_logic;
SIGNAL \registers[18][13]~q\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \registers[15][13]~q\ : std_logic;
SIGNAL \registers[12][13]~feeder_combout\ : std_logic;
SIGNAL \registers[12][13]~q\ : std_logic;
SIGNAL \registers[14][13]~q\ : std_logic;
SIGNAL \registers[13][13]~q\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \registers[3][13]~q\ : std_logic;
SIGNAL \registers[1][13]~q\ : std_logic;
SIGNAL \registers[2][13]~q\ : std_logic;
SIGNAL \registers[0][13]~q\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \registers[7][13]~q\ : std_logic;
SIGNAL \registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \registers[4][13]~q\ : std_logic;
SIGNAL \registers[6][13]~q\ : std_logic;
SIGNAL \registers[5][13]~q\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \Mux18~9_combout\ : std_logic;
SIGNAL \Mux18~10_combout\ : std_logic;
SIGNAL \write_data[14]~input_o\ : std_logic;
SIGNAL \registers[11][14]~q\ : std_logic;
SIGNAL \registers[9][14]~q\ : std_logic;
SIGNAL \registers[10][14]~q\ : std_logic;
SIGNAL \registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \registers[8][14]~q\ : std_logic;
SIGNAL \Mux17~5_combout\ : std_logic;
SIGNAL \registers[7][14]~q\ : std_logic;
SIGNAL \registers[4][14]~feeder_combout\ : std_logic;
SIGNAL \registers[4][14]~q\ : std_logic;
SIGNAL \registers[6][14]~q\ : std_logic;
SIGNAL \registers[5][14]~q\ : std_logic;
SIGNAL \Mux17~7_combout\ : std_logic;
SIGNAL \registers[3][14]~q\ : std_logic;
SIGNAL \registers[1][14]~q\ : std_logic;
SIGNAL \registers[2][14]~q\ : std_logic;
SIGNAL \registers[0][14]~feeder_combout\ : std_logic;
SIGNAL \registers[0][14]~q\ : std_logic;
SIGNAL \Mux17~8_combout\ : std_logic;
SIGNAL \registers[12][14]~q\ : std_logic;
SIGNAL \registers[15][14]~q\ : std_logic;
SIGNAL \registers[14][14]~q\ : std_logic;
SIGNAL \registers[13][14]~q\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \Mux17~9_combout\ : std_logic;
SIGNAL \registers[31][14]~q\ : std_logic;
SIGNAL \registers[23][14]~q\ : std_logic;
SIGNAL \registers[27][14]~q\ : std_logic;
SIGNAL \registers[19][14]~feeder_combout\ : std_logic;
SIGNAL \registers[19][14]~q\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \registers[21][14]~q\ : std_logic;
SIGNAL \registers[29][14]~q\ : std_logic;
SIGNAL \registers[25][14]~q\ : std_logic;
SIGNAL \registers[17][14]~feeder_combout\ : std_logic;
SIGNAL \registers[17][14]~q\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \registers[24][14]~q\ : std_logic;
SIGNAL \registers[20][14]~q\ : std_logic;
SIGNAL \registers[28][14]~q\ : std_logic;
SIGNAL \registers[16][14]~q\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \registers[30][14]~q\ : std_logic;
SIGNAL \registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \registers[18][14]~q\ : std_logic;
SIGNAL \registers[26][14]~q\ : std_logic;
SIGNAL \registers[22][14]~feeder_combout\ : std_logic;
SIGNAL \registers[22][14]~q\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \Mux17~10_combout\ : std_logic;
SIGNAL \write_data[15]~input_o\ : std_logic;
SIGNAL \registers[18][15]~feeder_combout\ : std_logic;
SIGNAL \registers[18][15]~q\ : std_logic;
SIGNAL \registers[22][15]~feeder_combout\ : std_logic;
SIGNAL \registers[22][15]~q\ : std_logic;
SIGNAL \registers[26][15]~q\ : std_logic;
SIGNAL \registers[30][15]~q\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \registers[20][15]~q\ : std_logic;
SIGNAL \registers[16][15]~feeder_combout\ : std_logic;
SIGNAL \registers[16][15]~q\ : std_logic;
SIGNAL \registers[24][15]~q\ : std_logic;
SIGNAL \registers[28][15]~q\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \registers[17][15]~feeder_combout\ : std_logic;
SIGNAL \registers[17][15]~q\ : std_logic;
SIGNAL \registers[21][15]~feeder_combout\ : std_logic;
SIGNAL \registers[21][15]~q\ : std_logic;
SIGNAL \registers[25][15]~q\ : std_logic;
SIGNAL \registers[29][15]~q\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \registers[31][15]~q\ : std_logic;
SIGNAL \registers[19][15]~q\ : std_logic;
SIGNAL \registers[27][15]~q\ : std_logic;
SIGNAL \registers[23][15]~q\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \registers[11][15]~q\ : std_logic;
SIGNAL \registers[9][15]~q\ : std_logic;
SIGNAL \registers[10][15]~q\ : std_logic;
SIGNAL \registers[8][15]~feeder_combout\ : std_logic;
SIGNAL \registers[8][15]~q\ : std_logic;
SIGNAL \Mux16~5_combout\ : std_logic;
SIGNAL \registers[4][15]~q\ : std_logic;
SIGNAL \registers[7][15]~q\ : std_logic;
SIGNAL \registers[6][15]~q\ : std_logic;
SIGNAL \registers[5][15]~q\ : std_logic;
SIGNAL \Mux16~7_combout\ : std_logic;
SIGNAL \registers[13][15]~feeder_combout\ : std_logic;
SIGNAL \registers[13][15]~q\ : std_logic;
SIGNAL \registers[12][15]~feeder_combout\ : std_logic;
SIGNAL \registers[12][15]~q\ : std_logic;
SIGNAL \registers[14][15]~q\ : std_logic;
SIGNAL \registers[15][15]~q\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \registers[3][15]~q\ : std_logic;
SIGNAL \registers[0][15]~q\ : std_logic;
SIGNAL \registers[2][15]~q\ : std_logic;
SIGNAL \registers[1][15]~q\ : std_logic;
SIGNAL \Mux16~8_combout\ : std_logic;
SIGNAL \Mux16~9_combout\ : std_logic;
SIGNAL \Mux16~10_combout\ : std_logic;
SIGNAL \write_data[16]~input_o\ : std_logic;
SIGNAL \registers[15][16]~q\ : std_logic;
SIGNAL \registers[12][16]~q\ : std_logic;
SIGNAL \registers[14][16]~q\ : std_logic;
SIGNAL \registers[13][16]~q\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \registers[0][16]~q\ : std_logic;
SIGNAL \registers[1][16]~q\ : std_logic;
SIGNAL \registers[2][16]~q\ : std_logic;
SIGNAL \registers[3][16]~q\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \registers[4][16]~feeder_combout\ : std_logic;
SIGNAL \registers[4][16]~q\ : std_logic;
SIGNAL \registers[7][16]~q\ : std_logic;
SIGNAL \registers[6][16]~q\ : std_logic;
SIGNAL \registers[5][16]~q\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \registers[8][16]~q\ : std_logic;
SIGNAL \registers[11][16]~q\ : std_logic;
SIGNAL \registers[10][16]~q\ : std_logic;
SIGNAL \registers[9][16]~q\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \registers[30][16]~q\ : std_logic;
SIGNAL \registers[18][16]~feeder_combout\ : std_logic;
SIGNAL \registers[18][16]~q\ : std_logic;
SIGNAL \registers[26][16]~q\ : std_logic;
SIGNAL \registers[22][16]~q\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \registers[21][16]~q\ : std_logic;
SIGNAL \registers[29][16]~q\ : std_logic;
SIGNAL \registers[25][16]~q\ : std_logic;
SIGNAL \registers[17][16]~q\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \registers[31][16]~q\ : std_logic;
SIGNAL \registers[19][16]~q\ : std_logic;
SIGNAL \registers[27][16]~q\ : std_logic;
SIGNAL \registers[23][16]~feeder_combout\ : std_logic;
SIGNAL \registers[23][16]~q\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \registers[20][16]~q\ : std_logic;
SIGNAL \registers[28][16]~q\ : std_logic;
SIGNAL \registers[24][16]~q\ : std_logic;
SIGNAL \registers[16][16]~feeder_combout\ : std_logic;
SIGNAL \registers[16][16]~q\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~10_combout\ : std_logic;
SIGNAL \write_data[17]~input_o\ : std_logic;
SIGNAL \registers[19][17]~q\ : std_logic;
SIGNAL \registers[23][17]~q\ : std_logic;
SIGNAL \registers[27][17]~q\ : std_logic;
SIGNAL \registers[31][17]~q\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \registers[30][17]~q\ : std_logic;
SIGNAL \registers[18][17]~q\ : std_logic;
SIGNAL \registers[26][17]~q\ : std_logic;
SIGNAL \registers[22][17]~q\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \registers[16][17]~q\ : std_logic;
SIGNAL \registers[20][17]~feeder_combout\ : std_logic;
SIGNAL \registers[20][17]~q\ : std_logic;
SIGNAL \registers[24][17]~q\ : std_logic;
SIGNAL \registers[28][17]~q\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \registers[29][17]~q\ : std_logic;
SIGNAL \registers[21][17]~q\ : std_logic;
SIGNAL \registers[25][17]~q\ : std_logic;
SIGNAL \registers[17][17]~q\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \registers[12][17]~q\ : std_logic;
SIGNAL \registers[15][17]~q\ : std_logic;
SIGNAL \registers[13][17]~feeder_combout\ : std_logic;
SIGNAL \registers[13][17]~q\ : std_logic;
SIGNAL \registers[14][17]~q\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \registers[5][17]~feeder_combout\ : std_logic;
SIGNAL \registers[5][17]~q\ : std_logic;
SIGNAL \registers[7][17]~q\ : std_logic;
SIGNAL \registers[6][17]~q\ : std_logic;
SIGNAL \registers[4][17]~q\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \registers[1][17]~q\ : std_logic;
SIGNAL \registers[3][17]~q\ : std_logic;
SIGNAL \registers[2][17]~q\ : std_logic;
SIGNAL \registers[0][17]~q\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \registers[9][17]~q\ : std_logic;
SIGNAL \registers[11][17]~q\ : std_logic;
SIGNAL \registers[10][17]~q\ : std_logic;
SIGNAL \registers[8][17]~q\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~10_combout\ : std_logic;
SIGNAL \write_data[18]~input_o\ : std_logic;
SIGNAL \registers[4][18]~q\ : std_logic;
SIGNAL \registers[7][18]~q\ : std_logic;
SIGNAL \registers[6][18]~q\ : std_logic;
SIGNAL \registers[5][18]~feeder_combout\ : std_logic;
SIGNAL \registers[5][18]~q\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \registers[15][18]~q\ : std_logic;
SIGNAL \registers[12][18]~feeder_combout\ : std_logic;
SIGNAL \registers[12][18]~q\ : std_logic;
SIGNAL \registers[14][18]~q\ : std_logic;
SIGNAL \registers[13][18]~q\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \registers[3][18]~q\ : std_logic;
SIGNAL \registers[1][18]~q\ : std_logic;
SIGNAL \registers[0][18]~q\ : std_logic;
SIGNAL \registers[2][18]~q\ : std_logic;
SIGNAL \Mux13~8_combout\ : std_logic;
SIGNAL \Mux13~9_combout\ : std_logic;
SIGNAL \registers[18][18]~q\ : std_logic;
SIGNAL \registers[30][18]~q\ : std_logic;
SIGNAL \registers[26][18]~q\ : std_logic;
SIGNAL \registers[22][18]~feeder_combout\ : std_logic;
SIGNAL \registers[22][18]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \registers[17][18]~q\ : std_logic;
SIGNAL \registers[29][18]~q\ : std_logic;
SIGNAL \registers[25][18]~q\ : std_logic;
SIGNAL \registers[21][18]~q\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \registers[19][18]~feeder_combout\ : std_logic;
SIGNAL \registers[19][18]~q\ : std_logic;
SIGNAL \registers[31][18]~q\ : std_logic;
SIGNAL \registers[27][18]~q\ : std_logic;
SIGNAL \registers[23][18]~feeder_combout\ : std_logic;
SIGNAL \registers[23][18]~q\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \registers[28][18]~q\ : std_logic;
SIGNAL \registers[16][18]~feeder_combout\ : std_logic;
SIGNAL \registers[16][18]~q\ : std_logic;
SIGNAL \registers[24][18]~q\ : std_logic;
SIGNAL \registers[20][18]~feeder_combout\ : std_logic;
SIGNAL \registers[20][18]~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \registers[9][18]~q\ : std_logic;
SIGNAL \registers[11][18]~q\ : std_logic;
SIGNAL \registers[10][18]~q\ : std_logic;
SIGNAL \registers[8][18]~q\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux13~10_combout\ : std_logic;
SIGNAL \write_data[19]~input_o\ : std_logic;
SIGNAL \registers[15][19]~q\ : std_logic;
SIGNAL \registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \registers[12][19]~q\ : std_logic;
SIGNAL \registers[14][19]~q\ : std_logic;
SIGNAL \registers[13][19]~q\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \registers[5][19]~q\ : std_logic;
SIGNAL \registers[4][19]~feeder_combout\ : std_logic;
SIGNAL \registers[4][19]~q\ : std_logic;
SIGNAL \registers[7][19]~q\ : std_logic;
SIGNAL \registers[6][19]~q\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \registers[1][19]~q\ : std_logic;
SIGNAL \registers[3][19]~q\ : std_logic;
SIGNAL \registers[0][19]~q\ : std_logic;
SIGNAL \registers[2][19]~q\ : std_logic;
SIGNAL \Mux12~8_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \registers[9][19]~q\ : std_logic;
SIGNAL \registers[11][19]~q\ : std_logic;
SIGNAL \registers[10][19]~q\ : std_logic;
SIGNAL \registers[8][19]~q\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \registers[22][19]~q\ : std_logic;
SIGNAL \registers[30][19]~q\ : std_logic;
SIGNAL \registers[18][19]~q\ : std_logic;
SIGNAL \registers[26][19]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \registers[31][19]~q\ : std_logic;
SIGNAL \registers[19][19]~feeder_combout\ : std_logic;
SIGNAL \registers[19][19]~q\ : std_logic;
SIGNAL \registers[27][19]~q\ : std_logic;
SIGNAL \registers[23][19]~q\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \registers[17][19]~q\ : std_logic;
SIGNAL \registers[29][19]~q\ : std_logic;
SIGNAL \registers[25][19]~q\ : std_logic;
SIGNAL \registers[21][19]~q\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \registers[28][19]~q\ : std_logic;
SIGNAL \registers[16][19]~q\ : std_logic;
SIGNAL \registers[20][19]~q\ : std_logic;
SIGNAL \registers[24][19]~q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Mux12~10_combout\ : std_logic;
SIGNAL \write_data[20]~input_o\ : std_logic;
SIGNAL \registers[22][20]~q\ : std_logic;
SIGNAL \registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \registers[18][20]~q\ : std_logic;
SIGNAL \registers[30][20]~q\ : std_logic;
SIGNAL \registers[26][20]~q\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \registers[28][20]~q\ : std_logic;
SIGNAL \registers[20][20]~feeder_combout\ : std_logic;
SIGNAL \registers[20][20]~q\ : std_logic;
SIGNAL \registers[16][20]~q\ : std_logic;
SIGNAL \registers[24][20]~q\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \registers[31][20]~q\ : std_logic;
SIGNAL \registers[19][20]~q\ : std_logic;
SIGNAL \registers[27][20]~q\ : std_logic;
SIGNAL \registers[23][20]~q\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \registers[29][20]~q\ : std_logic;
SIGNAL \registers[21][20]~feeder_combout\ : std_logic;
SIGNAL \registers[21][20]~q\ : std_logic;
SIGNAL \registers[25][20]~q\ : std_logic;
SIGNAL \registers[17][20]~q\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \registers[0][20]~q\ : std_logic;
SIGNAL \registers[3][20]~q\ : std_logic;
SIGNAL \registers[2][20]~q\ : std_logic;
SIGNAL \registers[1][20]~feeder_combout\ : std_logic;
SIGNAL \registers[1][20]~q\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \registers[5][20]~q\ : std_logic;
SIGNAL \registers[4][20]~q\ : std_logic;
SIGNAL \registers[7][20]~q\ : std_logic;
SIGNAL \registers[6][20]~q\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \registers[12][20]~q\ : std_logic;
SIGNAL \registers[15][20]~q\ : std_logic;
SIGNAL \registers[14][20]~q\ : std_logic;
SIGNAL \registers[13][20]~q\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~9_combout\ : std_logic;
SIGNAL \registers[8][20]~q\ : std_logic;
SIGNAL \registers[9][20]~q\ : std_logic;
SIGNAL \registers[10][20]~q\ : std_logic;
SIGNAL \registers[11][20]~q\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Mux11~10_combout\ : std_logic;
SIGNAL \write_data[21]~input_o\ : std_logic;
SIGNAL \registers[3][21]~q\ : std_logic;
SIGNAL \registers[0][21]~q\ : std_logic;
SIGNAL \registers[2][21]~q\ : std_logic;
SIGNAL \registers[1][21]~feeder_combout\ : std_logic;
SIGNAL \registers[1][21]~q\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \registers[7][21]~q\ : std_logic;
SIGNAL \registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \registers[4][21]~q\ : std_logic;
SIGNAL \registers[6][21]~q\ : std_logic;
SIGNAL \registers[5][21]~q\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \registers[12][21]~q\ : std_logic;
SIGNAL \registers[13][21]~q\ : std_logic;
SIGNAL \registers[15][21]~q\ : std_logic;
SIGNAL \registers[14][21]~q\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \Mux10~9_combout\ : std_logic;
SIGNAL \registers[31][21]~q\ : std_logic;
SIGNAL \registers[19][21]~feeder_combout\ : std_logic;
SIGNAL \registers[19][21]~q\ : std_logic;
SIGNAL \registers[27][21]~q\ : std_logic;
SIGNAL \registers[23][21]~q\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \registers[22][21]~q\ : std_logic;
SIGNAL \registers[30][21]~q\ : std_logic;
SIGNAL \registers[26][21]~q\ : std_logic;
SIGNAL \registers[18][21]~feeder_combout\ : std_logic;
SIGNAL \registers[18][21]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \registers[17][21]~feeder_combout\ : std_logic;
SIGNAL \registers[17][21]~q\ : std_logic;
SIGNAL \registers[21][21]~feeder_combout\ : std_logic;
SIGNAL \registers[21][21]~q\ : std_logic;
SIGNAL \registers[25][21]~q\ : std_logic;
SIGNAL \registers[29][21]~q\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \registers[28][21]~q\ : std_logic;
SIGNAL \registers[16][21]~q\ : std_logic;
SIGNAL \registers[20][21]~feeder_combout\ : std_logic;
SIGNAL \registers[20][21]~q\ : std_logic;
SIGNAL \registers[24][21]~q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \registers[11][21]~q\ : std_logic;
SIGNAL \registers[8][21]~q\ : std_logic;
SIGNAL \registers[10][21]~q\ : std_logic;
SIGNAL \registers[9][21]~q\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~10_combout\ : std_logic;
SIGNAL \write_data[22]~input_o\ : std_logic;
SIGNAL \registers[18][22]~q\ : std_logic;
SIGNAL \registers[30][22]~q\ : std_logic;
SIGNAL \registers[26][22]~q\ : std_logic;
SIGNAL \registers[22][22]~feeder_combout\ : std_logic;
SIGNAL \registers[22][22]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \registers[20][22]~q\ : std_logic;
SIGNAL \registers[16][22]~q\ : std_logic;
SIGNAL \registers[24][22]~q\ : std_logic;
SIGNAL \registers[28][22]~q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \registers[31][22]~q\ : std_logic;
SIGNAL \registers[23][22]~q\ : std_logic;
SIGNAL \registers[27][22]~q\ : std_logic;
SIGNAL \registers[19][22]~q\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \registers[21][22]~q\ : std_logic;
SIGNAL \registers[29][22]~q\ : std_logic;
SIGNAL \registers[17][22]~q\ : std_logic;
SIGNAL \registers[25][22]~q\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \registers[7][22]~q\ : std_logic;
SIGNAL \registers[5][22]~feeder_combout\ : std_logic;
SIGNAL \registers[5][22]~q\ : std_logic;
SIGNAL \registers[6][22]~q\ : std_logic;
SIGNAL \registers[4][22]~q\ : std_logic;
SIGNAL \Mux9~7_combout\ : std_logic;
SIGNAL \registers[15][22]~q\ : std_logic;
SIGNAL \registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \registers[12][22]~q\ : std_logic;
SIGNAL \registers[14][22]~q\ : std_logic;
SIGNAL \registers[13][22]~q\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \registers[3][22]~q\ : std_logic;
SIGNAL \registers[1][22]~feeder_combout\ : std_logic;
SIGNAL \registers[1][22]~q\ : std_logic;
SIGNAL \registers[0][22]~q\ : std_logic;
SIGNAL \registers[2][22]~q\ : std_logic;
SIGNAL \Mux9~8_combout\ : std_logic;
SIGNAL \Mux9~9_combout\ : std_logic;
SIGNAL \registers[11][22]~q\ : std_logic;
SIGNAL \registers[8][22]~feeder_combout\ : std_logic;
SIGNAL \registers[8][22]~q\ : std_logic;
SIGNAL \registers[10][22]~q\ : std_logic;
SIGNAL \registers[9][22]~q\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \Mux9~10_combout\ : std_logic;
SIGNAL \write_data[23]~input_o\ : std_logic;
SIGNAL \registers[29][23]~q\ : std_logic;
SIGNAL \registers[17][23]~feeder_combout\ : std_logic;
SIGNAL \registers[17][23]~q\ : std_logic;
SIGNAL \registers[21][23]~feeder_combout\ : std_logic;
SIGNAL \registers[21][23]~q\ : std_logic;
SIGNAL \registers[25][23]~q\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \registers[22][23]~feeder_combout\ : std_logic;
SIGNAL \registers[22][23]~q\ : std_logic;
SIGNAL \registers[30][23]~q\ : std_logic;
SIGNAL \registers[26][23]~q\ : std_logic;
SIGNAL \registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \registers[18][23]~q\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \registers[19][23]~q\ : std_logic;
SIGNAL \registers[31][23]~q\ : std_logic;
SIGNAL \registers[23][23]~q\ : std_logic;
SIGNAL \registers[27][23]~q\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \registers[28][23]~q\ : std_logic;
SIGNAL \registers[20][23]~q\ : std_logic;
SIGNAL \registers[24][23]~q\ : std_logic;
SIGNAL \registers[16][23]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \registers[12][23]~q\ : std_logic;
SIGNAL \registers[13][23]~feeder_combout\ : std_logic;
SIGNAL \registers[13][23]~q\ : std_logic;
SIGNAL \registers[14][23]~q\ : std_logic;
SIGNAL \registers[15][23]~q\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \registers[7][23]~q\ : std_logic;
SIGNAL \registers[4][23]~q\ : std_logic;
SIGNAL \registers[6][23]~q\ : std_logic;
SIGNAL \registers[5][23]~q\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \registers[1][23]~q\ : std_logic;
SIGNAL \registers[0][23]~feeder_combout\ : std_logic;
SIGNAL \registers[0][23]~q\ : std_logic;
SIGNAL \registers[3][23]~q\ : std_logic;
SIGNAL \registers[2][23]~q\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \registers[8][23]~q\ : std_logic;
SIGNAL \registers[11][23]~q\ : std_logic;
SIGNAL \registers[10][23]~q\ : std_logic;
SIGNAL \registers[9][23]~q\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~10_combout\ : std_logic;
SIGNAL \write_data[24]~input_o\ : std_logic;
SIGNAL \registers[0][24]~q\ : std_logic;
SIGNAL \registers[3][24]~q\ : std_logic;
SIGNAL \registers[1][24]~q\ : std_logic;
SIGNAL \registers[2][24]~q\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \registers[5][24]~feeder_combout\ : std_logic;
SIGNAL \registers[5][24]~q\ : std_logic;
SIGNAL \registers[7][24]~q\ : std_logic;
SIGNAL \registers[6][24]~q\ : std_logic;
SIGNAL \registers[4][24]~q\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \registers[15][24]~q\ : std_logic;
SIGNAL \registers[13][24]~q\ : std_logic;
SIGNAL \registers[14][24]~q\ : std_logic;
SIGNAL \registers[12][24]~feeder_combout\ : std_logic;
SIGNAL \registers[12][24]~q\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \registers[8][24]~feeder_combout\ : std_logic;
SIGNAL \registers[8][24]~q\ : std_logic;
SIGNAL \registers[9][24]~q\ : std_logic;
SIGNAL \registers[10][24]~q\ : std_logic;
SIGNAL \registers[11][24]~q\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \registers[30][24]~q\ : std_logic;
SIGNAL \registers[22][24]~q\ : std_logic;
SIGNAL \registers[26][24]~q\ : std_logic;
SIGNAL \registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \registers[18][24]~q\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \registers[31][24]~q\ : std_logic;
SIGNAL \registers[23][24]~feeder_combout\ : std_logic;
SIGNAL \registers[23][24]~q\ : std_logic;
SIGNAL \registers[27][24]~q\ : std_logic;
SIGNAL \registers[19][24]~q\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \registers[29][24]~q\ : std_logic;
SIGNAL \registers[21][24]~q\ : std_logic;
SIGNAL \registers[17][24]~q\ : std_logic;
SIGNAL \registers[25][24]~q\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \registers[28][24]~q\ : std_logic;
SIGNAL \registers[16][24]~q\ : std_logic;
SIGNAL \registers[24][24]~q\ : std_logic;
SIGNAL \registers[20][24]~q\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \Mux7~10_combout\ : std_logic;
SIGNAL \write_data[25]~input_o\ : std_logic;
SIGNAL \registers[28][25]~q\ : std_logic;
SIGNAL \registers[16][25]~q\ : std_logic;
SIGNAL \registers[24][25]~q\ : std_logic;
SIGNAL \registers[20][25]~feeder_combout\ : std_logic;
SIGNAL \registers[20][25]~q\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \registers[21][25]~feeder_combout\ : std_logic;
SIGNAL \registers[21][25]~q\ : std_logic;
SIGNAL \registers[29][25]~q\ : std_logic;
SIGNAL \registers[25][25]~q\ : std_logic;
SIGNAL \registers[17][25]~q\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \registers[30][25]~q\ : std_logic;
SIGNAL \registers[22][25]~feeder_combout\ : std_logic;
SIGNAL \registers[22][25]~q\ : std_logic;
SIGNAL \registers[26][25]~q\ : std_logic;
SIGNAL \registers[18][25]~q\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \registers[23][25]~q\ : std_logic;
SIGNAL \registers[19][25]~q\ : std_logic;
SIGNAL \registers[27][25]~q\ : std_logic;
SIGNAL \registers[31][25]~q\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \registers[7][25]~q\ : std_logic;
SIGNAL \registers[4][25]~feeder_combout\ : std_logic;
SIGNAL \registers[4][25]~q\ : std_logic;
SIGNAL \registers[6][25]~q\ : std_logic;
SIGNAL \registers[5][25]~feeder_combout\ : std_logic;
SIGNAL \registers[5][25]~q\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \registers[15][25]~q\ : std_logic;
SIGNAL \registers[12][25]~q\ : std_logic;
SIGNAL \registers[14][25]~q\ : std_logic;
SIGNAL \registers[13][25]~q\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \registers[3][25]~q\ : std_logic;
SIGNAL \registers[1][25]~q\ : std_logic;
SIGNAL \registers[2][25]~q\ : std_logic;
SIGNAL \registers[0][25]~q\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \registers[8][25]~q\ : std_logic;
SIGNAL \registers[11][25]~q\ : std_logic;
SIGNAL \registers[10][25]~q\ : std_logic;
SIGNAL \registers[9][25]~q\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \Mux6~10_combout\ : std_logic;
SIGNAL \write_data[26]~input_o\ : std_logic;
SIGNAL \registers[23][26]~q\ : std_logic;
SIGNAL \registers[31][26]~q\ : std_logic;
SIGNAL \registers[27][26]~q\ : std_logic;
SIGNAL \registers[19][26]~feeder_combout\ : std_logic;
SIGNAL \registers[19][26]~q\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \registers[21][26]~q\ : std_logic;
SIGNAL \registers[29][26]~q\ : std_logic;
SIGNAL \registers[25][26]~q\ : std_logic;
SIGNAL \registers[17][26]~q\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \registers[30][26]~q\ : std_logic;
SIGNAL \registers[22][26]~q\ : std_logic;
SIGNAL \registers[26][26]~q\ : std_logic;
SIGNAL \registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \registers[18][26]~q\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \registers[28][26]~q\ : std_logic;
SIGNAL \registers[20][26]~feeder_combout\ : std_logic;
SIGNAL \registers[20][26]~q\ : std_logic;
SIGNAL \registers[24][26]~q\ : std_logic;
SIGNAL \registers[16][26]~feeder_combout\ : std_logic;
SIGNAL \registers[16][26]~q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \registers[8][26]~feeder_combout\ : std_logic;
SIGNAL \registers[8][26]~q\ : std_logic;
SIGNAL \registers[11][26]~q\ : std_logic;
SIGNAL \registers[10][26]~q\ : std_logic;
SIGNAL \registers[9][26]~feeder_combout\ : std_logic;
SIGNAL \registers[9][26]~q\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \registers[3][26]~q\ : std_logic;
SIGNAL \registers[0][26]~feeder_combout\ : std_logic;
SIGNAL \registers[0][26]~q\ : std_logic;
SIGNAL \registers[2][26]~q\ : std_logic;
SIGNAL \registers[1][26]~feeder_combout\ : std_logic;
SIGNAL \registers[1][26]~q\ : std_logic;
SIGNAL \Mux5~8_combout\ : std_logic;
SIGNAL \registers[7][26]~q\ : std_logic;
SIGNAL \registers[5][26]~q\ : std_logic;
SIGNAL \registers[4][26]~q\ : std_logic;
SIGNAL \registers[6][26]~q\ : std_logic;
SIGNAL \Mux5~7_combout\ : std_logic;
SIGNAL \registers[15][26]~q\ : std_logic;
SIGNAL \registers[12][26]~feeder_combout\ : std_logic;
SIGNAL \registers[12][26]~q\ : std_logic;
SIGNAL \registers[14][26]~q\ : std_logic;
SIGNAL \registers[13][26]~feeder_combout\ : std_logic;
SIGNAL \registers[13][26]~q\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \Mux5~9_combout\ : std_logic;
SIGNAL \Mux5~10_combout\ : std_logic;
SIGNAL \write_data[27]~input_o\ : std_logic;
SIGNAL \registers[11][27]~q\ : std_logic;
SIGNAL \registers[9][27]~q\ : std_logic;
SIGNAL \registers[10][27]~q\ : std_logic;
SIGNAL \registers[8][27]~q\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \registers[31][27]~q\ : std_logic;
SIGNAL \registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \registers[23][27]~q\ : std_logic;
SIGNAL \registers[27][27]~q\ : std_logic;
SIGNAL \registers[19][27]~feeder_combout\ : std_logic;
SIGNAL \registers[19][27]~q\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \registers[17][27]~q\ : std_logic;
SIGNAL \registers[29][27]~q\ : std_logic;
SIGNAL \registers[25][27]~q\ : std_logic;
SIGNAL \registers[21][27]~feeder_combout\ : std_logic;
SIGNAL \registers[21][27]~q\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \registers[18][27]~feeder_combout\ : std_logic;
SIGNAL \registers[18][27]~q\ : std_logic;
SIGNAL \registers[22][27]~q\ : std_logic;
SIGNAL \registers[26][27]~q\ : std_logic;
SIGNAL \registers[30][27]~q\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \registers[28][27]~q\ : std_logic;
SIGNAL \registers[16][27]~feeder_combout\ : std_logic;
SIGNAL \registers[16][27]~q\ : std_logic;
SIGNAL \registers[24][27]~q\ : std_logic;
SIGNAL \registers[20][27]~feeder_combout\ : std_logic;
SIGNAL \registers[20][27]~q\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \registers[4][27]~q\ : std_logic;
SIGNAL \registers[5][27]~q\ : std_logic;
SIGNAL \registers[6][27]~q\ : std_logic;
SIGNAL \registers[7][27]~q\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \registers[1][27]~q\ : std_logic;
SIGNAL \registers[0][27]~q\ : std_logic;
SIGNAL \registers[2][27]~q\ : std_logic;
SIGNAL \registers[3][27]~q\ : std_logic;
SIGNAL \Mux4~8_combout\ : std_logic;
SIGNAL \registers[15][27]~q\ : std_logic;
SIGNAL \registers[13][27]~q\ : std_logic;
SIGNAL \registers[14][27]~q\ : std_logic;
SIGNAL \registers[12][27]~feeder_combout\ : std_logic;
SIGNAL \registers[12][27]~q\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \Mux4~9_combout\ : std_logic;
SIGNAL \Mux4~10_combout\ : std_logic;
SIGNAL \write_data[28]~input_o\ : std_logic;
SIGNAL \registers[25][28]~q\ : std_logic;
SIGNAL \registers[29][28]~q\ : std_logic;
SIGNAL \registers[21][28]~q\ : std_logic;
SIGNAL \registers[17][28]~q\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \registers[30][28]~q\ : std_logic;
SIGNAL \registers[18][28]~q\ : std_logic;
SIGNAL \registers[26][28]~q\ : std_logic;
SIGNAL \registers[22][28]~feeder_combout\ : std_logic;
SIGNAL \registers[22][28]~q\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \registers[31][28]~q\ : std_logic;
SIGNAL \registers[19][28]~q\ : std_logic;
SIGNAL \registers[23][28]~q\ : std_logic;
SIGNAL \registers[27][28]~q\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \registers[20][28]~q\ : std_logic;
SIGNAL \registers[28][28]~q\ : std_logic;
SIGNAL \registers[24][28]~q\ : std_logic;
SIGNAL \registers[16][28]~q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \registers[8][28]~q\ : std_logic;
SIGNAL \registers[11][28]~q\ : std_logic;
SIGNAL \registers[10][28]~q\ : std_logic;
SIGNAL \registers[9][28]~q\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \registers[12][28]~q\ : std_logic;
SIGNAL \registers[15][28]~q\ : std_logic;
SIGNAL \registers[14][28]~q\ : std_logic;
SIGNAL \registers[13][28]~q\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \registers[3][28]~q\ : std_logic;
SIGNAL \registers[0][28]~q\ : std_logic;
SIGNAL \registers[2][28]~q\ : std_logic;
SIGNAL \registers[1][28]~q\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \registers[4][28]~q\ : std_logic;
SIGNAL \registers[5][28]~feeder_combout\ : std_logic;
SIGNAL \registers[5][28]~q\ : std_logic;
SIGNAL \registers[6][28]~q\ : std_logic;
SIGNAL \registers[7][28]~q\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \write_data[29]~input_o\ : std_logic;
SIGNAL \registers[11][29]~q\ : std_logic;
SIGNAL \registers[9][29]~q\ : std_logic;
SIGNAL \registers[8][29]~q\ : std_logic;
SIGNAL \registers[10][29]~q\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \registers[22][29]~feeder_combout\ : std_logic;
SIGNAL \registers[22][29]~q\ : std_logic;
SIGNAL \registers[30][29]~q\ : std_logic;
SIGNAL \registers[26][29]~q\ : std_logic;
SIGNAL \registers[18][29]~q\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \registers[23][29]~feeder_combout\ : std_logic;
SIGNAL \registers[23][29]~q\ : std_logic;
SIGNAL \registers[31][29]~q\ : std_logic;
SIGNAL \registers[27][29]~q\ : std_logic;
SIGNAL \registers[19][29]~q\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \registers[28][29]~q\ : std_logic;
SIGNAL \registers[16][29]~q\ : std_logic;
SIGNAL \registers[20][29]~q\ : std_logic;
SIGNAL \registers[24][29]~q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \registers[21][29]~q\ : std_logic;
SIGNAL \registers[29][29]~q\ : std_logic;
SIGNAL \registers[25][29]~q\ : std_logic;
SIGNAL \registers[17][29]~feeder_combout\ : std_logic;
SIGNAL \registers[17][29]~q\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \registers[4][29]~q\ : std_logic;
SIGNAL \registers[7][29]~q\ : std_logic;
SIGNAL \registers[5][29]~q\ : std_logic;
SIGNAL \registers[6][29]~q\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \registers[12][29]~q\ : std_logic;
SIGNAL \registers[15][29]~q\ : std_logic;
SIGNAL \registers[14][29]~q\ : std_logic;
SIGNAL \registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \registers[13][29]~q\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \registers[1][29]~q\ : std_logic;
SIGNAL \registers[3][29]~q\ : std_logic;
SIGNAL \registers[0][29]~q\ : std_logic;
SIGNAL \registers[2][29]~q\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \Mux2~10_combout\ : std_logic;
SIGNAL \write_data[30]~input_o\ : std_logic;
SIGNAL \registers[8][30]~q\ : std_logic;
SIGNAL \registers[11][30]~q\ : std_logic;
SIGNAL \registers[10][30]~q\ : std_logic;
SIGNAL \registers[9][30]~q\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \registers[30][30]~q\ : std_logic;
SIGNAL \registers[18][30]~q\ : std_logic;
SIGNAL \registers[26][30]~q\ : std_logic;
SIGNAL \registers[22][30]~q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \registers[31][30]~q\ : std_logic;
SIGNAL \registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \registers[23][30]~q\ : std_logic;
SIGNAL \registers[27][30]~q\ : std_logic;
SIGNAL \registers[19][30]~feeder_combout\ : std_logic;
SIGNAL \registers[19][30]~q\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \registers[21][30]~feeder_combout\ : std_logic;
SIGNAL \registers[21][30]~q\ : std_logic;
SIGNAL \registers[29][30]~q\ : std_logic;
SIGNAL \registers[25][30]~q\ : std_logic;
SIGNAL \registers[17][30]~feeder_combout\ : std_logic;
SIGNAL \registers[17][30]~q\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \registers[16][30]~q\ : std_logic;
SIGNAL \registers[20][30]~q\ : std_logic;
SIGNAL \registers[24][30]~q\ : std_logic;
SIGNAL \registers[28][30]~q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \registers[12][30]~q\ : std_logic;
SIGNAL \registers[15][30]~q\ : std_logic;
SIGNAL \registers[14][30]~q\ : std_logic;
SIGNAL \registers[13][30]~feeder_combout\ : std_logic;
SIGNAL \registers[13][30]~q\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \registers[3][30]~q\ : std_logic;
SIGNAL \registers[1][30]~q\ : std_logic;
SIGNAL \registers[0][30]~q\ : std_logic;
SIGNAL \registers[2][30]~q\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \registers[7][30]~q\ : std_logic;
SIGNAL \registers[5][30]~q\ : std_logic;
SIGNAL \registers[6][30]~q\ : std_logic;
SIGNAL \registers[4][30]~q\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \write_data[31]~input_o\ : std_logic;
SIGNAL \registers[30][31]~q\ : std_logic;
SIGNAL \registers[18][31]~q\ : std_logic;
SIGNAL \registers[26][31]~q\ : std_logic;
SIGNAL \registers[22][31]~feeder_combout\ : std_logic;
SIGNAL \registers[22][31]~q\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \registers[23][31]~q\ : std_logic;
SIGNAL \registers[31][31]~q\ : std_logic;
SIGNAL \registers[27][31]~q\ : std_logic;
SIGNAL \registers[19][31]~feeder_combout\ : std_logic;
SIGNAL \registers[19][31]~q\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \registers[28][31]~q\ : std_logic;
SIGNAL \registers[16][31]~q\ : std_logic;
SIGNAL \registers[24][31]~q\ : std_logic;
SIGNAL \registers[20][31]~feeder_combout\ : std_logic;
SIGNAL \registers[20][31]~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \registers[29][31]~q\ : std_logic;
SIGNAL \registers[17][31]~feeder_combout\ : std_logic;
SIGNAL \registers[17][31]~q\ : std_logic;
SIGNAL \registers[21][31]~feeder_combout\ : std_logic;
SIGNAL \registers[21][31]~q\ : std_logic;
SIGNAL \registers[25][31]~q\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \registers[8][31]~q\ : std_logic;
SIGNAL \registers[9][31]~feeder_combout\ : std_logic;
SIGNAL \registers[9][31]~q\ : std_logic;
SIGNAL \registers[11][31]~q\ : std_logic;
SIGNAL \registers[10][31]~q\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \registers[3][31]~q\ : std_logic;
SIGNAL \registers[1][31]~feeder_combout\ : std_logic;
SIGNAL \registers[1][31]~q\ : std_logic;
SIGNAL \registers[2][31]~q\ : std_logic;
SIGNAL \registers[0][31]~q\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \registers[13][31]~q\ : std_logic;
SIGNAL \registers[15][31]~q\ : std_logic;
SIGNAL \registers[14][31]~q\ : std_logic;
SIGNAL \registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \registers[12][31]~q\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \registers[4][31]~q\ : std_logic;
SIGNAL \registers[5][31]~q\ : std_logic;
SIGNAL \registers[7][31]~q\ : std_logic;
SIGNAL \registers[6][31]~q\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \read_reg2[4]~input_o\ : std_logic;
SIGNAL \read_reg2[2]~input_o\ : std_logic;
SIGNAL \read_reg2[3]~input_o\ : std_logic;
SIGNAL \Mux63~6_combout\ : std_logic;
SIGNAL \read_reg2[0]~input_o\ : std_logic;
SIGNAL \read_reg2[1]~input_o\ : std_logic;
SIGNAL \Mux63~9_combout\ : std_logic;
SIGNAL \Mux63~8_combout\ : std_logic;
SIGNAL \Mux63~7_combout\ : std_logic;
SIGNAL \Mux63~10_combout\ : std_logic;
SIGNAL \Mux63~2_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Mux63~3_combout\ : std_logic;
SIGNAL \Mux63~1_combout\ : std_logic;
SIGNAL \Mux63~4_combout\ : std_logic;
SIGNAL \Mux63~5_combout\ : std_logic;
SIGNAL \Mux63~11_combout\ : std_logic;
SIGNAL \Mux62~5_combout\ : std_logic;
SIGNAL \Mux62~3_combout\ : std_logic;
SIGNAL \Mux62~1_combout\ : std_logic;
SIGNAL \Mux62~2_combout\ : std_logic;
SIGNAL \Mux62~0_combout\ : std_logic;
SIGNAL \Mux62~4_combout\ : std_logic;
SIGNAL \Mux62~7_combout\ : std_logic;
SIGNAL \Mux62~6_combout\ : std_logic;
SIGNAL \Mux62~8_combout\ : std_logic;
SIGNAL \Mux62~9_combout\ : std_logic;
SIGNAL \Mux62~10_combout\ : std_logic;
SIGNAL \Mux61~6_combout\ : std_logic;
SIGNAL \Mux61~8_combout\ : std_logic;
SIGNAL \Mux61~7_combout\ : std_logic;
SIGNAL \Mux61~9_combout\ : std_logic;
SIGNAL \Mux61~5_combout\ : std_logic;
SIGNAL \Mux61~1_combout\ : std_logic;
SIGNAL \Mux61~2_combout\ : std_logic;
SIGNAL \Mux61~0_combout\ : std_logic;
SIGNAL \Mux61~3_combout\ : std_logic;
SIGNAL \Mux61~4_combout\ : std_logic;
SIGNAL \Mux61~10_combout\ : std_logic;
SIGNAL \Mux60~1_combout\ : std_logic;
SIGNAL \Mux60~2_combout\ : std_logic;
SIGNAL \Mux60~3_combout\ : std_logic;
SIGNAL \Mux60~0_combout\ : std_logic;
SIGNAL \Mux60~4_combout\ : std_logic;
SIGNAL \Mux60~5_combout\ : std_logic;
SIGNAL \Mux60~7_combout\ : std_logic;
SIGNAL \Mux60~8_combout\ : std_logic;
SIGNAL \Mux60~6_combout\ : std_logic;
SIGNAL \Mux60~9_combout\ : std_logic;
SIGNAL \Mux60~10_combout\ : std_logic;
SIGNAL \Mux59~5_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Mux59~3_combout\ : std_logic;
SIGNAL \Mux59~2_combout\ : std_logic;
SIGNAL \Mux59~1_combout\ : std_logic;
SIGNAL \Mux59~4_combout\ : std_logic;
SIGNAL \Mux59~8_combout\ : std_logic;
SIGNAL \Mux59~7_combout\ : std_logic;
SIGNAL \Mux59~6_combout\ : std_logic;
SIGNAL \Mux59~9_combout\ : std_logic;
SIGNAL \Mux59~10_combout\ : std_logic;
SIGNAL \Mux58~1_combout\ : std_logic;
SIGNAL \Mux58~2_combout\ : std_logic;
SIGNAL \Mux58~3_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Mux58~4_combout\ : std_logic;
SIGNAL \Mux58~5_combout\ : std_logic;
SIGNAL \Mux58~7_combout\ : std_logic;
SIGNAL \Mux58~8_combout\ : std_logic;
SIGNAL \Mux58~6_combout\ : std_logic;
SIGNAL \Mux58~9_combout\ : std_logic;
SIGNAL \Mux58~10_combout\ : std_logic;
SIGNAL \Mux57~2_combout\ : std_logic;
SIGNAL \Mux57~1_combout\ : std_logic;
SIGNAL \Mux57~3_combout\ : std_logic;
SIGNAL \Mux57~0_combout\ : std_logic;
SIGNAL \Mux57~4_combout\ : std_logic;
SIGNAL \Mux57~8_combout\ : std_logic;
SIGNAL \Mux57~7_combout\ : std_logic;
SIGNAL \Mux57~6_combout\ : std_logic;
SIGNAL \Mux57~9_combout\ : std_logic;
SIGNAL \Mux57~5_combout\ : std_logic;
SIGNAL \Mux57~10_combout\ : std_logic;
SIGNAL \Mux56~5_combout\ : std_logic;
SIGNAL \Mux56~6_combout\ : std_logic;
SIGNAL \Mux56~7_combout\ : std_logic;
SIGNAL \Mux56~8_combout\ : std_logic;
SIGNAL \Mux56~9_combout\ : std_logic;
SIGNAL \Mux56~2_combout\ : std_logic;
SIGNAL \Mux56~3_combout\ : std_logic;
SIGNAL \Mux56~1_combout\ : std_logic;
SIGNAL \Mux56~0_combout\ : std_logic;
SIGNAL \Mux56~4_combout\ : std_logic;
SIGNAL \Mux56~10_combout\ : std_logic;
SIGNAL \Mux55~5_combout\ : std_logic;
SIGNAL \Mux55~2_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Mux55~3_combout\ : std_logic;
SIGNAL \Mux55~1_combout\ : std_logic;
SIGNAL \Mux55~4_combout\ : std_logic;
SIGNAL \Mux55~8_combout\ : std_logic;
SIGNAL \Mux55~7_combout\ : std_logic;
SIGNAL \Mux55~6_combout\ : std_logic;
SIGNAL \Mux55~9_combout\ : std_logic;
SIGNAL \Mux55~10_combout\ : std_logic;
SIGNAL \Mux54~5_combout\ : std_logic;
SIGNAL \Mux54~6_combout\ : std_logic;
SIGNAL \Mux54~7_combout\ : std_logic;
SIGNAL \Mux54~8_combout\ : std_logic;
SIGNAL \Mux54~9_combout\ : std_logic;
SIGNAL \Mux54~1_combout\ : std_logic;
SIGNAL \Mux54~3_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux54~2_combout\ : std_logic;
SIGNAL \Mux54~4_combout\ : std_logic;
SIGNAL \Mux54~10_combout\ : std_logic;
SIGNAL \Mux53~1_combout\ : std_logic;
SIGNAL \Mux53~3_combout\ : std_logic;
SIGNAL \Mux53~2_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux53~4_combout\ : std_logic;
SIGNAL \Mux53~7_combout\ : std_logic;
SIGNAL \Mux53~6_combout\ : std_logic;
SIGNAL \Mux53~8_combout\ : std_logic;
SIGNAL \Mux53~9_combout\ : std_logic;
SIGNAL \Mux53~5_combout\ : std_logic;
SIGNAL \Mux53~10_combout\ : std_logic;
SIGNAL \Mux52~6_combout\ : std_logic;
SIGNAL \Mux52~8_combout\ : std_logic;
SIGNAL \Mux52~7_combout\ : std_logic;
SIGNAL \Mux52~9_combout\ : std_logic;
SIGNAL \Mux52~5_combout\ : std_logic;
SIGNAL \Mux52~3_combout\ : std_logic;
SIGNAL \Mux52~2_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux52~1_combout\ : std_logic;
SIGNAL \Mux52~4_combout\ : std_logic;
SIGNAL \Mux52~10_combout\ : std_logic;
SIGNAL \Mux51~5_combout\ : std_logic;
SIGNAL \Mux51~7_combout\ : std_logic;
SIGNAL \Mux51~8_combout\ : std_logic;
SIGNAL \Mux51~6_combout\ : std_logic;
SIGNAL \Mux51~9_combout\ : std_logic;
SIGNAL \Mux51~1_combout\ : std_logic;
SIGNAL \Mux51~3_combout\ : std_logic;
SIGNAL \Mux51~2_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Mux51~4_combout\ : std_logic;
SIGNAL \Mux51~10_combout\ : std_logic;
SIGNAL \Mux50~2_combout\ : std_logic;
SIGNAL \Mux50~1_combout\ : std_logic;
SIGNAL \Mux50~3_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Mux50~4_combout\ : std_logic;
SIGNAL \Mux50~5_combout\ : std_logic;
SIGNAL \Mux50~8_combout\ : std_logic;
SIGNAL \Mux50~7_combout\ : std_logic;
SIGNAL \Mux50~6_combout\ : std_logic;
SIGNAL \Mux50~9_combout\ : std_logic;
SIGNAL \Mux50~10_combout\ : std_logic;
SIGNAL \Mux49~3_combout\ : std_logic;
SIGNAL \Mux49~1_combout\ : std_logic;
SIGNAL \Mux49~2_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Mux49~4_combout\ : std_logic;
SIGNAL \Mux49~8_combout\ : std_logic;
SIGNAL \Mux49~6_combout\ : std_logic;
SIGNAL \Mux49~7_combout\ : std_logic;
SIGNAL \Mux49~9_combout\ : std_logic;
SIGNAL \Mux49~5_combout\ : std_logic;
SIGNAL \Mux49~10_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux48~1_combout\ : std_logic;
SIGNAL \Mux48~3_combout\ : std_logic;
SIGNAL \Mux48~2_combout\ : std_logic;
SIGNAL \Mux48~4_combout\ : std_logic;
SIGNAL \Mux48~6_combout\ : std_logic;
SIGNAL \Mux48~7_combout\ : std_logic;
SIGNAL \Mux48~8_combout\ : std_logic;
SIGNAL \Mux48~9_combout\ : std_logic;
SIGNAL \Mux48~5_combout\ : std_logic;
SIGNAL \Mux48~10_combout\ : std_logic;
SIGNAL \Mux47~3_combout\ : std_logic;
SIGNAL \Mux47~1_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux47~2_combout\ : std_logic;
SIGNAL \Mux47~4_combout\ : std_logic;
SIGNAL \Mux47~5_combout\ : std_logic;
SIGNAL \Mux47~7_combout\ : std_logic;
SIGNAL \Mux47~6_combout\ : std_logic;
SIGNAL \Mux47~8_combout\ : std_logic;
SIGNAL \Mux47~9_combout\ : std_logic;
SIGNAL \Mux47~10_combout\ : std_logic;
SIGNAL \Mux46~8_combout\ : std_logic;
SIGNAL \Mux46~6_combout\ : std_logic;
SIGNAL \Mux46~7_combout\ : std_logic;
SIGNAL \Mux46~9_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux46~3_combout\ : std_logic;
SIGNAL \Mux46~1_combout\ : std_logic;
SIGNAL \Mux46~2_combout\ : std_logic;
SIGNAL \Mux46~4_combout\ : std_logic;
SIGNAL \Mux46~5_combout\ : std_logic;
SIGNAL \Mux46~10_combout\ : std_logic;
SIGNAL \Mux45~7_combout\ : std_logic;
SIGNAL \Mux45~6_combout\ : std_logic;
SIGNAL \Mux45~8_combout\ : std_logic;
SIGNAL \Mux45~9_combout\ : std_logic;
SIGNAL \Mux45~5_combout\ : std_logic;
SIGNAL \Mux45~2_combout\ : std_logic;
SIGNAL \Mux45~1_combout\ : std_logic;
SIGNAL \Mux45~3_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux45~4_combout\ : std_logic;
SIGNAL \Mux45~10_combout\ : std_logic;
SIGNAL \Mux44~2_combout\ : std_logic;
SIGNAL \Mux44~3_combout\ : std_logic;
SIGNAL \Mux44~1_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux44~4_combout\ : std_logic;
SIGNAL \Mux44~5_combout\ : std_logic;
SIGNAL \Mux44~6_combout\ : std_logic;
SIGNAL \Mux44~7_combout\ : std_logic;
SIGNAL \Mux44~8_combout\ : std_logic;
SIGNAL \Mux44~9_combout\ : std_logic;
SIGNAL \Mux44~10_combout\ : std_logic;
SIGNAL \Mux43~6_combout\ : std_logic;
SIGNAL \Mux43~7_combout\ : std_logic;
SIGNAL \Mux43~8_combout\ : std_logic;
SIGNAL \Mux43~9_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux43~3_combout\ : std_logic;
SIGNAL \Mux43~2_combout\ : std_logic;
SIGNAL \Mux43~1_combout\ : std_logic;
SIGNAL \Mux43~4_combout\ : std_logic;
SIGNAL \Mux43~5_combout\ : std_logic;
SIGNAL \Mux43~10_combout\ : std_logic;
SIGNAL \Mux42~7_combout\ : std_logic;
SIGNAL \Mux42~8_combout\ : std_logic;
SIGNAL \Mux42~6_combout\ : std_logic;
SIGNAL \Mux42~9_combout\ : std_logic;
SIGNAL \Mux42~2_combout\ : std_logic;
SIGNAL \Mux42~1_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \Mux42~3_combout\ : std_logic;
SIGNAL \Mux42~4_combout\ : std_logic;
SIGNAL \Mux42~5_combout\ : std_logic;
SIGNAL \Mux42~10_combout\ : std_logic;
SIGNAL \Mux41~2_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Mux41~3_combout\ : std_logic;
SIGNAL \Mux41~1_combout\ : std_logic;
SIGNAL \Mux41~4_combout\ : std_logic;
SIGNAL \Mux41~7_combout\ : std_logic;
SIGNAL \Mux41~6_combout\ : std_logic;
SIGNAL \Mux41~8_combout\ : std_logic;
SIGNAL \Mux41~9_combout\ : std_logic;
SIGNAL \Mux41~5_combout\ : std_logic;
SIGNAL \Mux41~10_combout\ : std_logic;
SIGNAL \Mux40~5_combout\ : std_logic;
SIGNAL \Mux40~1_combout\ : std_logic;
SIGNAL \Mux40~3_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux40~2_combout\ : std_logic;
SIGNAL \Mux40~4_combout\ : std_logic;
SIGNAL \Mux40~8_combout\ : std_logic;
SIGNAL \Mux40~7_combout\ : std_logic;
SIGNAL \Mux40~6_combout\ : std_logic;
SIGNAL \Mux40~9_combout\ : std_logic;
SIGNAL \Mux40~10_combout\ : std_logic;
SIGNAL \Mux39~8_combout\ : std_logic;
SIGNAL \Mux39~7_combout\ : std_logic;
SIGNAL \Mux39~6_combout\ : std_logic;
SIGNAL \Mux39~9_combout\ : std_logic;
SIGNAL \Mux39~5_combout\ : std_logic;
SIGNAL \Mux39~1_combout\ : std_logic;
SIGNAL \Mux39~3_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Mux39~2_combout\ : std_logic;
SIGNAL \Mux39~4_combout\ : std_logic;
SIGNAL \Mux39~10_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux38~2_combout\ : std_logic;
SIGNAL \Mux38~3_combout\ : std_logic;
SIGNAL \Mux38~1_combout\ : std_logic;
SIGNAL \Mux38~4_combout\ : std_logic;
SIGNAL \Mux38~5_combout\ : std_logic;
SIGNAL \Mux38~6_combout\ : std_logic;
SIGNAL \Mux38~8_combout\ : std_logic;
SIGNAL \Mux38~7_combout\ : std_logic;
SIGNAL \Mux38~9_combout\ : std_logic;
SIGNAL \Mux38~10_combout\ : std_logic;
SIGNAL \Mux37~3_combout\ : std_logic;
SIGNAL \Mux37~1_combout\ : std_logic;
SIGNAL \Mux37~2_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux37~4_combout\ : std_logic;
SIGNAL \Mux37~5_combout\ : std_logic;
SIGNAL \Mux37~7_combout\ : std_logic;
SIGNAL \Mux37~8_combout\ : std_logic;
SIGNAL \Mux37~6_combout\ : std_logic;
SIGNAL \Mux37~9_combout\ : std_logic;
SIGNAL \Mux37~10_combout\ : std_logic;
SIGNAL \Mux36~6_combout\ : std_logic;
SIGNAL \Mux36~7_combout\ : std_logic;
SIGNAL \Mux36~8_combout\ : std_logic;
SIGNAL \Mux36~9_combout\ : std_logic;
SIGNAL \Mux36~1_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux36~2_combout\ : std_logic;
SIGNAL \Mux36~3_combout\ : std_logic;
SIGNAL \Mux36~4_combout\ : std_logic;
SIGNAL \Mux36~5_combout\ : std_logic;
SIGNAL \Mux36~10_combout\ : std_logic;
SIGNAL \Mux35~5_combout\ : std_logic;
SIGNAL \Mux35~3_combout\ : std_logic;
SIGNAL \Mux35~2_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \Mux35~1_combout\ : std_logic;
SIGNAL \Mux35~4_combout\ : std_logic;
SIGNAL \Mux35~8_combout\ : std_logic;
SIGNAL \Mux35~6_combout\ : std_logic;
SIGNAL \Mux35~7_combout\ : std_logic;
SIGNAL \Mux35~9_combout\ : std_logic;
SIGNAL \Mux35~10_combout\ : std_logic;
SIGNAL \Mux34~6_combout\ : std_logic;
SIGNAL \Mux34~7_combout\ : std_logic;
SIGNAL \Mux34~8_combout\ : std_logic;
SIGNAL \Mux34~9_combout\ : std_logic;
SIGNAL \Mux34~5_combout\ : std_logic;
SIGNAL \Mux34~3_combout\ : std_logic;
SIGNAL \Mux34~2_combout\ : std_logic;
SIGNAL \Mux34~1_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux34~4_combout\ : std_logic;
SIGNAL \Mux34~10_combout\ : std_logic;
SIGNAL \Mux33~7_combout\ : std_logic;
SIGNAL \Mux33~6_combout\ : std_logic;
SIGNAL \Mux33~8_combout\ : std_logic;
SIGNAL \Mux33~9_combout\ : std_logic;
SIGNAL \Mux33~5_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \Mux33~10_combout\ : std_logic;
SIGNAL \Mux32~6_combout\ : std_logic;
SIGNAL \Mux32~7_combout\ : std_logic;
SIGNAL \Mux32~8_combout\ : std_logic;
SIGNAL \Mux32~9_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \Mux32~5_combout\ : std_logic;
SIGNAL \Mux32~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_write_data[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_RegWrite~input_o\ : std_logic;
SIGNAL \ALT_INV_write_reg[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_reg[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_reg[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_reg[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_reg[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_write_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg2[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg2[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg2[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg2[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg2[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg1[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg1[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg1[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg1[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_read_reg1[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \ALT_INV_Mux8~9_combout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_RegWrite <= RegWrite;
ww_read_reg1 <= read_reg1;
ww_read_reg2 <= read_reg2;
ww_write_reg <= write_reg;
ww_write_data <= write_data;
read_data1 <= ww_read_data1;
read_data2 <= ww_read_data2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_Mux8~8_combout\ <= NOT \Mux8~8_combout\;
\ALT_INV_registers[3][23]~q\ <= NOT \registers[3][23]~q\;
\ALT_INV_registers[2][23]~q\ <= NOT \registers[2][23]~q\;
\ALT_INV_registers[1][23]~q\ <= NOT \registers[1][23]~q\;
\ALT_INV_registers[0][23]~q\ <= NOT \registers[0][23]~q\;
\ALT_INV_Mux8~7_combout\ <= NOT \Mux8~7_combout\;
\ALT_INV_registers[7][23]~q\ <= NOT \registers[7][23]~q\;
\ALT_INV_registers[6][23]~q\ <= NOT \registers[6][23]~q\;
\ALT_INV_registers[5][23]~q\ <= NOT \registers[5][23]~q\;
\ALT_INV_registers[4][23]~q\ <= NOT \registers[4][23]~q\;
\ALT_INV_Mux8~6_combout\ <= NOT \Mux8~6_combout\;
\ALT_INV_registers[15][23]~q\ <= NOT \registers[15][23]~q\;
\ALT_INV_registers[14][23]~q\ <= NOT \registers[14][23]~q\;
\ALT_INV_registers[13][23]~q\ <= NOT \registers[13][23]~q\;
\ALT_INV_registers[12][23]~q\ <= NOT \registers[12][23]~q\;
\ALT_INV_Mux8~5_combout\ <= NOT \Mux8~5_combout\;
\ALT_INV_registers[11][23]~q\ <= NOT \registers[11][23]~q\;
\ALT_INV_registers[10][23]~q\ <= NOT \registers[10][23]~q\;
\ALT_INV_registers[9][23]~q\ <= NOT \registers[9][23]~q\;
\ALT_INV_registers[8][23]~q\ <= NOT \registers[8][23]~q\;
\ALT_INV_Mux8~4_combout\ <= NOT \Mux8~4_combout\;
\ALT_INV_Mux8~3_combout\ <= NOT \Mux8~3_combout\;
\ALT_INV_registers[31][23]~q\ <= NOT \registers[31][23]~q\;
\ALT_INV_registers[27][23]~q\ <= NOT \registers[27][23]~q\;
\ALT_INV_registers[23][23]~q\ <= NOT \registers[23][23]~q\;
\ALT_INV_registers[19][23]~q\ <= NOT \registers[19][23]~q\;
\ALT_INV_Mux8~2_combout\ <= NOT \Mux8~2_combout\;
\ALT_INV_registers[30][23]~q\ <= NOT \registers[30][23]~q\;
\ALT_INV_registers[26][23]~q\ <= NOT \registers[26][23]~q\;
\ALT_INV_registers[22][23]~q\ <= NOT \registers[22][23]~q\;
\ALT_INV_registers[18][23]~q\ <= NOT \registers[18][23]~q\;
\ALT_INV_Mux8~1_combout\ <= NOT \Mux8~1_combout\;
\ALT_INV_registers[29][23]~q\ <= NOT \registers[29][23]~q\;
\ALT_INV_registers[25][23]~q\ <= NOT \registers[25][23]~q\;
\ALT_INV_registers[21][23]~q\ <= NOT \registers[21][23]~q\;
\ALT_INV_registers[17][23]~q\ <= NOT \registers[17][23]~q\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\ALT_INV_registers[28][23]~q\ <= NOT \registers[28][23]~q\;
\ALT_INV_registers[24][23]~q\ <= NOT \registers[24][23]~q\;
\ALT_INV_registers[20][23]~q\ <= NOT \registers[20][23]~q\;
\ALT_INV_registers[16][23]~q\ <= NOT \registers[16][23]~q\;
\ALT_INV_Mux9~9_combout\ <= NOT \Mux9~9_combout\;
\ALT_INV_Mux9~8_combout\ <= NOT \Mux9~8_combout\;
\ALT_INV_registers[3][22]~q\ <= NOT \registers[3][22]~q\;
\ALT_INV_registers[2][22]~q\ <= NOT \registers[2][22]~q\;
\ALT_INV_registers[1][22]~q\ <= NOT \registers[1][22]~q\;
\ALT_INV_registers[0][22]~q\ <= NOT \registers[0][22]~q\;
\ALT_INV_Mux9~7_combout\ <= NOT \Mux9~7_combout\;
\ALT_INV_registers[7][22]~q\ <= NOT \registers[7][22]~q\;
\ALT_INV_registers[6][22]~q\ <= NOT \registers[6][22]~q\;
\ALT_INV_registers[5][22]~q\ <= NOT \registers[5][22]~q\;
\ALT_INV_registers[4][22]~q\ <= NOT \registers[4][22]~q\;
\ALT_INV_Mux9~6_combout\ <= NOT \Mux9~6_combout\;
\ALT_INV_registers[15][22]~q\ <= NOT \registers[15][22]~q\;
\ALT_INV_registers[14][22]~q\ <= NOT \registers[14][22]~q\;
\ALT_INV_registers[13][22]~q\ <= NOT \registers[13][22]~q\;
\ALT_INV_registers[12][22]~q\ <= NOT \registers[12][22]~q\;
\ALT_INV_Mux9~5_combout\ <= NOT \Mux9~5_combout\;
\ALT_INV_registers[11][22]~q\ <= NOT \registers[11][22]~q\;
\ALT_INV_registers[10][22]~q\ <= NOT \registers[10][22]~q\;
\ALT_INV_registers[9][22]~q\ <= NOT \registers[9][22]~q\;
\ALT_INV_registers[8][22]~q\ <= NOT \registers[8][22]~q\;
\ALT_INV_Mux9~4_combout\ <= NOT \Mux9~4_combout\;
\ALT_INV_Mux9~3_combout\ <= NOT \Mux9~3_combout\;
\ALT_INV_registers[31][22]~q\ <= NOT \registers[31][22]~q\;
\ALT_INV_registers[27][22]~q\ <= NOT \registers[27][22]~q\;
\ALT_INV_registers[23][22]~q\ <= NOT \registers[23][22]~q\;
\ALT_INV_registers[19][22]~q\ <= NOT \registers[19][22]~q\;
\ALT_INV_Mux9~2_combout\ <= NOT \Mux9~2_combout\;
\ALT_INV_registers[30][22]~q\ <= NOT \registers[30][22]~q\;
\ALT_INV_registers[26][22]~q\ <= NOT \registers[26][22]~q\;
\ALT_INV_registers[22][22]~q\ <= NOT \registers[22][22]~q\;
\ALT_INV_registers[18][22]~q\ <= NOT \registers[18][22]~q\;
\ALT_INV_Mux9~1_combout\ <= NOT \Mux9~1_combout\;
\ALT_INV_registers[29][22]~q\ <= NOT \registers[29][22]~q\;
\ALT_INV_registers[25][22]~q\ <= NOT \registers[25][22]~q\;
\ALT_INV_registers[21][22]~q\ <= NOT \registers[21][22]~q\;
\ALT_INV_registers[17][22]~q\ <= NOT \registers[17][22]~q\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\ALT_INV_registers[28][22]~q\ <= NOT \registers[28][22]~q\;
\ALT_INV_registers[24][22]~q\ <= NOT \registers[24][22]~q\;
\ALT_INV_registers[20][22]~q\ <= NOT \registers[20][22]~q\;
\ALT_INV_registers[16][22]~q\ <= NOT \registers[16][22]~q\;
\ALT_INV_Mux10~9_combout\ <= NOT \Mux10~9_combout\;
\ALT_INV_Mux10~8_combout\ <= NOT \Mux10~8_combout\;
\ALT_INV_registers[3][21]~q\ <= NOT \registers[3][21]~q\;
\ALT_INV_registers[2][21]~q\ <= NOT \registers[2][21]~q\;
\ALT_INV_registers[1][21]~q\ <= NOT \registers[1][21]~q\;
\ALT_INV_registers[0][21]~q\ <= NOT \registers[0][21]~q\;
\ALT_INV_Mux10~7_combout\ <= NOT \Mux10~7_combout\;
\ALT_INV_registers[7][21]~q\ <= NOT \registers[7][21]~q\;
\ALT_INV_registers[6][21]~q\ <= NOT \registers[6][21]~q\;
\ALT_INV_registers[5][21]~q\ <= NOT \registers[5][21]~q\;
\ALT_INV_registers[4][21]~q\ <= NOT \registers[4][21]~q\;
\ALT_INV_Mux10~6_combout\ <= NOT \Mux10~6_combout\;
\ALT_INV_registers[15][21]~q\ <= NOT \registers[15][21]~q\;
\ALT_INV_registers[14][21]~q\ <= NOT \registers[14][21]~q\;
\ALT_INV_registers[13][21]~q\ <= NOT \registers[13][21]~q\;
\ALT_INV_registers[12][21]~q\ <= NOT \registers[12][21]~q\;
\ALT_INV_Mux10~5_combout\ <= NOT \Mux10~5_combout\;
\ALT_INV_registers[11][21]~q\ <= NOT \registers[11][21]~q\;
\ALT_INV_registers[10][21]~q\ <= NOT \registers[10][21]~q\;
\ALT_INV_registers[9][21]~q\ <= NOT \registers[9][21]~q\;
\ALT_INV_registers[8][21]~q\ <= NOT \registers[8][21]~q\;
\ALT_INV_Mux10~4_combout\ <= NOT \Mux10~4_combout\;
\ALT_INV_Mux10~3_combout\ <= NOT \Mux10~3_combout\;
\ALT_INV_registers[31][21]~q\ <= NOT \registers[31][21]~q\;
\ALT_INV_registers[27][21]~q\ <= NOT \registers[27][21]~q\;
\ALT_INV_registers[23][21]~q\ <= NOT \registers[23][21]~q\;
\ALT_INV_registers[19][21]~q\ <= NOT \registers[19][21]~q\;
\ALT_INV_Mux10~2_combout\ <= NOT \Mux10~2_combout\;
\ALT_INV_registers[30][21]~q\ <= NOT \registers[30][21]~q\;
\ALT_INV_registers[26][21]~q\ <= NOT \registers[26][21]~q\;
\ALT_INV_registers[22][21]~q\ <= NOT \registers[22][21]~q\;
\ALT_INV_registers[18][21]~q\ <= NOT \registers[18][21]~q\;
\ALT_INV_Mux10~1_combout\ <= NOT \Mux10~1_combout\;
\ALT_INV_registers[29][21]~q\ <= NOT \registers[29][21]~q\;
\ALT_INV_registers[25][21]~q\ <= NOT \registers[25][21]~q\;
\ALT_INV_registers[21][21]~q\ <= NOT \registers[21][21]~q\;
\ALT_INV_registers[17][21]~q\ <= NOT \registers[17][21]~q\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
\ALT_INV_registers[28][21]~q\ <= NOT \registers[28][21]~q\;
\ALT_INV_registers[24][21]~q\ <= NOT \registers[24][21]~q\;
\ALT_INV_registers[20][21]~q\ <= NOT \registers[20][21]~q\;
\ALT_INV_registers[16][21]~q\ <= NOT \registers[16][21]~q\;
\ALT_INV_Mux11~9_combout\ <= NOT \Mux11~9_combout\;
\ALT_INV_Mux11~8_combout\ <= NOT \Mux11~8_combout\;
\ALT_INV_registers[3][20]~q\ <= NOT \registers[3][20]~q\;
\ALT_INV_registers[2][20]~q\ <= NOT \registers[2][20]~q\;
\ALT_INV_registers[1][20]~q\ <= NOT \registers[1][20]~q\;
\ALT_INV_registers[0][20]~q\ <= NOT \registers[0][20]~q\;
\ALT_INV_Mux11~7_combout\ <= NOT \Mux11~7_combout\;
\ALT_INV_registers[7][20]~q\ <= NOT \registers[7][20]~q\;
\ALT_INV_registers[6][20]~q\ <= NOT \registers[6][20]~q\;
\ALT_INV_registers[5][20]~q\ <= NOT \registers[5][20]~q\;
\ALT_INV_registers[4][20]~q\ <= NOT \registers[4][20]~q\;
\ALT_INV_Mux11~6_combout\ <= NOT \Mux11~6_combout\;
\ALT_INV_registers[15][20]~q\ <= NOT \registers[15][20]~q\;
\ALT_INV_registers[14][20]~q\ <= NOT \registers[14][20]~q\;
\ALT_INV_registers[13][20]~q\ <= NOT \registers[13][20]~q\;
\ALT_INV_registers[12][20]~q\ <= NOT \registers[12][20]~q\;
\ALT_INV_Mux11~5_combout\ <= NOT \Mux11~5_combout\;
\ALT_INV_registers[11][20]~q\ <= NOT \registers[11][20]~q\;
\ALT_INV_registers[10][20]~q\ <= NOT \registers[10][20]~q\;
\ALT_INV_registers[9][20]~q\ <= NOT \registers[9][20]~q\;
\ALT_INV_registers[8][20]~q\ <= NOT \registers[8][20]~q\;
\ALT_INV_Mux11~4_combout\ <= NOT \Mux11~4_combout\;
\ALT_INV_Mux11~3_combout\ <= NOT \Mux11~3_combout\;
\ALT_INV_registers[31][20]~q\ <= NOT \registers[31][20]~q\;
\ALT_INV_registers[27][20]~q\ <= NOT \registers[27][20]~q\;
\ALT_INV_registers[23][20]~q\ <= NOT \registers[23][20]~q\;
\ALT_INV_registers[19][20]~q\ <= NOT \registers[19][20]~q\;
\ALT_INV_Mux11~2_combout\ <= NOT \Mux11~2_combout\;
\ALT_INV_registers[30][20]~q\ <= NOT \registers[30][20]~q\;
\ALT_INV_registers[26][20]~q\ <= NOT \registers[26][20]~q\;
\ALT_INV_registers[22][20]~q\ <= NOT \registers[22][20]~q\;
\ALT_INV_registers[18][20]~q\ <= NOT \registers[18][20]~q\;
\ALT_INV_Mux11~1_combout\ <= NOT \Mux11~1_combout\;
\ALT_INV_registers[29][20]~q\ <= NOT \registers[29][20]~q\;
\ALT_INV_registers[25][20]~q\ <= NOT \registers[25][20]~q\;
\ALT_INV_registers[21][20]~q\ <= NOT \registers[21][20]~q\;
\ALT_INV_registers[17][20]~q\ <= NOT \registers[17][20]~q\;
\ALT_INV_Mux11~0_combout\ <= NOT \Mux11~0_combout\;
\ALT_INV_registers[28][20]~q\ <= NOT \registers[28][20]~q\;
\ALT_INV_registers[24][20]~q\ <= NOT \registers[24][20]~q\;
\ALT_INV_registers[20][20]~q\ <= NOT \registers[20][20]~q\;
\ALT_INV_registers[16][20]~q\ <= NOT \registers[16][20]~q\;
\ALT_INV_Mux12~9_combout\ <= NOT \Mux12~9_combout\;
\ALT_INV_Mux12~8_combout\ <= NOT \Mux12~8_combout\;
\ALT_INV_registers[3][19]~q\ <= NOT \registers[3][19]~q\;
\ALT_INV_registers[2][19]~q\ <= NOT \registers[2][19]~q\;
\ALT_INV_registers[1][19]~q\ <= NOT \registers[1][19]~q\;
\ALT_INV_registers[0][19]~q\ <= NOT \registers[0][19]~q\;
\ALT_INV_Mux12~7_combout\ <= NOT \Mux12~7_combout\;
\ALT_INV_registers[7][19]~q\ <= NOT \registers[7][19]~q\;
\ALT_INV_registers[6][19]~q\ <= NOT \registers[6][19]~q\;
\ALT_INV_registers[5][19]~q\ <= NOT \registers[5][19]~q\;
\ALT_INV_registers[4][19]~q\ <= NOT \registers[4][19]~q\;
\ALT_INV_Mux12~6_combout\ <= NOT \Mux12~6_combout\;
\ALT_INV_registers[15][19]~q\ <= NOT \registers[15][19]~q\;
\ALT_INV_registers[14][19]~q\ <= NOT \registers[14][19]~q\;
\ALT_INV_registers[13][19]~q\ <= NOT \registers[13][19]~q\;
\ALT_INV_registers[12][19]~q\ <= NOT \registers[12][19]~q\;
\ALT_INV_Mux12~5_combout\ <= NOT \Mux12~5_combout\;
\ALT_INV_registers[11][19]~q\ <= NOT \registers[11][19]~q\;
\ALT_INV_registers[10][19]~q\ <= NOT \registers[10][19]~q\;
\ALT_INV_registers[9][19]~q\ <= NOT \registers[9][19]~q\;
\ALT_INV_registers[8][19]~q\ <= NOT \registers[8][19]~q\;
\ALT_INV_Mux12~4_combout\ <= NOT \Mux12~4_combout\;
\ALT_INV_Mux12~3_combout\ <= NOT \Mux12~3_combout\;
\ALT_INV_registers[31][19]~q\ <= NOT \registers[31][19]~q\;
\ALT_INV_registers[27][19]~q\ <= NOT \registers[27][19]~q\;
\ALT_INV_registers[23][19]~q\ <= NOT \registers[23][19]~q\;
\ALT_INV_registers[19][19]~q\ <= NOT \registers[19][19]~q\;
\ALT_INV_Mux12~2_combout\ <= NOT \Mux12~2_combout\;
\ALT_INV_registers[30][19]~q\ <= NOT \registers[30][19]~q\;
\ALT_INV_registers[26][19]~q\ <= NOT \registers[26][19]~q\;
\ALT_INV_registers[22][19]~q\ <= NOT \registers[22][19]~q\;
\ALT_INV_registers[18][19]~q\ <= NOT \registers[18][19]~q\;
\ALT_INV_Mux12~1_combout\ <= NOT \Mux12~1_combout\;
\ALT_INV_registers[29][19]~q\ <= NOT \registers[29][19]~q\;
\ALT_INV_registers[25][19]~q\ <= NOT \registers[25][19]~q\;
\ALT_INV_registers[21][19]~q\ <= NOT \registers[21][19]~q\;
\ALT_INV_registers[17][19]~q\ <= NOT \registers[17][19]~q\;
\ALT_INV_Mux12~0_combout\ <= NOT \Mux12~0_combout\;
\ALT_INV_registers[28][19]~q\ <= NOT \registers[28][19]~q\;
\ALT_INV_registers[24][19]~q\ <= NOT \registers[24][19]~q\;
\ALT_INV_registers[20][19]~q\ <= NOT \registers[20][19]~q\;
\ALT_INV_registers[16][19]~q\ <= NOT \registers[16][19]~q\;
\ALT_INV_Mux13~9_combout\ <= NOT \Mux13~9_combout\;
\ALT_INV_Mux13~8_combout\ <= NOT \Mux13~8_combout\;
\ALT_INV_registers[3][18]~q\ <= NOT \registers[3][18]~q\;
\ALT_INV_registers[2][18]~q\ <= NOT \registers[2][18]~q\;
\ALT_INV_registers[1][18]~q\ <= NOT \registers[1][18]~q\;
\ALT_INV_registers[0][18]~q\ <= NOT \registers[0][18]~q\;
\ALT_INV_Mux13~7_combout\ <= NOT \Mux13~7_combout\;
\ALT_INV_registers[7][18]~q\ <= NOT \registers[7][18]~q\;
\ALT_INV_registers[6][18]~q\ <= NOT \registers[6][18]~q\;
\ALT_INV_registers[5][18]~q\ <= NOT \registers[5][18]~q\;
\ALT_INV_registers[4][18]~q\ <= NOT \registers[4][18]~q\;
\ALT_INV_Mux13~6_combout\ <= NOT \Mux13~6_combout\;
\ALT_INV_registers[15][18]~q\ <= NOT \registers[15][18]~q\;
\ALT_INV_registers[14][18]~q\ <= NOT \registers[14][18]~q\;
\ALT_INV_registers[13][18]~q\ <= NOT \registers[13][18]~q\;
\ALT_INV_registers[12][18]~q\ <= NOT \registers[12][18]~q\;
\ALT_INV_Mux13~5_combout\ <= NOT \Mux13~5_combout\;
\ALT_INV_registers[11][18]~q\ <= NOT \registers[11][18]~q\;
\ALT_INV_registers[10][18]~q\ <= NOT \registers[10][18]~q\;
\ALT_INV_registers[9][18]~q\ <= NOT \registers[9][18]~q\;
\ALT_INV_registers[8][18]~q\ <= NOT \registers[8][18]~q\;
\ALT_INV_Mux13~4_combout\ <= NOT \Mux13~4_combout\;
\ALT_INV_Mux13~3_combout\ <= NOT \Mux13~3_combout\;
\ALT_INV_registers[31][18]~q\ <= NOT \registers[31][18]~q\;
\ALT_INV_registers[27][18]~q\ <= NOT \registers[27][18]~q\;
\ALT_INV_registers[23][18]~q\ <= NOT \registers[23][18]~q\;
\ALT_INV_registers[19][18]~q\ <= NOT \registers[19][18]~q\;
\ALT_INV_Mux13~2_combout\ <= NOT \Mux13~2_combout\;
\ALT_INV_registers[30][18]~q\ <= NOT \registers[30][18]~q\;
\ALT_INV_registers[26][18]~q\ <= NOT \registers[26][18]~q\;
\ALT_INV_registers[22][18]~q\ <= NOT \registers[22][18]~q\;
\ALT_INV_registers[18][18]~q\ <= NOT \registers[18][18]~q\;
\ALT_INV_Mux13~1_combout\ <= NOT \Mux13~1_combout\;
\ALT_INV_registers[29][18]~q\ <= NOT \registers[29][18]~q\;
\ALT_INV_registers[25][18]~q\ <= NOT \registers[25][18]~q\;
\ALT_INV_registers[21][18]~q\ <= NOT \registers[21][18]~q\;
\ALT_INV_registers[17][18]~q\ <= NOT \registers[17][18]~q\;
\ALT_INV_Mux13~0_combout\ <= NOT \Mux13~0_combout\;
\ALT_INV_registers[28][18]~q\ <= NOT \registers[28][18]~q\;
\ALT_INV_registers[24][18]~q\ <= NOT \registers[24][18]~q\;
\ALT_INV_registers[20][18]~q\ <= NOT \registers[20][18]~q\;
\ALT_INV_registers[16][18]~q\ <= NOT \registers[16][18]~q\;
\ALT_INV_Mux14~9_combout\ <= NOT \Mux14~9_combout\;
\ALT_INV_Mux14~8_combout\ <= NOT \Mux14~8_combout\;
\ALT_INV_registers[3][17]~q\ <= NOT \registers[3][17]~q\;
\ALT_INV_registers[2][17]~q\ <= NOT \registers[2][17]~q\;
\ALT_INV_registers[1][17]~q\ <= NOT \registers[1][17]~q\;
\ALT_INV_registers[0][17]~q\ <= NOT \registers[0][17]~q\;
\ALT_INV_Mux14~7_combout\ <= NOT \Mux14~7_combout\;
\ALT_INV_registers[7][17]~q\ <= NOT \registers[7][17]~q\;
\ALT_INV_registers[6][17]~q\ <= NOT \registers[6][17]~q\;
\ALT_INV_registers[5][17]~q\ <= NOT \registers[5][17]~q\;
\ALT_INV_registers[4][17]~q\ <= NOT \registers[4][17]~q\;
\ALT_INV_Mux14~6_combout\ <= NOT \Mux14~6_combout\;
\ALT_INV_registers[15][17]~q\ <= NOT \registers[15][17]~q\;
\ALT_INV_registers[14][17]~q\ <= NOT \registers[14][17]~q\;
\ALT_INV_registers[13][17]~q\ <= NOT \registers[13][17]~q\;
\ALT_INV_registers[12][17]~q\ <= NOT \registers[12][17]~q\;
\ALT_INV_Mux14~5_combout\ <= NOT \Mux14~5_combout\;
\ALT_INV_registers[11][17]~q\ <= NOT \registers[11][17]~q\;
\ALT_INV_registers[10][17]~q\ <= NOT \registers[10][17]~q\;
\ALT_INV_registers[9][17]~q\ <= NOT \registers[9][17]~q\;
\ALT_INV_registers[8][17]~q\ <= NOT \registers[8][17]~q\;
\ALT_INV_Mux14~4_combout\ <= NOT \Mux14~4_combout\;
\ALT_INV_Mux14~3_combout\ <= NOT \Mux14~3_combout\;
\ALT_INV_registers[31][17]~q\ <= NOT \registers[31][17]~q\;
\ALT_INV_registers[27][17]~q\ <= NOT \registers[27][17]~q\;
\ALT_INV_registers[23][17]~q\ <= NOT \registers[23][17]~q\;
\ALT_INV_registers[19][17]~q\ <= NOT \registers[19][17]~q\;
\ALT_INV_Mux14~2_combout\ <= NOT \Mux14~2_combout\;
\ALT_INV_registers[30][17]~q\ <= NOT \registers[30][17]~q\;
\ALT_INV_registers[26][17]~q\ <= NOT \registers[26][17]~q\;
\ALT_INV_registers[22][17]~q\ <= NOT \registers[22][17]~q\;
\ALT_INV_registers[18][17]~q\ <= NOT \registers[18][17]~q\;
\ALT_INV_Mux14~1_combout\ <= NOT \Mux14~1_combout\;
\ALT_INV_registers[29][17]~q\ <= NOT \registers[29][17]~q\;
\ALT_INV_registers[25][17]~q\ <= NOT \registers[25][17]~q\;
\ALT_INV_registers[21][17]~q\ <= NOT \registers[21][17]~q\;
\ALT_INV_registers[17][17]~q\ <= NOT \registers[17][17]~q\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_registers[28][17]~q\ <= NOT \registers[28][17]~q\;
\ALT_INV_registers[24][17]~q\ <= NOT \registers[24][17]~q\;
\ALT_INV_registers[20][17]~q\ <= NOT \registers[20][17]~q\;
\ALT_INV_registers[16][17]~q\ <= NOT \registers[16][17]~q\;
\ALT_INV_Mux15~9_combout\ <= NOT \Mux15~9_combout\;
\ALT_INV_Mux15~8_combout\ <= NOT \Mux15~8_combout\;
\ALT_INV_registers[3][16]~q\ <= NOT \registers[3][16]~q\;
\ALT_INV_registers[2][16]~q\ <= NOT \registers[2][16]~q\;
\ALT_INV_registers[1][16]~q\ <= NOT \registers[1][16]~q\;
\ALT_INV_registers[0][16]~q\ <= NOT \registers[0][16]~q\;
\ALT_INV_Mux15~7_combout\ <= NOT \Mux15~7_combout\;
\ALT_INV_registers[7][16]~q\ <= NOT \registers[7][16]~q\;
\ALT_INV_registers[6][16]~q\ <= NOT \registers[6][16]~q\;
\ALT_INV_registers[5][16]~q\ <= NOT \registers[5][16]~q\;
\ALT_INV_registers[4][16]~q\ <= NOT \registers[4][16]~q\;
\ALT_INV_Mux15~6_combout\ <= NOT \Mux15~6_combout\;
\ALT_INV_registers[15][16]~q\ <= NOT \registers[15][16]~q\;
\ALT_INV_registers[14][16]~q\ <= NOT \registers[14][16]~q\;
\ALT_INV_registers[13][16]~q\ <= NOT \registers[13][16]~q\;
\ALT_INV_registers[12][16]~q\ <= NOT \registers[12][16]~q\;
\ALT_INV_Mux15~5_combout\ <= NOT \Mux15~5_combout\;
\ALT_INV_registers[11][16]~q\ <= NOT \registers[11][16]~q\;
\ALT_INV_registers[10][16]~q\ <= NOT \registers[10][16]~q\;
\ALT_INV_registers[9][16]~q\ <= NOT \registers[9][16]~q\;
\ALT_INV_registers[8][16]~q\ <= NOT \registers[8][16]~q\;
\ALT_INV_Mux15~4_combout\ <= NOT \Mux15~4_combout\;
\ALT_INV_Mux15~3_combout\ <= NOT \Mux15~3_combout\;
\ALT_INV_registers[31][16]~q\ <= NOT \registers[31][16]~q\;
\ALT_INV_registers[27][16]~q\ <= NOT \registers[27][16]~q\;
\ALT_INV_registers[23][16]~q\ <= NOT \registers[23][16]~q\;
\ALT_INV_registers[19][16]~q\ <= NOT \registers[19][16]~q\;
\ALT_INV_Mux15~2_combout\ <= NOT \Mux15~2_combout\;
\ALT_INV_registers[30][16]~q\ <= NOT \registers[30][16]~q\;
\ALT_INV_registers[26][16]~q\ <= NOT \registers[26][16]~q\;
\ALT_INV_registers[22][16]~q\ <= NOT \registers[22][16]~q\;
\ALT_INV_registers[18][16]~q\ <= NOT \registers[18][16]~q\;
\ALT_INV_Mux15~1_combout\ <= NOT \Mux15~1_combout\;
\ALT_INV_registers[29][16]~q\ <= NOT \registers[29][16]~q\;
\ALT_INV_registers[25][16]~q\ <= NOT \registers[25][16]~q\;
\ALT_INV_registers[21][16]~q\ <= NOT \registers[21][16]~q\;
\ALT_INV_registers[17][16]~q\ <= NOT \registers[17][16]~q\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
\ALT_INV_registers[28][16]~q\ <= NOT \registers[28][16]~q\;
\ALT_INV_registers[24][16]~q\ <= NOT \registers[24][16]~q\;
\ALT_INV_registers[20][16]~q\ <= NOT \registers[20][16]~q\;
\ALT_INV_registers[16][16]~q\ <= NOT \registers[16][16]~q\;
\ALT_INV_Mux16~9_combout\ <= NOT \Mux16~9_combout\;
\ALT_INV_Mux16~8_combout\ <= NOT \Mux16~8_combout\;
\ALT_INV_registers[3][15]~q\ <= NOT \registers[3][15]~q\;
\ALT_INV_registers[2][15]~q\ <= NOT \registers[2][15]~q\;
\ALT_INV_registers[1][15]~q\ <= NOT \registers[1][15]~q\;
\ALT_INV_registers[0][15]~q\ <= NOT \registers[0][15]~q\;
\ALT_INV_Mux16~7_combout\ <= NOT \Mux16~7_combout\;
\ALT_INV_registers[7][15]~q\ <= NOT \registers[7][15]~q\;
\ALT_INV_registers[6][15]~q\ <= NOT \registers[6][15]~q\;
\ALT_INV_registers[5][15]~q\ <= NOT \registers[5][15]~q\;
\ALT_INV_registers[4][15]~q\ <= NOT \registers[4][15]~q\;
\ALT_INV_Mux16~6_combout\ <= NOT \Mux16~6_combout\;
\ALT_INV_registers[15][15]~q\ <= NOT \registers[15][15]~q\;
\ALT_INV_registers[14][15]~q\ <= NOT \registers[14][15]~q\;
\ALT_INV_registers[13][15]~q\ <= NOT \registers[13][15]~q\;
\ALT_INV_registers[12][15]~q\ <= NOT \registers[12][15]~q\;
\ALT_INV_Mux16~5_combout\ <= NOT \Mux16~5_combout\;
\ALT_INV_registers[11][15]~q\ <= NOT \registers[11][15]~q\;
\ALT_INV_registers[10][15]~q\ <= NOT \registers[10][15]~q\;
\ALT_INV_registers[9][15]~q\ <= NOT \registers[9][15]~q\;
\ALT_INV_registers[8][15]~q\ <= NOT \registers[8][15]~q\;
\ALT_INV_Mux16~4_combout\ <= NOT \Mux16~4_combout\;
\ALT_INV_Mux16~3_combout\ <= NOT \Mux16~3_combout\;
\ALT_INV_registers[31][15]~q\ <= NOT \registers[31][15]~q\;
\ALT_INV_registers[27][15]~q\ <= NOT \registers[27][15]~q\;
\ALT_INV_registers[23][15]~q\ <= NOT \registers[23][15]~q\;
\ALT_INV_registers[19][15]~q\ <= NOT \registers[19][15]~q\;
\ALT_INV_Mux16~2_combout\ <= NOT \Mux16~2_combout\;
\ALT_INV_registers[30][15]~q\ <= NOT \registers[30][15]~q\;
\ALT_INV_registers[26][15]~q\ <= NOT \registers[26][15]~q\;
\ALT_INV_registers[22][15]~q\ <= NOT \registers[22][15]~q\;
\ALT_INV_registers[18][15]~q\ <= NOT \registers[18][15]~q\;
\ALT_INV_Mux16~1_combout\ <= NOT \Mux16~1_combout\;
\ALT_INV_registers[29][15]~q\ <= NOT \registers[29][15]~q\;
\ALT_INV_registers[25][15]~q\ <= NOT \registers[25][15]~q\;
\ALT_INV_registers[21][15]~q\ <= NOT \registers[21][15]~q\;
\ALT_INV_registers[17][15]~q\ <= NOT \registers[17][15]~q\;
\ALT_INV_Mux16~0_combout\ <= NOT \Mux16~0_combout\;
\ALT_INV_registers[28][15]~q\ <= NOT \registers[28][15]~q\;
\ALT_INV_registers[24][15]~q\ <= NOT \registers[24][15]~q\;
\ALT_INV_registers[20][15]~q\ <= NOT \registers[20][15]~q\;
\ALT_INV_registers[16][15]~q\ <= NOT \registers[16][15]~q\;
\ALT_INV_Mux17~9_combout\ <= NOT \Mux17~9_combout\;
\ALT_INV_Mux17~8_combout\ <= NOT \Mux17~8_combout\;
\ALT_INV_registers[3][14]~q\ <= NOT \registers[3][14]~q\;
\ALT_INV_registers[2][14]~q\ <= NOT \registers[2][14]~q\;
\ALT_INV_registers[1][14]~q\ <= NOT \registers[1][14]~q\;
\ALT_INV_registers[0][14]~q\ <= NOT \registers[0][14]~q\;
\ALT_INV_Mux17~7_combout\ <= NOT \Mux17~7_combout\;
\ALT_INV_registers[7][14]~q\ <= NOT \registers[7][14]~q\;
\ALT_INV_registers[6][14]~q\ <= NOT \registers[6][14]~q\;
\ALT_INV_registers[5][14]~q\ <= NOT \registers[5][14]~q\;
\ALT_INV_registers[4][14]~q\ <= NOT \registers[4][14]~q\;
\ALT_INV_Mux17~6_combout\ <= NOT \Mux17~6_combout\;
\ALT_INV_registers[15][14]~q\ <= NOT \registers[15][14]~q\;
\ALT_INV_registers[14][14]~q\ <= NOT \registers[14][14]~q\;
\ALT_INV_registers[13][14]~q\ <= NOT \registers[13][14]~q\;
\ALT_INV_registers[12][14]~q\ <= NOT \registers[12][14]~q\;
\ALT_INV_Mux17~5_combout\ <= NOT \Mux17~5_combout\;
\ALT_INV_registers[11][14]~q\ <= NOT \registers[11][14]~q\;
\ALT_INV_registers[10][14]~q\ <= NOT \registers[10][14]~q\;
\ALT_INV_registers[9][14]~q\ <= NOT \registers[9][14]~q\;
\ALT_INV_registers[8][14]~q\ <= NOT \registers[8][14]~q\;
\ALT_INV_Mux17~4_combout\ <= NOT \Mux17~4_combout\;
\ALT_INV_Mux17~3_combout\ <= NOT \Mux17~3_combout\;
\ALT_INV_registers[31][14]~q\ <= NOT \registers[31][14]~q\;
\ALT_INV_registers[27][14]~q\ <= NOT \registers[27][14]~q\;
\ALT_INV_registers[23][14]~q\ <= NOT \registers[23][14]~q\;
\ALT_INV_registers[19][14]~q\ <= NOT \registers[19][14]~q\;
\ALT_INV_Mux17~2_combout\ <= NOT \Mux17~2_combout\;
\ALT_INV_registers[30][14]~q\ <= NOT \registers[30][14]~q\;
\ALT_INV_registers[26][14]~q\ <= NOT \registers[26][14]~q\;
\ALT_INV_registers[22][14]~q\ <= NOT \registers[22][14]~q\;
\ALT_INV_registers[18][14]~q\ <= NOT \registers[18][14]~q\;
\ALT_INV_Mux17~1_combout\ <= NOT \Mux17~1_combout\;
\ALT_INV_registers[29][14]~q\ <= NOT \registers[29][14]~q\;
\ALT_INV_registers[25][14]~q\ <= NOT \registers[25][14]~q\;
\ALT_INV_registers[21][14]~q\ <= NOT \registers[21][14]~q\;
\ALT_INV_registers[17][14]~q\ <= NOT \registers[17][14]~q\;
\ALT_INV_Mux17~0_combout\ <= NOT \Mux17~0_combout\;
\ALT_INV_registers[28][14]~q\ <= NOT \registers[28][14]~q\;
\ALT_INV_registers[24][14]~q\ <= NOT \registers[24][14]~q\;
\ALT_INV_registers[20][14]~q\ <= NOT \registers[20][14]~q\;
\ALT_INV_registers[16][14]~q\ <= NOT \registers[16][14]~q\;
\ALT_INV_Mux18~9_combout\ <= NOT \Mux18~9_combout\;
\ALT_INV_Mux18~8_combout\ <= NOT \Mux18~8_combout\;
\ALT_INV_registers[3][13]~q\ <= NOT \registers[3][13]~q\;
\ALT_INV_registers[2][13]~q\ <= NOT \registers[2][13]~q\;
\ALT_INV_registers[1][13]~q\ <= NOT \registers[1][13]~q\;
\ALT_INV_registers[0][13]~q\ <= NOT \registers[0][13]~q\;
\ALT_INV_Mux18~7_combout\ <= NOT \Mux18~7_combout\;
\ALT_INV_registers[7][13]~q\ <= NOT \registers[7][13]~q\;
\ALT_INV_registers[6][13]~q\ <= NOT \registers[6][13]~q\;
\ALT_INV_registers[5][13]~q\ <= NOT \registers[5][13]~q\;
\ALT_INV_registers[4][13]~q\ <= NOT \registers[4][13]~q\;
\ALT_INV_Mux18~6_combout\ <= NOT \Mux18~6_combout\;
\ALT_INV_registers[15][13]~q\ <= NOT \registers[15][13]~q\;
\ALT_INV_registers[14][13]~q\ <= NOT \registers[14][13]~q\;
\ALT_INV_registers[13][13]~q\ <= NOT \registers[13][13]~q\;
\ALT_INV_registers[12][13]~q\ <= NOT \registers[12][13]~q\;
\ALT_INV_Mux18~5_combout\ <= NOT \Mux18~5_combout\;
\ALT_INV_registers[11][13]~q\ <= NOT \registers[11][13]~q\;
\ALT_INV_registers[10][13]~q\ <= NOT \registers[10][13]~q\;
\ALT_INV_registers[9][13]~q\ <= NOT \registers[9][13]~q\;
\ALT_INV_registers[8][13]~q\ <= NOT \registers[8][13]~q\;
\ALT_INV_Mux18~4_combout\ <= NOT \Mux18~4_combout\;
\ALT_INV_Mux18~3_combout\ <= NOT \Mux18~3_combout\;
\ALT_INV_registers[31][13]~q\ <= NOT \registers[31][13]~q\;
\ALT_INV_registers[27][13]~q\ <= NOT \registers[27][13]~q\;
\ALT_INV_registers[23][13]~q\ <= NOT \registers[23][13]~q\;
\ALT_INV_registers[19][13]~q\ <= NOT \registers[19][13]~q\;
\ALT_INV_Mux18~2_combout\ <= NOT \Mux18~2_combout\;
\ALT_INV_registers[30][13]~q\ <= NOT \registers[30][13]~q\;
\ALT_INV_registers[26][13]~q\ <= NOT \registers[26][13]~q\;
\ALT_INV_registers[22][13]~q\ <= NOT \registers[22][13]~q\;
\ALT_INV_registers[18][13]~q\ <= NOT \registers[18][13]~q\;
\ALT_INV_Mux18~1_combout\ <= NOT \Mux18~1_combout\;
\ALT_INV_registers[29][13]~q\ <= NOT \registers[29][13]~q\;
\ALT_INV_registers[25][13]~q\ <= NOT \registers[25][13]~q\;
\ALT_INV_registers[21][13]~q\ <= NOT \registers[21][13]~q\;
\ALT_INV_registers[17][13]~q\ <= NOT \registers[17][13]~q\;
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_registers[28][13]~q\ <= NOT \registers[28][13]~q\;
\ALT_INV_registers[24][13]~q\ <= NOT \registers[24][13]~q\;
\ALT_INV_registers[20][13]~q\ <= NOT \registers[20][13]~q\;
\ALT_INV_registers[16][13]~q\ <= NOT \registers[16][13]~q\;
\ALT_INV_Mux19~9_combout\ <= NOT \Mux19~9_combout\;
\ALT_INV_Mux19~8_combout\ <= NOT \Mux19~8_combout\;
\ALT_INV_registers[3][12]~q\ <= NOT \registers[3][12]~q\;
\ALT_INV_registers[2][12]~q\ <= NOT \registers[2][12]~q\;
\ALT_INV_registers[1][12]~q\ <= NOT \registers[1][12]~q\;
\ALT_INV_registers[0][12]~q\ <= NOT \registers[0][12]~q\;
\ALT_INV_Mux19~7_combout\ <= NOT \Mux19~7_combout\;
\ALT_INV_registers[7][12]~q\ <= NOT \registers[7][12]~q\;
\ALT_INV_registers[6][12]~q\ <= NOT \registers[6][12]~q\;
\ALT_INV_registers[5][12]~q\ <= NOT \registers[5][12]~q\;
\ALT_INV_registers[4][12]~q\ <= NOT \registers[4][12]~q\;
\ALT_INV_Mux19~6_combout\ <= NOT \Mux19~6_combout\;
\ALT_INV_registers[15][12]~q\ <= NOT \registers[15][12]~q\;
\ALT_INV_registers[14][12]~q\ <= NOT \registers[14][12]~q\;
\ALT_INV_registers[13][12]~q\ <= NOT \registers[13][12]~q\;
\ALT_INV_registers[12][12]~q\ <= NOT \registers[12][12]~q\;
\ALT_INV_Mux19~5_combout\ <= NOT \Mux19~5_combout\;
\ALT_INV_registers[11][12]~q\ <= NOT \registers[11][12]~q\;
\ALT_INV_registers[10][12]~q\ <= NOT \registers[10][12]~q\;
\ALT_INV_registers[9][12]~q\ <= NOT \registers[9][12]~q\;
\ALT_INV_registers[8][12]~q\ <= NOT \registers[8][12]~q\;
\ALT_INV_Mux19~4_combout\ <= NOT \Mux19~4_combout\;
\ALT_INV_Mux19~3_combout\ <= NOT \Mux19~3_combout\;
\ALT_INV_registers[31][12]~q\ <= NOT \registers[31][12]~q\;
\ALT_INV_registers[27][12]~q\ <= NOT \registers[27][12]~q\;
\ALT_INV_registers[23][12]~q\ <= NOT \registers[23][12]~q\;
\ALT_INV_registers[19][12]~q\ <= NOT \registers[19][12]~q\;
\ALT_INV_Mux19~2_combout\ <= NOT \Mux19~2_combout\;
\ALT_INV_registers[30][12]~q\ <= NOT \registers[30][12]~q\;
\ALT_INV_registers[26][12]~q\ <= NOT \registers[26][12]~q\;
\ALT_INV_registers[22][12]~q\ <= NOT \registers[22][12]~q\;
\ALT_INV_registers[18][12]~q\ <= NOT \registers[18][12]~q\;
\ALT_INV_Mux19~1_combout\ <= NOT \Mux19~1_combout\;
\ALT_INV_registers[29][12]~q\ <= NOT \registers[29][12]~q\;
\ALT_INV_registers[25][12]~q\ <= NOT \registers[25][12]~q\;
\ALT_INV_registers[21][12]~q\ <= NOT \registers[21][12]~q\;
\ALT_INV_registers[17][12]~q\ <= NOT \registers[17][12]~q\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_registers[28][12]~q\ <= NOT \registers[28][12]~q\;
\ALT_INV_registers[24][12]~q\ <= NOT \registers[24][12]~q\;
\ALT_INV_registers[20][12]~q\ <= NOT \registers[20][12]~q\;
\ALT_INV_registers[16][12]~q\ <= NOT \registers[16][12]~q\;
\ALT_INV_Mux20~9_combout\ <= NOT \Mux20~9_combout\;
\ALT_INV_Mux20~8_combout\ <= NOT \Mux20~8_combout\;
\ALT_INV_registers[3][11]~q\ <= NOT \registers[3][11]~q\;
\ALT_INV_registers[2][11]~q\ <= NOT \registers[2][11]~q\;
\ALT_INV_registers[1][11]~q\ <= NOT \registers[1][11]~q\;
\ALT_INV_registers[0][11]~q\ <= NOT \registers[0][11]~q\;
\ALT_INV_Mux20~7_combout\ <= NOT \Mux20~7_combout\;
\ALT_INV_registers[7][11]~q\ <= NOT \registers[7][11]~q\;
\ALT_INV_registers[6][11]~q\ <= NOT \registers[6][11]~q\;
\ALT_INV_registers[5][11]~q\ <= NOT \registers[5][11]~q\;
\ALT_INV_registers[4][11]~q\ <= NOT \registers[4][11]~q\;
\ALT_INV_Mux20~6_combout\ <= NOT \Mux20~6_combout\;
\ALT_INV_registers[15][11]~q\ <= NOT \registers[15][11]~q\;
\ALT_INV_registers[14][11]~q\ <= NOT \registers[14][11]~q\;
\ALT_INV_registers[13][11]~q\ <= NOT \registers[13][11]~q\;
\ALT_INV_registers[12][11]~q\ <= NOT \registers[12][11]~q\;
\ALT_INV_Mux20~5_combout\ <= NOT \Mux20~5_combout\;
\ALT_INV_registers[11][11]~q\ <= NOT \registers[11][11]~q\;
\ALT_INV_registers[10][11]~q\ <= NOT \registers[10][11]~q\;
\ALT_INV_registers[9][11]~q\ <= NOT \registers[9][11]~q\;
\ALT_INV_registers[8][11]~q\ <= NOT \registers[8][11]~q\;
\ALT_INV_Mux20~4_combout\ <= NOT \Mux20~4_combout\;
\ALT_INV_Mux20~3_combout\ <= NOT \Mux20~3_combout\;
\ALT_INV_registers[31][11]~q\ <= NOT \registers[31][11]~q\;
\ALT_INV_registers[27][11]~q\ <= NOT \registers[27][11]~q\;
\ALT_INV_registers[23][11]~q\ <= NOT \registers[23][11]~q\;
\ALT_INV_registers[19][11]~q\ <= NOT \registers[19][11]~q\;
\ALT_INV_Mux20~2_combout\ <= NOT \Mux20~2_combout\;
\ALT_INV_registers[30][11]~q\ <= NOT \registers[30][11]~q\;
\ALT_INV_registers[26][11]~q\ <= NOT \registers[26][11]~q\;
\ALT_INV_registers[22][11]~q\ <= NOT \registers[22][11]~q\;
\ALT_INV_registers[18][11]~q\ <= NOT \registers[18][11]~q\;
\ALT_INV_Mux20~1_combout\ <= NOT \Mux20~1_combout\;
\ALT_INV_registers[29][11]~q\ <= NOT \registers[29][11]~q\;
\ALT_INV_registers[25][11]~q\ <= NOT \registers[25][11]~q\;
\ALT_INV_registers[21][11]~q\ <= NOT \registers[21][11]~q\;
\ALT_INV_registers[17][11]~q\ <= NOT \registers[17][11]~q\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_registers[28][11]~q\ <= NOT \registers[28][11]~q\;
\ALT_INV_registers[24][11]~q\ <= NOT \registers[24][11]~q\;
\ALT_INV_registers[20][11]~q\ <= NOT \registers[20][11]~q\;
\ALT_INV_registers[16][11]~q\ <= NOT \registers[16][11]~q\;
\ALT_INV_Mux21~9_combout\ <= NOT \Mux21~9_combout\;
\ALT_INV_Mux21~8_combout\ <= NOT \Mux21~8_combout\;
\ALT_INV_registers[3][10]~q\ <= NOT \registers[3][10]~q\;
\ALT_INV_registers[2][10]~q\ <= NOT \registers[2][10]~q\;
\ALT_INV_registers[1][10]~q\ <= NOT \registers[1][10]~q\;
\ALT_INV_registers[0][10]~q\ <= NOT \registers[0][10]~q\;
\ALT_INV_Mux21~7_combout\ <= NOT \Mux21~7_combout\;
\ALT_INV_registers[7][10]~q\ <= NOT \registers[7][10]~q\;
\ALT_INV_registers[6][10]~q\ <= NOT \registers[6][10]~q\;
\ALT_INV_registers[5][10]~q\ <= NOT \registers[5][10]~q\;
\ALT_INV_registers[4][10]~q\ <= NOT \registers[4][10]~q\;
\ALT_INV_Mux21~6_combout\ <= NOT \Mux21~6_combout\;
\ALT_INV_registers[15][10]~q\ <= NOT \registers[15][10]~q\;
\ALT_INV_registers[14][10]~q\ <= NOT \registers[14][10]~q\;
\ALT_INV_registers[13][10]~q\ <= NOT \registers[13][10]~q\;
\ALT_INV_registers[12][10]~q\ <= NOT \registers[12][10]~q\;
\ALT_INV_Mux21~5_combout\ <= NOT \Mux21~5_combout\;
\ALT_INV_registers[11][10]~q\ <= NOT \registers[11][10]~q\;
\ALT_INV_registers[10][10]~q\ <= NOT \registers[10][10]~q\;
\ALT_INV_registers[9][10]~q\ <= NOT \registers[9][10]~q\;
\ALT_INV_registers[8][10]~q\ <= NOT \registers[8][10]~q\;
\ALT_INV_Mux21~4_combout\ <= NOT \Mux21~4_combout\;
\ALT_INV_Mux21~3_combout\ <= NOT \Mux21~3_combout\;
\ALT_INV_registers[31][10]~q\ <= NOT \registers[31][10]~q\;
\ALT_INV_registers[27][10]~q\ <= NOT \registers[27][10]~q\;
\ALT_INV_registers[23][10]~q\ <= NOT \registers[23][10]~q\;
\ALT_INV_registers[19][10]~q\ <= NOT \registers[19][10]~q\;
\ALT_INV_Mux21~2_combout\ <= NOT \Mux21~2_combout\;
\ALT_INV_registers[30][10]~q\ <= NOT \registers[30][10]~q\;
\ALT_INV_registers[26][10]~q\ <= NOT \registers[26][10]~q\;
\ALT_INV_registers[22][10]~q\ <= NOT \registers[22][10]~q\;
\ALT_INV_registers[18][10]~q\ <= NOT \registers[18][10]~q\;
\ALT_INV_Mux21~1_combout\ <= NOT \Mux21~1_combout\;
\ALT_INV_registers[29][10]~q\ <= NOT \registers[29][10]~q\;
\ALT_INV_registers[25][10]~q\ <= NOT \registers[25][10]~q\;
\ALT_INV_registers[21][10]~q\ <= NOT \registers[21][10]~q\;
\ALT_INV_registers[17][10]~q\ <= NOT \registers[17][10]~q\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_registers[28][10]~q\ <= NOT \registers[28][10]~q\;
\ALT_INV_registers[24][10]~q\ <= NOT \registers[24][10]~q\;
\ALT_INV_registers[20][10]~q\ <= NOT \registers[20][10]~q\;
\ALT_INV_registers[16][10]~q\ <= NOT \registers[16][10]~q\;
\ALT_INV_Mux22~9_combout\ <= NOT \Mux22~9_combout\;
\ALT_INV_Mux22~8_combout\ <= NOT \Mux22~8_combout\;
\ALT_INV_registers[3][9]~q\ <= NOT \registers[3][9]~q\;
\ALT_INV_registers[2][9]~q\ <= NOT \registers[2][9]~q\;
\ALT_INV_registers[1][9]~q\ <= NOT \registers[1][9]~q\;
\ALT_INV_registers[0][9]~q\ <= NOT \registers[0][9]~q\;
\ALT_INV_Mux22~7_combout\ <= NOT \Mux22~7_combout\;
\ALT_INV_registers[7][9]~q\ <= NOT \registers[7][9]~q\;
\ALT_INV_registers[6][9]~q\ <= NOT \registers[6][9]~q\;
\ALT_INV_registers[5][9]~q\ <= NOT \registers[5][9]~q\;
\ALT_INV_registers[4][9]~q\ <= NOT \registers[4][9]~q\;
\ALT_INV_Mux22~6_combout\ <= NOT \Mux22~6_combout\;
\ALT_INV_registers[15][9]~q\ <= NOT \registers[15][9]~q\;
\ALT_INV_registers[14][9]~q\ <= NOT \registers[14][9]~q\;
\ALT_INV_registers[13][9]~q\ <= NOT \registers[13][9]~q\;
\ALT_INV_registers[12][9]~q\ <= NOT \registers[12][9]~q\;
\ALT_INV_Mux22~5_combout\ <= NOT \Mux22~5_combout\;
\ALT_INV_registers[11][9]~q\ <= NOT \registers[11][9]~q\;
\ALT_INV_registers[10][9]~q\ <= NOT \registers[10][9]~q\;
\ALT_INV_registers[9][9]~q\ <= NOT \registers[9][9]~q\;
\ALT_INV_registers[8][9]~q\ <= NOT \registers[8][9]~q\;
\ALT_INV_Mux22~4_combout\ <= NOT \Mux22~4_combout\;
\ALT_INV_Mux22~3_combout\ <= NOT \Mux22~3_combout\;
\ALT_INV_registers[31][9]~q\ <= NOT \registers[31][9]~q\;
\ALT_INV_registers[27][9]~q\ <= NOT \registers[27][9]~q\;
\ALT_INV_registers[23][9]~q\ <= NOT \registers[23][9]~q\;
\ALT_INV_registers[19][9]~q\ <= NOT \registers[19][9]~q\;
\ALT_INV_Mux22~2_combout\ <= NOT \Mux22~2_combout\;
\ALT_INV_registers[30][9]~q\ <= NOT \registers[30][9]~q\;
\ALT_INV_registers[26][9]~q\ <= NOT \registers[26][9]~q\;
\ALT_INV_registers[22][9]~q\ <= NOT \registers[22][9]~q\;
\ALT_INV_registers[18][9]~q\ <= NOT \registers[18][9]~q\;
\ALT_INV_Mux22~1_combout\ <= NOT \Mux22~1_combout\;
\ALT_INV_registers[29][9]~q\ <= NOT \registers[29][9]~q\;
\ALT_INV_registers[25][9]~q\ <= NOT \registers[25][9]~q\;
\ALT_INV_registers[21][9]~q\ <= NOT \registers[21][9]~q\;
\ALT_INV_registers[17][9]~q\ <= NOT \registers[17][9]~q\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_registers[28][9]~q\ <= NOT \registers[28][9]~q\;
\ALT_INV_registers[24][9]~q\ <= NOT \registers[24][9]~q\;
\ALT_INV_registers[20][9]~q\ <= NOT \registers[20][9]~q\;
\ALT_INV_registers[16][9]~q\ <= NOT \registers[16][9]~q\;
\ALT_INV_Mux23~9_combout\ <= NOT \Mux23~9_combout\;
\ALT_INV_Mux23~8_combout\ <= NOT \Mux23~8_combout\;
\ALT_INV_registers[3][8]~q\ <= NOT \registers[3][8]~q\;
\ALT_INV_registers[2][8]~q\ <= NOT \registers[2][8]~q\;
\ALT_INV_registers[1][8]~q\ <= NOT \registers[1][8]~q\;
\ALT_INV_registers[0][8]~q\ <= NOT \registers[0][8]~q\;
\ALT_INV_Mux23~7_combout\ <= NOT \Mux23~7_combout\;
\ALT_INV_registers[7][8]~q\ <= NOT \registers[7][8]~q\;
\ALT_INV_registers[6][8]~q\ <= NOT \registers[6][8]~q\;
\ALT_INV_registers[5][8]~q\ <= NOT \registers[5][8]~q\;
\ALT_INV_registers[4][8]~q\ <= NOT \registers[4][8]~q\;
\ALT_INV_Mux23~6_combout\ <= NOT \Mux23~6_combout\;
\ALT_INV_registers[15][8]~q\ <= NOT \registers[15][8]~q\;
\ALT_INV_registers[14][8]~q\ <= NOT \registers[14][8]~q\;
\ALT_INV_registers[13][8]~q\ <= NOT \registers[13][8]~q\;
\ALT_INV_registers[12][8]~q\ <= NOT \registers[12][8]~q\;
\ALT_INV_Mux23~5_combout\ <= NOT \Mux23~5_combout\;
\ALT_INV_registers[11][8]~q\ <= NOT \registers[11][8]~q\;
\ALT_INV_registers[10][8]~q\ <= NOT \registers[10][8]~q\;
\ALT_INV_registers[9][8]~q\ <= NOT \registers[9][8]~q\;
\ALT_INV_registers[8][8]~q\ <= NOT \registers[8][8]~q\;
\ALT_INV_Mux23~4_combout\ <= NOT \Mux23~4_combout\;
\ALT_INV_Mux23~3_combout\ <= NOT \Mux23~3_combout\;
\ALT_INV_registers[31][8]~q\ <= NOT \registers[31][8]~q\;
\ALT_INV_registers[27][8]~q\ <= NOT \registers[27][8]~q\;
\ALT_INV_registers[23][8]~q\ <= NOT \registers[23][8]~q\;
\ALT_INV_registers[19][8]~q\ <= NOT \registers[19][8]~q\;
\ALT_INV_Mux23~2_combout\ <= NOT \Mux23~2_combout\;
\ALT_INV_registers[30][8]~q\ <= NOT \registers[30][8]~q\;
\ALT_INV_registers[26][8]~q\ <= NOT \registers[26][8]~q\;
\ALT_INV_registers[22][8]~q\ <= NOT \registers[22][8]~q\;
\ALT_INV_registers[18][8]~q\ <= NOT \registers[18][8]~q\;
\ALT_INV_Mux23~1_combout\ <= NOT \Mux23~1_combout\;
\ALT_INV_registers[29][8]~q\ <= NOT \registers[29][8]~q\;
\ALT_INV_registers[25][8]~q\ <= NOT \registers[25][8]~q\;
\ALT_INV_registers[21][8]~q\ <= NOT \registers[21][8]~q\;
\ALT_INV_registers[17][8]~q\ <= NOT \registers[17][8]~q\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_registers[28][8]~q\ <= NOT \registers[28][8]~q\;
\ALT_INV_registers[24][8]~q\ <= NOT \registers[24][8]~q\;
\ALT_INV_registers[20][8]~q\ <= NOT \registers[20][8]~q\;
\ALT_INV_registers[16][8]~q\ <= NOT \registers[16][8]~q\;
\ALT_INV_Mux24~9_combout\ <= NOT \Mux24~9_combout\;
\ALT_INV_Mux24~8_combout\ <= NOT \Mux24~8_combout\;
\ALT_INV_registers[3][7]~q\ <= NOT \registers[3][7]~q\;
\ALT_INV_registers[2][7]~q\ <= NOT \registers[2][7]~q\;
\ALT_INV_registers[1][7]~q\ <= NOT \registers[1][7]~q\;
\ALT_INV_registers[0][7]~q\ <= NOT \registers[0][7]~q\;
\ALT_INV_Mux24~7_combout\ <= NOT \Mux24~7_combout\;
\ALT_INV_registers[7][7]~q\ <= NOT \registers[7][7]~q\;
\ALT_INV_registers[6][7]~q\ <= NOT \registers[6][7]~q\;
\ALT_INV_registers[5][7]~q\ <= NOT \registers[5][7]~q\;
\ALT_INV_registers[4][7]~q\ <= NOT \registers[4][7]~q\;
\ALT_INV_Mux24~6_combout\ <= NOT \Mux24~6_combout\;
\ALT_INV_registers[15][7]~q\ <= NOT \registers[15][7]~q\;
\ALT_INV_registers[14][7]~q\ <= NOT \registers[14][7]~q\;
\ALT_INV_registers[13][7]~q\ <= NOT \registers[13][7]~q\;
\ALT_INV_registers[12][7]~q\ <= NOT \registers[12][7]~q\;
\ALT_INV_Mux24~5_combout\ <= NOT \Mux24~5_combout\;
\ALT_INV_registers[11][7]~q\ <= NOT \registers[11][7]~q\;
\ALT_INV_registers[10][7]~q\ <= NOT \registers[10][7]~q\;
\ALT_INV_registers[9][7]~q\ <= NOT \registers[9][7]~q\;
\ALT_INV_registers[8][7]~q\ <= NOT \registers[8][7]~q\;
\ALT_INV_Mux24~4_combout\ <= NOT \Mux24~4_combout\;
\ALT_INV_Mux24~3_combout\ <= NOT \Mux24~3_combout\;
\ALT_INV_registers[31][7]~q\ <= NOT \registers[31][7]~q\;
\ALT_INV_registers[27][7]~q\ <= NOT \registers[27][7]~q\;
\ALT_INV_registers[23][7]~q\ <= NOT \registers[23][7]~q\;
\ALT_INV_registers[19][7]~q\ <= NOT \registers[19][7]~q\;
\ALT_INV_Mux24~2_combout\ <= NOT \Mux24~2_combout\;
\ALT_INV_registers[30][7]~q\ <= NOT \registers[30][7]~q\;
\ALT_INV_registers[26][7]~q\ <= NOT \registers[26][7]~q\;
\ALT_INV_registers[22][7]~q\ <= NOT \registers[22][7]~q\;
\ALT_INV_registers[18][7]~q\ <= NOT \registers[18][7]~q\;
\ALT_INV_Mux24~1_combout\ <= NOT \Mux24~1_combout\;
\ALT_INV_registers[29][7]~q\ <= NOT \registers[29][7]~q\;
\ALT_INV_registers[25][7]~q\ <= NOT \registers[25][7]~q\;
\ALT_INV_registers[21][7]~q\ <= NOT \registers[21][7]~q\;
\ALT_INV_registers[17][7]~q\ <= NOT \registers[17][7]~q\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_registers[28][7]~q\ <= NOT \registers[28][7]~q\;
\ALT_INV_registers[24][7]~q\ <= NOT \registers[24][7]~q\;
\ALT_INV_registers[20][7]~q\ <= NOT \registers[20][7]~q\;
\ALT_INV_registers[16][7]~q\ <= NOT \registers[16][7]~q\;
\ALT_INV_Mux25~9_combout\ <= NOT \Mux25~9_combout\;
\ALT_INV_Mux25~8_combout\ <= NOT \Mux25~8_combout\;
\ALT_INV_registers[3][6]~q\ <= NOT \registers[3][6]~q\;
\ALT_INV_registers[2][6]~q\ <= NOT \registers[2][6]~q\;
\ALT_INV_registers[1][6]~q\ <= NOT \registers[1][6]~q\;
\ALT_INV_registers[0][6]~q\ <= NOT \registers[0][6]~q\;
\ALT_INV_Mux25~7_combout\ <= NOT \Mux25~7_combout\;
\ALT_INV_registers[7][6]~q\ <= NOT \registers[7][6]~q\;
\ALT_INV_registers[6][6]~q\ <= NOT \registers[6][6]~q\;
\ALT_INV_registers[5][6]~q\ <= NOT \registers[5][6]~q\;
\ALT_INV_registers[4][6]~q\ <= NOT \registers[4][6]~q\;
\ALT_INV_Mux25~6_combout\ <= NOT \Mux25~6_combout\;
\ALT_INV_registers[15][6]~q\ <= NOT \registers[15][6]~q\;
\ALT_INV_registers[14][6]~q\ <= NOT \registers[14][6]~q\;
\ALT_INV_registers[13][6]~q\ <= NOT \registers[13][6]~q\;
\ALT_INV_registers[12][6]~q\ <= NOT \registers[12][6]~q\;
\ALT_INV_Mux25~5_combout\ <= NOT \Mux25~5_combout\;
\ALT_INV_registers[11][6]~q\ <= NOT \registers[11][6]~q\;
\ALT_INV_registers[10][6]~q\ <= NOT \registers[10][6]~q\;
\ALT_INV_registers[9][6]~q\ <= NOT \registers[9][6]~q\;
\ALT_INV_registers[8][6]~q\ <= NOT \registers[8][6]~q\;
\ALT_INV_Mux25~4_combout\ <= NOT \Mux25~4_combout\;
\ALT_INV_Mux25~3_combout\ <= NOT \Mux25~3_combout\;
\ALT_INV_registers[31][6]~q\ <= NOT \registers[31][6]~q\;
\ALT_INV_registers[27][6]~q\ <= NOT \registers[27][6]~q\;
\ALT_INV_registers[23][6]~q\ <= NOT \registers[23][6]~q\;
\ALT_INV_registers[19][6]~q\ <= NOT \registers[19][6]~q\;
\ALT_INV_Mux25~2_combout\ <= NOT \Mux25~2_combout\;
\ALT_INV_registers[30][6]~q\ <= NOT \registers[30][6]~q\;
\ALT_INV_registers[26][6]~q\ <= NOT \registers[26][6]~q\;
\ALT_INV_registers[22][6]~q\ <= NOT \registers[22][6]~q\;
\ALT_INV_registers[18][6]~q\ <= NOT \registers[18][6]~q\;
\ALT_INV_Mux25~1_combout\ <= NOT \Mux25~1_combout\;
\ALT_INV_registers[29][6]~q\ <= NOT \registers[29][6]~q\;
\ALT_INV_registers[25][6]~q\ <= NOT \registers[25][6]~q\;
\ALT_INV_registers[21][6]~q\ <= NOT \registers[21][6]~q\;
\ALT_INV_registers[17][6]~q\ <= NOT \registers[17][6]~q\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\ALT_INV_registers[28][6]~q\ <= NOT \registers[28][6]~q\;
\ALT_INV_registers[24][6]~q\ <= NOT \registers[24][6]~q\;
\ALT_INV_registers[20][6]~q\ <= NOT \registers[20][6]~q\;
\ALT_INV_registers[16][6]~q\ <= NOT \registers[16][6]~q\;
\ALT_INV_Mux26~9_combout\ <= NOT \Mux26~9_combout\;
\ALT_INV_Mux26~8_combout\ <= NOT \Mux26~8_combout\;
\ALT_INV_registers[3][5]~q\ <= NOT \registers[3][5]~q\;
\ALT_INV_registers[2][5]~q\ <= NOT \registers[2][5]~q\;
\ALT_INV_registers[1][5]~q\ <= NOT \registers[1][5]~q\;
\ALT_INV_registers[0][5]~q\ <= NOT \registers[0][5]~q\;
\ALT_INV_Mux26~7_combout\ <= NOT \Mux26~7_combout\;
\ALT_INV_registers[7][5]~q\ <= NOT \registers[7][5]~q\;
\ALT_INV_registers[6][5]~q\ <= NOT \registers[6][5]~q\;
\ALT_INV_registers[5][5]~q\ <= NOT \registers[5][5]~q\;
\ALT_INV_registers[4][5]~q\ <= NOT \registers[4][5]~q\;
\ALT_INV_Mux26~6_combout\ <= NOT \Mux26~6_combout\;
\ALT_INV_registers[15][5]~q\ <= NOT \registers[15][5]~q\;
\ALT_INV_registers[14][5]~q\ <= NOT \registers[14][5]~q\;
\ALT_INV_registers[13][5]~q\ <= NOT \registers[13][5]~q\;
\ALT_INV_registers[12][5]~q\ <= NOT \registers[12][5]~q\;
\ALT_INV_Mux26~5_combout\ <= NOT \Mux26~5_combout\;
\ALT_INV_registers[11][5]~q\ <= NOT \registers[11][5]~q\;
\ALT_INV_registers[10][5]~q\ <= NOT \registers[10][5]~q\;
\ALT_INV_registers[9][5]~q\ <= NOT \registers[9][5]~q\;
\ALT_INV_registers[8][5]~q\ <= NOT \registers[8][5]~q\;
\ALT_INV_Mux26~4_combout\ <= NOT \Mux26~4_combout\;
\ALT_INV_Mux26~3_combout\ <= NOT \Mux26~3_combout\;
\ALT_INV_registers[31][5]~q\ <= NOT \registers[31][5]~q\;
\ALT_INV_registers[27][5]~q\ <= NOT \registers[27][5]~q\;
\ALT_INV_registers[23][5]~q\ <= NOT \registers[23][5]~q\;
\ALT_INV_registers[19][5]~q\ <= NOT \registers[19][5]~q\;
\ALT_INV_Mux26~2_combout\ <= NOT \Mux26~2_combout\;
\ALT_INV_registers[30][5]~q\ <= NOT \registers[30][5]~q\;
\ALT_INV_registers[26][5]~q\ <= NOT \registers[26][5]~q\;
\ALT_INV_registers[22][5]~q\ <= NOT \registers[22][5]~q\;
\ALT_INV_registers[18][5]~q\ <= NOT \registers[18][5]~q\;
\ALT_INV_Mux26~1_combout\ <= NOT \Mux26~1_combout\;
\ALT_INV_registers[29][5]~q\ <= NOT \registers[29][5]~q\;
\ALT_INV_registers[25][5]~q\ <= NOT \registers[25][5]~q\;
\ALT_INV_registers[21][5]~q\ <= NOT \registers[21][5]~q\;
\ALT_INV_registers[17][5]~q\ <= NOT \registers[17][5]~q\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_registers[28][5]~q\ <= NOT \registers[28][5]~q\;
\ALT_INV_registers[24][5]~q\ <= NOT \registers[24][5]~q\;
\ALT_INV_registers[20][5]~q\ <= NOT \registers[20][5]~q\;
\ALT_INV_registers[16][5]~q\ <= NOT \registers[16][5]~q\;
\ALT_INV_Mux27~9_combout\ <= NOT \Mux27~9_combout\;
\ALT_INV_Mux27~8_combout\ <= NOT \Mux27~8_combout\;
\ALT_INV_registers[3][4]~q\ <= NOT \registers[3][4]~q\;
\ALT_INV_registers[2][4]~q\ <= NOT \registers[2][4]~q\;
\ALT_INV_registers[1][4]~q\ <= NOT \registers[1][4]~q\;
\ALT_INV_registers[0][4]~q\ <= NOT \registers[0][4]~q\;
\ALT_INV_Mux27~7_combout\ <= NOT \Mux27~7_combout\;
\ALT_INV_registers[7][4]~q\ <= NOT \registers[7][4]~q\;
\ALT_INV_registers[6][4]~q\ <= NOT \registers[6][4]~q\;
\ALT_INV_registers[5][4]~q\ <= NOT \registers[5][4]~q\;
\ALT_INV_registers[4][4]~q\ <= NOT \registers[4][4]~q\;
\ALT_INV_Mux27~6_combout\ <= NOT \Mux27~6_combout\;
\ALT_INV_registers[15][4]~q\ <= NOT \registers[15][4]~q\;
\ALT_INV_registers[14][4]~q\ <= NOT \registers[14][4]~q\;
\ALT_INV_registers[13][4]~q\ <= NOT \registers[13][4]~q\;
\ALT_INV_registers[12][4]~q\ <= NOT \registers[12][4]~q\;
\ALT_INV_Mux27~5_combout\ <= NOT \Mux27~5_combout\;
\ALT_INV_registers[11][4]~q\ <= NOT \registers[11][4]~q\;
\ALT_INV_registers[10][4]~q\ <= NOT \registers[10][4]~q\;
\ALT_INV_registers[9][4]~q\ <= NOT \registers[9][4]~q\;
\ALT_INV_registers[8][4]~q\ <= NOT \registers[8][4]~q\;
\ALT_INV_Mux27~4_combout\ <= NOT \Mux27~4_combout\;
\ALT_INV_Mux27~3_combout\ <= NOT \Mux27~3_combout\;
\ALT_INV_registers[31][4]~q\ <= NOT \registers[31][4]~q\;
\ALT_INV_registers[27][4]~q\ <= NOT \registers[27][4]~q\;
\ALT_INV_registers[23][4]~q\ <= NOT \registers[23][4]~q\;
\ALT_INV_registers[19][4]~q\ <= NOT \registers[19][4]~q\;
\ALT_INV_Mux27~2_combout\ <= NOT \Mux27~2_combout\;
\ALT_INV_registers[30][4]~q\ <= NOT \registers[30][4]~q\;
\ALT_INV_registers[26][4]~q\ <= NOT \registers[26][4]~q\;
\ALT_INV_registers[22][4]~q\ <= NOT \registers[22][4]~q\;
\ALT_INV_registers[18][4]~q\ <= NOT \registers[18][4]~q\;
\ALT_INV_Mux27~1_combout\ <= NOT \Mux27~1_combout\;
\ALT_INV_registers[29][4]~q\ <= NOT \registers[29][4]~q\;
\ALT_INV_registers[25][4]~q\ <= NOT \registers[25][4]~q\;
\ALT_INV_registers[21][4]~q\ <= NOT \registers[21][4]~q\;
\ALT_INV_registers[17][4]~q\ <= NOT \registers[17][4]~q\;
\ALT_INV_Mux27~0_combout\ <= NOT \Mux27~0_combout\;
\ALT_INV_registers[28][4]~q\ <= NOT \registers[28][4]~q\;
\ALT_INV_registers[24][4]~q\ <= NOT \registers[24][4]~q\;
\ALT_INV_registers[20][4]~q\ <= NOT \registers[20][4]~q\;
\ALT_INV_registers[16][4]~q\ <= NOT \registers[16][4]~q\;
\ALT_INV_Mux28~9_combout\ <= NOT \Mux28~9_combout\;
\ALT_INV_Mux28~8_combout\ <= NOT \Mux28~8_combout\;
\ALT_INV_registers[3][3]~q\ <= NOT \registers[3][3]~q\;
\ALT_INV_registers[2][3]~q\ <= NOT \registers[2][3]~q\;
\ALT_INV_registers[1][3]~q\ <= NOT \registers[1][3]~q\;
\ALT_INV_registers[0][3]~q\ <= NOT \registers[0][3]~q\;
\ALT_INV_Mux28~7_combout\ <= NOT \Mux28~7_combout\;
\ALT_INV_registers[7][3]~q\ <= NOT \registers[7][3]~q\;
\ALT_INV_registers[6][3]~q\ <= NOT \registers[6][3]~q\;
\ALT_INV_registers[5][3]~q\ <= NOT \registers[5][3]~q\;
\ALT_INV_registers[4][3]~q\ <= NOT \registers[4][3]~q\;
\ALT_INV_Mux28~6_combout\ <= NOT \Mux28~6_combout\;
\ALT_INV_registers[15][3]~q\ <= NOT \registers[15][3]~q\;
\ALT_INV_registers[14][3]~q\ <= NOT \registers[14][3]~q\;
\ALT_INV_registers[13][3]~q\ <= NOT \registers[13][3]~q\;
\ALT_INV_registers[12][3]~q\ <= NOT \registers[12][3]~q\;
\ALT_INV_Mux28~5_combout\ <= NOT \Mux28~5_combout\;
\ALT_INV_registers[11][3]~q\ <= NOT \registers[11][3]~q\;
\ALT_INV_registers[10][3]~q\ <= NOT \registers[10][3]~q\;
\ALT_INV_registers[9][3]~q\ <= NOT \registers[9][3]~q\;
\ALT_INV_registers[8][3]~q\ <= NOT \registers[8][3]~q\;
\ALT_INV_Mux28~4_combout\ <= NOT \Mux28~4_combout\;
\ALT_INV_Mux28~3_combout\ <= NOT \Mux28~3_combout\;
\ALT_INV_registers[31][3]~q\ <= NOT \registers[31][3]~q\;
\ALT_INV_registers[27][3]~q\ <= NOT \registers[27][3]~q\;
\ALT_INV_registers[23][3]~q\ <= NOT \registers[23][3]~q\;
\ALT_INV_registers[19][3]~q\ <= NOT \registers[19][3]~q\;
\ALT_INV_Mux28~2_combout\ <= NOT \Mux28~2_combout\;
\ALT_INV_registers[30][3]~q\ <= NOT \registers[30][3]~q\;
\ALT_INV_registers[26][3]~q\ <= NOT \registers[26][3]~q\;
\ALT_INV_registers[22][3]~q\ <= NOT \registers[22][3]~q\;
\ALT_INV_registers[18][3]~q\ <= NOT \registers[18][3]~q\;
\ALT_INV_Mux28~1_combout\ <= NOT \Mux28~1_combout\;
\ALT_INV_registers[29][3]~q\ <= NOT \registers[29][3]~q\;
\ALT_INV_registers[25][3]~q\ <= NOT \registers[25][3]~q\;
\ALT_INV_registers[21][3]~q\ <= NOT \registers[21][3]~q\;
\ALT_INV_registers[17][3]~q\ <= NOT \registers[17][3]~q\;
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_registers[28][3]~q\ <= NOT \registers[28][3]~q\;
\ALT_INV_registers[24][3]~q\ <= NOT \registers[24][3]~q\;
\ALT_INV_registers[20][3]~q\ <= NOT \registers[20][3]~q\;
\ALT_INV_registers[16][3]~q\ <= NOT \registers[16][3]~q\;
\ALT_INV_Mux29~9_combout\ <= NOT \Mux29~9_combout\;
\ALT_INV_Mux29~8_combout\ <= NOT \Mux29~8_combout\;
\ALT_INV_registers[3][2]~q\ <= NOT \registers[3][2]~q\;
\ALT_INV_registers[2][2]~q\ <= NOT \registers[2][2]~q\;
\ALT_INV_registers[1][2]~q\ <= NOT \registers[1][2]~q\;
\ALT_INV_registers[0][2]~q\ <= NOT \registers[0][2]~q\;
\ALT_INV_Mux29~7_combout\ <= NOT \Mux29~7_combout\;
\ALT_INV_registers[7][2]~q\ <= NOT \registers[7][2]~q\;
\ALT_INV_registers[6][2]~q\ <= NOT \registers[6][2]~q\;
\ALT_INV_registers[5][2]~q\ <= NOT \registers[5][2]~q\;
\ALT_INV_registers[4][2]~q\ <= NOT \registers[4][2]~q\;
\ALT_INV_Mux29~6_combout\ <= NOT \Mux29~6_combout\;
\ALT_INV_registers[15][2]~q\ <= NOT \registers[15][2]~q\;
\ALT_INV_registers[14][2]~q\ <= NOT \registers[14][2]~q\;
\ALT_INV_registers[13][2]~q\ <= NOT \registers[13][2]~q\;
\ALT_INV_registers[12][2]~q\ <= NOT \registers[12][2]~q\;
\ALT_INV_Mux29~5_combout\ <= NOT \Mux29~5_combout\;
\ALT_INV_registers[11][2]~q\ <= NOT \registers[11][2]~q\;
\ALT_INV_registers[10][2]~q\ <= NOT \registers[10][2]~q\;
\ALT_INV_registers[9][2]~q\ <= NOT \registers[9][2]~q\;
\ALT_INV_registers[8][2]~q\ <= NOT \registers[8][2]~q\;
\ALT_INV_Mux29~4_combout\ <= NOT \Mux29~4_combout\;
\ALT_INV_Mux29~3_combout\ <= NOT \Mux29~3_combout\;
\ALT_INV_registers[31][2]~q\ <= NOT \registers[31][2]~q\;
\ALT_INV_registers[27][2]~q\ <= NOT \registers[27][2]~q\;
\ALT_INV_registers[23][2]~q\ <= NOT \registers[23][2]~q\;
\ALT_INV_registers[19][2]~q\ <= NOT \registers[19][2]~q\;
\ALT_INV_Mux29~2_combout\ <= NOT \Mux29~2_combout\;
\ALT_INV_registers[30][2]~q\ <= NOT \registers[30][2]~q\;
\ALT_INV_registers[26][2]~q\ <= NOT \registers[26][2]~q\;
\ALT_INV_registers[22][2]~q\ <= NOT \registers[22][2]~q\;
\ALT_INV_registers[18][2]~q\ <= NOT \registers[18][2]~q\;
\ALT_INV_Mux29~1_combout\ <= NOT \Mux29~1_combout\;
\ALT_INV_registers[29][2]~q\ <= NOT \registers[29][2]~q\;
\ALT_INV_registers[25][2]~q\ <= NOT \registers[25][2]~q\;
\ALT_INV_registers[21][2]~q\ <= NOT \registers[21][2]~q\;
\ALT_INV_registers[17][2]~q\ <= NOT \registers[17][2]~q\;
\ALT_INV_Mux29~0_combout\ <= NOT \Mux29~0_combout\;
\ALT_INV_registers[28][2]~q\ <= NOT \registers[28][2]~q\;
\ALT_INV_registers[24][2]~q\ <= NOT \registers[24][2]~q\;
\ALT_INV_registers[20][2]~q\ <= NOT \registers[20][2]~q\;
\ALT_INV_registers[16][2]~q\ <= NOT \registers[16][2]~q\;
\ALT_INV_Mux30~9_combout\ <= NOT \Mux30~9_combout\;
\ALT_INV_Mux30~8_combout\ <= NOT \Mux30~8_combout\;
\ALT_INV_registers[3][1]~q\ <= NOT \registers[3][1]~q\;
\ALT_INV_registers[2][1]~q\ <= NOT \registers[2][1]~q\;
\ALT_INV_registers[1][1]~q\ <= NOT \registers[1][1]~q\;
\ALT_INV_registers[0][1]~q\ <= NOT \registers[0][1]~q\;
\ALT_INV_Mux30~7_combout\ <= NOT \Mux30~7_combout\;
\ALT_INV_registers[7][1]~q\ <= NOT \registers[7][1]~q\;
\ALT_INV_registers[6][1]~q\ <= NOT \registers[6][1]~q\;
\ALT_INV_registers[5][1]~q\ <= NOT \registers[5][1]~q\;
\ALT_INV_registers[4][1]~q\ <= NOT \registers[4][1]~q\;
\ALT_INV_Mux30~6_combout\ <= NOT \Mux30~6_combout\;
\ALT_INV_registers[15][1]~q\ <= NOT \registers[15][1]~q\;
\ALT_INV_registers[14][1]~q\ <= NOT \registers[14][1]~q\;
\ALT_INV_registers[13][1]~q\ <= NOT \registers[13][1]~q\;
\ALT_INV_registers[12][1]~q\ <= NOT \registers[12][1]~q\;
\ALT_INV_Mux30~5_combout\ <= NOT \Mux30~5_combout\;
\ALT_INV_registers[11][1]~q\ <= NOT \registers[11][1]~q\;
\ALT_INV_registers[10][1]~q\ <= NOT \registers[10][1]~q\;
\ALT_INV_registers[9][1]~q\ <= NOT \registers[9][1]~q\;
\ALT_INV_registers[8][1]~q\ <= NOT \registers[8][1]~q\;
\ALT_INV_Mux30~4_combout\ <= NOT \Mux30~4_combout\;
\ALT_INV_Mux30~3_combout\ <= NOT \Mux30~3_combout\;
\ALT_INV_registers[31][1]~q\ <= NOT \registers[31][1]~q\;
\ALT_INV_registers[27][1]~q\ <= NOT \registers[27][1]~q\;
\ALT_INV_registers[23][1]~q\ <= NOT \registers[23][1]~q\;
\ALT_INV_registers[19][1]~q\ <= NOT \registers[19][1]~q\;
\ALT_INV_Mux30~2_combout\ <= NOT \Mux30~2_combout\;
\ALT_INV_registers[30][1]~q\ <= NOT \registers[30][1]~q\;
\ALT_INV_registers[26][1]~q\ <= NOT \registers[26][1]~q\;
\ALT_INV_registers[22][1]~q\ <= NOT \registers[22][1]~q\;
\ALT_INV_registers[18][1]~q\ <= NOT \registers[18][1]~q\;
\ALT_INV_Mux30~1_combout\ <= NOT \Mux30~1_combout\;
\ALT_INV_registers[29][1]~q\ <= NOT \registers[29][1]~q\;
\ALT_INV_registers[25][1]~q\ <= NOT \registers[25][1]~q\;
\ALT_INV_registers[21][1]~q\ <= NOT \registers[21][1]~q\;
\ALT_INV_registers[17][1]~q\ <= NOT \registers[17][1]~q\;
\ALT_INV_Mux30~0_combout\ <= NOT \Mux30~0_combout\;
\ALT_INV_registers[28][1]~q\ <= NOT \registers[28][1]~q\;
\ALT_INV_registers[24][1]~q\ <= NOT \registers[24][1]~q\;
\ALT_INV_registers[20][1]~q\ <= NOT \registers[20][1]~q\;
\ALT_INV_registers[16][1]~q\ <= NOT \registers[16][1]~q\;
\ALT_INV_Mux31~10_combout\ <= NOT \Mux31~10_combout\;
\ALT_INV_Mux31~9_combout\ <= NOT \Mux31~9_combout\;
\ALT_INV_registers[3][0]~q\ <= NOT \registers[3][0]~q\;
\ALT_INV_registers[2][0]~q\ <= NOT \registers[2][0]~q\;
\ALT_INV_registers[1][0]~q\ <= NOT \registers[1][0]~q\;
\ALT_INV_registers[0][0]~q\ <= NOT \registers[0][0]~q\;
\ALT_INV_Mux31~8_combout\ <= NOT \Mux31~8_combout\;
\ALT_INV_registers[7][0]~q\ <= NOT \registers[7][0]~q\;
\ALT_INV_registers[6][0]~q\ <= NOT \registers[6][0]~q\;
\ALT_INV_registers[5][0]~q\ <= NOT \registers[5][0]~q\;
\ALT_INV_registers[4][0]~q\ <= NOT \registers[4][0]~q\;
\ALT_INV_Mux31~7_combout\ <= NOT \Mux31~7_combout\;
\ALT_INV_registers[15][0]~q\ <= NOT \registers[15][0]~q\;
\ALT_INV_registers[14][0]~q\ <= NOT \registers[14][0]~q\;
\ALT_INV_registers[13][0]~q\ <= NOT \registers[13][0]~q\;
\ALT_INV_registers[12][0]~q\ <= NOT \registers[12][0]~q\;
\ALT_INV_Mux31~6_combout\ <= NOT \Mux31~6_combout\;
\ALT_INV_Mux31~5_combout\ <= NOT \Mux31~5_combout\;
\ALT_INV_registers[11][0]~q\ <= NOT \registers[11][0]~q\;
\ALT_INV_registers[10][0]~q\ <= NOT \registers[10][0]~q\;
\ALT_INV_registers[9][0]~q\ <= NOT \registers[9][0]~q\;
\ALT_INV_registers[8][0]~q\ <= NOT \registers[8][0]~q\;
\ALT_INV_Mux31~4_combout\ <= NOT \Mux31~4_combout\;
\ALT_INV_Mux31~3_combout\ <= NOT \Mux31~3_combout\;
\ALT_INV_registers[31][0]~q\ <= NOT \registers[31][0]~q\;
\ALT_INV_registers[27][0]~q\ <= NOT \registers[27][0]~q\;
\ALT_INV_registers[23][0]~q\ <= NOT \registers[23][0]~q\;
\ALT_INV_registers[19][0]~q\ <= NOT \registers[19][0]~q\;
\ALT_INV_Mux31~2_combout\ <= NOT \Mux31~2_combout\;
\ALT_INV_registers[30][0]~q\ <= NOT \registers[30][0]~q\;
\ALT_INV_registers[26][0]~q\ <= NOT \registers[26][0]~q\;
\ALT_INV_registers[22][0]~q\ <= NOT \registers[22][0]~q\;
\ALT_INV_registers[18][0]~q\ <= NOT \registers[18][0]~q\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
\ALT_INV_registers[29][0]~q\ <= NOT \registers[29][0]~q\;
\ALT_INV_registers[25][0]~q\ <= NOT \registers[25][0]~q\;
\ALT_INV_registers[21][0]~q\ <= NOT \registers[21][0]~q\;
\ALT_INV_registers[17][0]~q\ <= NOT \registers[17][0]~q\;
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\ALT_INV_registers[28][0]~q\ <= NOT \registers[28][0]~q\;
\ALT_INV_registers[24][0]~q\ <= NOT \registers[24][0]~q\;
\ALT_INV_registers[20][0]~q\ <= NOT \registers[20][0]~q\;
\ALT_INV_registers[16][0]~q\ <= NOT \registers[16][0]~q\;
\ALT_INV_write_data[31]~input_o\ <= NOT \write_data[31]~input_o\;
\ALT_INV_write_data[30]~input_o\ <= NOT \write_data[30]~input_o\;
\ALT_INV_write_data[29]~input_o\ <= NOT \write_data[29]~input_o\;
\ALT_INV_write_data[28]~input_o\ <= NOT \write_data[28]~input_o\;
\ALT_INV_write_data[27]~input_o\ <= NOT \write_data[27]~input_o\;
\ALT_INV_write_data[26]~input_o\ <= NOT \write_data[26]~input_o\;
\ALT_INV_write_data[25]~input_o\ <= NOT \write_data[25]~input_o\;
\ALT_INV_write_data[24]~input_o\ <= NOT \write_data[24]~input_o\;
\ALT_INV_write_data[23]~input_o\ <= NOT \write_data[23]~input_o\;
\ALT_INV_write_data[22]~input_o\ <= NOT \write_data[22]~input_o\;
\ALT_INV_write_data[21]~input_o\ <= NOT \write_data[21]~input_o\;
\ALT_INV_write_data[20]~input_o\ <= NOT \write_data[20]~input_o\;
\ALT_INV_write_data[19]~input_o\ <= NOT \write_data[19]~input_o\;
\ALT_INV_write_data[18]~input_o\ <= NOT \write_data[18]~input_o\;
\ALT_INV_write_data[17]~input_o\ <= NOT \write_data[17]~input_o\;
\ALT_INV_write_data[16]~input_o\ <= NOT \write_data[16]~input_o\;
\ALT_INV_write_data[15]~input_o\ <= NOT \write_data[15]~input_o\;
\ALT_INV_write_data[14]~input_o\ <= NOT \write_data[14]~input_o\;
\ALT_INV_write_data[13]~input_o\ <= NOT \write_data[13]~input_o\;
\ALT_INV_write_data[12]~input_o\ <= NOT \write_data[12]~input_o\;
\ALT_INV_write_data[11]~input_o\ <= NOT \write_data[11]~input_o\;
\ALT_INV_write_data[10]~input_o\ <= NOT \write_data[10]~input_o\;
\ALT_INV_write_data[9]~input_o\ <= NOT \write_data[9]~input_o\;
\ALT_INV_write_data[8]~input_o\ <= NOT \write_data[8]~input_o\;
\ALT_INV_write_data[7]~input_o\ <= NOT \write_data[7]~input_o\;
\ALT_INV_write_data[6]~input_o\ <= NOT \write_data[6]~input_o\;
\ALT_INV_write_data[5]~input_o\ <= NOT \write_data[5]~input_o\;
\ALT_INV_write_data[4]~input_o\ <= NOT \write_data[4]~input_o\;
\ALT_INV_write_data[3]~input_o\ <= NOT \write_data[3]~input_o\;
\ALT_INV_write_data[2]~input_o\ <= NOT \write_data[2]~input_o\;
\ALT_INV_write_data[1]~input_o\ <= NOT \write_data[1]~input_o\;
\ALT_INV_RegWrite~input_o\ <= NOT \RegWrite~input_o\;
\ALT_INV_write_reg[4]~input_o\ <= NOT \write_reg[4]~input_o\;
\ALT_INV_write_reg[3]~input_o\ <= NOT \write_reg[3]~input_o\;
\ALT_INV_write_reg[2]~input_o\ <= NOT \write_reg[2]~input_o\;
\ALT_INV_write_reg[1]~input_o\ <= NOT \write_reg[1]~input_o\;
\ALT_INV_write_reg[0]~input_o\ <= NOT \write_reg[0]~input_o\;
\ALT_INV_write_data[0]~input_o\ <= NOT \write_data[0]~input_o\;
\ALT_INV_read_reg2[1]~input_o\ <= NOT \read_reg2[1]~input_o\;
\ALT_INV_read_reg2[0]~input_o\ <= NOT \read_reg2[0]~input_o\;
\ALT_INV_read_reg2[3]~input_o\ <= NOT \read_reg2[3]~input_o\;
\ALT_INV_read_reg2[2]~input_o\ <= NOT \read_reg2[2]~input_o\;
\ALT_INV_read_reg2[4]~input_o\ <= NOT \read_reg2[4]~input_o\;
\ALT_INV_read_reg1[1]~input_o\ <= NOT \read_reg1[1]~input_o\;
\ALT_INV_read_reg1[0]~input_o\ <= NOT \read_reg1[0]~input_o\;
\ALT_INV_read_reg1[3]~input_o\ <= NOT \read_reg1[3]~input_o\;
\ALT_INV_read_reg1[2]~input_o\ <= NOT \read_reg1[2]~input_o\;
\ALT_INV_read_reg1[4]~input_o\ <= NOT \read_reg1[4]~input_o\;
\ALT_INV_Mux32~9_combout\ <= NOT \Mux32~9_combout\;
\ALT_INV_Mux32~8_combout\ <= NOT \Mux32~8_combout\;
\ALT_INV_Mux32~7_combout\ <= NOT \Mux32~7_combout\;
\ALT_INV_Mux32~6_combout\ <= NOT \Mux32~6_combout\;
\ALT_INV_Mux32~5_combout\ <= NOT \Mux32~5_combout\;
\ALT_INV_Mux32~4_combout\ <= NOT \Mux32~4_combout\;
\ALT_INV_Mux32~3_combout\ <= NOT \Mux32~3_combout\;
\ALT_INV_Mux32~2_combout\ <= NOT \Mux32~2_combout\;
\ALT_INV_Mux32~1_combout\ <= NOT \Mux32~1_combout\;
\ALT_INV_Mux32~0_combout\ <= NOT \Mux32~0_combout\;
\ALT_INV_Mux33~9_combout\ <= NOT \Mux33~9_combout\;
\ALT_INV_Mux33~8_combout\ <= NOT \Mux33~8_combout\;
\ALT_INV_Mux33~7_combout\ <= NOT \Mux33~7_combout\;
\ALT_INV_Mux33~6_combout\ <= NOT \Mux33~6_combout\;
\ALT_INV_Mux33~5_combout\ <= NOT \Mux33~5_combout\;
\ALT_INV_Mux33~4_combout\ <= NOT \Mux33~4_combout\;
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
\ALT_INV_Mux34~9_combout\ <= NOT \Mux34~9_combout\;
\ALT_INV_Mux34~8_combout\ <= NOT \Mux34~8_combout\;
\ALT_INV_Mux34~7_combout\ <= NOT \Mux34~7_combout\;
\ALT_INV_Mux34~6_combout\ <= NOT \Mux34~6_combout\;
\ALT_INV_Mux34~5_combout\ <= NOT \Mux34~5_combout\;
\ALT_INV_Mux34~4_combout\ <= NOT \Mux34~4_combout\;
\ALT_INV_Mux34~3_combout\ <= NOT \Mux34~3_combout\;
\ALT_INV_Mux34~2_combout\ <= NOT \Mux34~2_combout\;
\ALT_INV_Mux34~1_combout\ <= NOT \Mux34~1_combout\;
\ALT_INV_Mux34~0_combout\ <= NOT \Mux34~0_combout\;
\ALT_INV_Mux35~9_combout\ <= NOT \Mux35~9_combout\;
\ALT_INV_Mux35~8_combout\ <= NOT \Mux35~8_combout\;
\ALT_INV_Mux35~7_combout\ <= NOT \Mux35~7_combout\;
\ALT_INV_Mux35~6_combout\ <= NOT \Mux35~6_combout\;
\ALT_INV_Mux35~5_combout\ <= NOT \Mux35~5_combout\;
\ALT_INV_Mux35~4_combout\ <= NOT \Mux35~4_combout\;
\ALT_INV_Mux35~3_combout\ <= NOT \Mux35~3_combout\;
\ALT_INV_Mux35~2_combout\ <= NOT \Mux35~2_combout\;
\ALT_INV_Mux35~1_combout\ <= NOT \Mux35~1_combout\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\ALT_INV_Mux36~9_combout\ <= NOT \Mux36~9_combout\;
\ALT_INV_Mux36~8_combout\ <= NOT \Mux36~8_combout\;
\ALT_INV_Mux36~7_combout\ <= NOT \Mux36~7_combout\;
\ALT_INV_Mux36~6_combout\ <= NOT \Mux36~6_combout\;
\ALT_INV_Mux36~5_combout\ <= NOT \Mux36~5_combout\;
\ALT_INV_Mux36~4_combout\ <= NOT \Mux36~4_combout\;
\ALT_INV_Mux36~3_combout\ <= NOT \Mux36~3_combout\;
\ALT_INV_Mux36~2_combout\ <= NOT \Mux36~2_combout\;
\ALT_INV_Mux36~1_combout\ <= NOT \Mux36~1_combout\;
\ALT_INV_Mux36~0_combout\ <= NOT \Mux36~0_combout\;
\ALT_INV_Mux37~9_combout\ <= NOT \Mux37~9_combout\;
\ALT_INV_Mux37~8_combout\ <= NOT \Mux37~8_combout\;
\ALT_INV_Mux37~7_combout\ <= NOT \Mux37~7_combout\;
\ALT_INV_Mux37~6_combout\ <= NOT \Mux37~6_combout\;
\ALT_INV_Mux37~5_combout\ <= NOT \Mux37~5_combout\;
\ALT_INV_Mux37~4_combout\ <= NOT \Mux37~4_combout\;
\ALT_INV_Mux37~3_combout\ <= NOT \Mux37~3_combout\;
\ALT_INV_Mux37~2_combout\ <= NOT \Mux37~2_combout\;
\ALT_INV_Mux37~1_combout\ <= NOT \Mux37~1_combout\;
\ALT_INV_Mux37~0_combout\ <= NOT \Mux37~0_combout\;
\ALT_INV_Mux38~9_combout\ <= NOT \Mux38~9_combout\;
\ALT_INV_Mux38~8_combout\ <= NOT \Mux38~8_combout\;
\ALT_INV_Mux38~7_combout\ <= NOT \Mux38~7_combout\;
\ALT_INV_Mux38~6_combout\ <= NOT \Mux38~6_combout\;
\ALT_INV_Mux38~5_combout\ <= NOT \Mux38~5_combout\;
\ALT_INV_Mux38~4_combout\ <= NOT \Mux38~4_combout\;
\ALT_INV_Mux38~3_combout\ <= NOT \Mux38~3_combout\;
\ALT_INV_Mux38~2_combout\ <= NOT \Mux38~2_combout\;
\ALT_INV_Mux38~1_combout\ <= NOT \Mux38~1_combout\;
\ALT_INV_Mux38~0_combout\ <= NOT \Mux38~0_combout\;
\ALT_INV_Mux39~9_combout\ <= NOT \Mux39~9_combout\;
\ALT_INV_Mux39~8_combout\ <= NOT \Mux39~8_combout\;
\ALT_INV_Mux39~7_combout\ <= NOT \Mux39~7_combout\;
\ALT_INV_Mux39~6_combout\ <= NOT \Mux39~6_combout\;
\ALT_INV_Mux39~5_combout\ <= NOT \Mux39~5_combout\;
\ALT_INV_Mux39~4_combout\ <= NOT \Mux39~4_combout\;
\ALT_INV_Mux39~3_combout\ <= NOT \Mux39~3_combout\;
\ALT_INV_Mux39~2_combout\ <= NOT \Mux39~2_combout\;
\ALT_INV_Mux39~1_combout\ <= NOT \Mux39~1_combout\;
\ALT_INV_Mux39~0_combout\ <= NOT \Mux39~0_combout\;
\ALT_INV_Mux40~9_combout\ <= NOT \Mux40~9_combout\;
\ALT_INV_Mux40~8_combout\ <= NOT \Mux40~8_combout\;
\ALT_INV_Mux40~7_combout\ <= NOT \Mux40~7_combout\;
\ALT_INV_Mux40~6_combout\ <= NOT \Mux40~6_combout\;
\ALT_INV_Mux40~5_combout\ <= NOT \Mux40~5_combout\;
\ALT_INV_Mux40~4_combout\ <= NOT \Mux40~4_combout\;
\ALT_INV_Mux40~3_combout\ <= NOT \Mux40~3_combout\;
\ALT_INV_Mux40~2_combout\ <= NOT \Mux40~2_combout\;
\ALT_INV_Mux40~1_combout\ <= NOT \Mux40~1_combout\;
\ALT_INV_Mux40~0_combout\ <= NOT \Mux40~0_combout\;
\ALT_INV_Mux41~9_combout\ <= NOT \Mux41~9_combout\;
\ALT_INV_Mux41~8_combout\ <= NOT \Mux41~8_combout\;
\ALT_INV_Mux41~7_combout\ <= NOT \Mux41~7_combout\;
\ALT_INV_Mux41~6_combout\ <= NOT \Mux41~6_combout\;
\ALT_INV_Mux41~5_combout\ <= NOT \Mux41~5_combout\;
\ALT_INV_Mux41~4_combout\ <= NOT \Mux41~4_combout\;
\ALT_INV_Mux41~3_combout\ <= NOT \Mux41~3_combout\;
\ALT_INV_Mux41~2_combout\ <= NOT \Mux41~2_combout\;
\ALT_INV_Mux41~1_combout\ <= NOT \Mux41~1_combout\;
\ALT_INV_Mux41~0_combout\ <= NOT \Mux41~0_combout\;
\ALT_INV_Mux42~9_combout\ <= NOT \Mux42~9_combout\;
\ALT_INV_Mux42~8_combout\ <= NOT \Mux42~8_combout\;
\ALT_INV_Mux42~7_combout\ <= NOT \Mux42~7_combout\;
\ALT_INV_Mux42~6_combout\ <= NOT \Mux42~6_combout\;
\ALT_INV_Mux42~5_combout\ <= NOT \Mux42~5_combout\;
\ALT_INV_Mux42~4_combout\ <= NOT \Mux42~4_combout\;
\ALT_INV_Mux42~3_combout\ <= NOT \Mux42~3_combout\;
\ALT_INV_Mux42~2_combout\ <= NOT \Mux42~2_combout\;
\ALT_INV_Mux42~1_combout\ <= NOT \Mux42~1_combout\;
\ALT_INV_Mux42~0_combout\ <= NOT \Mux42~0_combout\;
\ALT_INV_Mux43~9_combout\ <= NOT \Mux43~9_combout\;
\ALT_INV_Mux43~8_combout\ <= NOT \Mux43~8_combout\;
\ALT_INV_Mux43~7_combout\ <= NOT \Mux43~7_combout\;
\ALT_INV_Mux43~6_combout\ <= NOT \Mux43~6_combout\;
\ALT_INV_Mux43~5_combout\ <= NOT \Mux43~5_combout\;
\ALT_INV_Mux43~4_combout\ <= NOT \Mux43~4_combout\;
\ALT_INV_Mux43~3_combout\ <= NOT \Mux43~3_combout\;
\ALT_INV_Mux43~2_combout\ <= NOT \Mux43~2_combout\;
\ALT_INV_Mux43~1_combout\ <= NOT \Mux43~1_combout\;
\ALT_INV_Mux43~0_combout\ <= NOT \Mux43~0_combout\;
\ALT_INV_Mux44~9_combout\ <= NOT \Mux44~9_combout\;
\ALT_INV_Mux44~8_combout\ <= NOT \Mux44~8_combout\;
\ALT_INV_Mux44~7_combout\ <= NOT \Mux44~7_combout\;
\ALT_INV_Mux44~6_combout\ <= NOT \Mux44~6_combout\;
\ALT_INV_Mux44~5_combout\ <= NOT \Mux44~5_combout\;
\ALT_INV_Mux44~4_combout\ <= NOT \Mux44~4_combout\;
\ALT_INV_Mux44~3_combout\ <= NOT \Mux44~3_combout\;
\ALT_INV_Mux44~2_combout\ <= NOT \Mux44~2_combout\;
\ALT_INV_Mux44~1_combout\ <= NOT \Mux44~1_combout\;
\ALT_INV_Mux44~0_combout\ <= NOT \Mux44~0_combout\;
\ALT_INV_Mux45~9_combout\ <= NOT \Mux45~9_combout\;
\ALT_INV_Mux45~8_combout\ <= NOT \Mux45~8_combout\;
\ALT_INV_Mux45~7_combout\ <= NOT \Mux45~7_combout\;
\ALT_INV_Mux45~6_combout\ <= NOT \Mux45~6_combout\;
\ALT_INV_Mux45~5_combout\ <= NOT \Mux45~5_combout\;
\ALT_INV_Mux45~4_combout\ <= NOT \Mux45~4_combout\;
\ALT_INV_Mux45~3_combout\ <= NOT \Mux45~3_combout\;
\ALT_INV_Mux45~2_combout\ <= NOT \Mux45~2_combout\;
\ALT_INV_Mux45~1_combout\ <= NOT \Mux45~1_combout\;
\ALT_INV_Mux45~0_combout\ <= NOT \Mux45~0_combout\;
\ALT_INV_Mux46~9_combout\ <= NOT \Mux46~9_combout\;
\ALT_INV_Mux46~8_combout\ <= NOT \Mux46~8_combout\;
\ALT_INV_Mux46~7_combout\ <= NOT \Mux46~7_combout\;
\ALT_INV_Mux46~6_combout\ <= NOT \Mux46~6_combout\;
\ALT_INV_Mux46~5_combout\ <= NOT \Mux46~5_combout\;
\ALT_INV_Mux46~4_combout\ <= NOT \Mux46~4_combout\;
\ALT_INV_Mux46~3_combout\ <= NOT \Mux46~3_combout\;
\ALT_INV_Mux46~2_combout\ <= NOT \Mux46~2_combout\;
\ALT_INV_Mux46~1_combout\ <= NOT \Mux46~1_combout\;
\ALT_INV_Mux46~0_combout\ <= NOT \Mux46~0_combout\;
\ALT_INV_Mux47~9_combout\ <= NOT \Mux47~9_combout\;
\ALT_INV_Mux47~8_combout\ <= NOT \Mux47~8_combout\;
\ALT_INV_Mux47~7_combout\ <= NOT \Mux47~7_combout\;
\ALT_INV_Mux47~6_combout\ <= NOT \Mux47~6_combout\;
\ALT_INV_Mux47~5_combout\ <= NOT \Mux47~5_combout\;
\ALT_INV_Mux47~4_combout\ <= NOT \Mux47~4_combout\;
\ALT_INV_Mux47~3_combout\ <= NOT \Mux47~3_combout\;
\ALT_INV_Mux47~2_combout\ <= NOT \Mux47~2_combout\;
\ALT_INV_Mux47~1_combout\ <= NOT \Mux47~1_combout\;
\ALT_INV_Mux47~0_combout\ <= NOT \Mux47~0_combout\;
\ALT_INV_Mux48~9_combout\ <= NOT \Mux48~9_combout\;
\ALT_INV_Mux48~8_combout\ <= NOT \Mux48~8_combout\;
\ALT_INV_Mux48~7_combout\ <= NOT \Mux48~7_combout\;
\ALT_INV_Mux48~6_combout\ <= NOT \Mux48~6_combout\;
\ALT_INV_Mux48~5_combout\ <= NOT \Mux48~5_combout\;
\ALT_INV_Mux48~4_combout\ <= NOT \Mux48~4_combout\;
\ALT_INV_Mux48~3_combout\ <= NOT \Mux48~3_combout\;
\ALT_INV_Mux48~2_combout\ <= NOT \Mux48~2_combout\;
\ALT_INV_Mux48~1_combout\ <= NOT \Mux48~1_combout\;
\ALT_INV_Mux48~0_combout\ <= NOT \Mux48~0_combout\;
\ALT_INV_Mux49~9_combout\ <= NOT \Mux49~9_combout\;
\ALT_INV_Mux49~8_combout\ <= NOT \Mux49~8_combout\;
\ALT_INV_Mux49~7_combout\ <= NOT \Mux49~7_combout\;
\ALT_INV_Mux49~6_combout\ <= NOT \Mux49~6_combout\;
\ALT_INV_Mux49~5_combout\ <= NOT \Mux49~5_combout\;
\ALT_INV_Mux49~4_combout\ <= NOT \Mux49~4_combout\;
\ALT_INV_Mux49~3_combout\ <= NOT \Mux49~3_combout\;
\ALT_INV_Mux49~2_combout\ <= NOT \Mux49~2_combout\;
\ALT_INV_Mux49~1_combout\ <= NOT \Mux49~1_combout\;
\ALT_INV_Mux49~0_combout\ <= NOT \Mux49~0_combout\;
\ALT_INV_Mux50~9_combout\ <= NOT \Mux50~9_combout\;
\ALT_INV_Mux50~8_combout\ <= NOT \Mux50~8_combout\;
\ALT_INV_Mux50~7_combout\ <= NOT \Mux50~7_combout\;
\ALT_INV_Mux50~6_combout\ <= NOT \Mux50~6_combout\;
\ALT_INV_Mux50~5_combout\ <= NOT \Mux50~5_combout\;
\ALT_INV_Mux50~4_combout\ <= NOT \Mux50~4_combout\;
\ALT_INV_Mux50~3_combout\ <= NOT \Mux50~3_combout\;
\ALT_INV_Mux50~2_combout\ <= NOT \Mux50~2_combout\;
\ALT_INV_Mux50~1_combout\ <= NOT \Mux50~1_combout\;
\ALT_INV_Mux50~0_combout\ <= NOT \Mux50~0_combout\;
\ALT_INV_Mux51~9_combout\ <= NOT \Mux51~9_combout\;
\ALT_INV_Mux51~8_combout\ <= NOT \Mux51~8_combout\;
\ALT_INV_Mux51~7_combout\ <= NOT \Mux51~7_combout\;
\ALT_INV_Mux51~6_combout\ <= NOT \Mux51~6_combout\;
\ALT_INV_Mux51~5_combout\ <= NOT \Mux51~5_combout\;
\ALT_INV_Mux51~4_combout\ <= NOT \Mux51~4_combout\;
\ALT_INV_Mux51~3_combout\ <= NOT \Mux51~3_combout\;
\ALT_INV_Mux51~2_combout\ <= NOT \Mux51~2_combout\;
\ALT_INV_Mux51~1_combout\ <= NOT \Mux51~1_combout\;
\ALT_INV_Mux51~0_combout\ <= NOT \Mux51~0_combout\;
\ALT_INV_Mux52~9_combout\ <= NOT \Mux52~9_combout\;
\ALT_INV_Mux52~8_combout\ <= NOT \Mux52~8_combout\;
\ALT_INV_Mux52~7_combout\ <= NOT \Mux52~7_combout\;
\ALT_INV_Mux52~6_combout\ <= NOT \Mux52~6_combout\;
\ALT_INV_Mux52~5_combout\ <= NOT \Mux52~5_combout\;
\ALT_INV_Mux52~4_combout\ <= NOT \Mux52~4_combout\;
\ALT_INV_Mux52~3_combout\ <= NOT \Mux52~3_combout\;
\ALT_INV_Mux52~2_combout\ <= NOT \Mux52~2_combout\;
\ALT_INV_Mux52~1_combout\ <= NOT \Mux52~1_combout\;
\ALT_INV_Mux52~0_combout\ <= NOT \Mux52~0_combout\;
\ALT_INV_Mux53~9_combout\ <= NOT \Mux53~9_combout\;
\ALT_INV_Mux53~8_combout\ <= NOT \Mux53~8_combout\;
\ALT_INV_Mux53~7_combout\ <= NOT \Mux53~7_combout\;
\ALT_INV_Mux53~6_combout\ <= NOT \Mux53~6_combout\;
\ALT_INV_Mux53~5_combout\ <= NOT \Mux53~5_combout\;
\ALT_INV_Mux53~4_combout\ <= NOT \Mux53~4_combout\;
\ALT_INV_Mux53~3_combout\ <= NOT \Mux53~3_combout\;
\ALT_INV_Mux53~2_combout\ <= NOT \Mux53~2_combout\;
\ALT_INV_Mux53~1_combout\ <= NOT \Mux53~1_combout\;
\ALT_INV_Mux53~0_combout\ <= NOT \Mux53~0_combout\;
\ALT_INV_Mux54~9_combout\ <= NOT \Mux54~9_combout\;
\ALT_INV_Mux54~8_combout\ <= NOT \Mux54~8_combout\;
\ALT_INV_Mux54~7_combout\ <= NOT \Mux54~7_combout\;
\ALT_INV_Mux54~6_combout\ <= NOT \Mux54~6_combout\;
\ALT_INV_Mux54~5_combout\ <= NOT \Mux54~5_combout\;
\ALT_INV_Mux54~4_combout\ <= NOT \Mux54~4_combout\;
\ALT_INV_Mux54~3_combout\ <= NOT \Mux54~3_combout\;
\ALT_INV_Mux54~2_combout\ <= NOT \Mux54~2_combout\;
\ALT_INV_Mux54~1_combout\ <= NOT \Mux54~1_combout\;
\ALT_INV_Mux54~0_combout\ <= NOT \Mux54~0_combout\;
\ALT_INV_Mux55~9_combout\ <= NOT \Mux55~9_combout\;
\ALT_INV_Mux55~8_combout\ <= NOT \Mux55~8_combout\;
\ALT_INV_Mux55~7_combout\ <= NOT \Mux55~7_combout\;
\ALT_INV_Mux55~6_combout\ <= NOT \Mux55~6_combout\;
\ALT_INV_Mux55~5_combout\ <= NOT \Mux55~5_combout\;
\ALT_INV_Mux55~4_combout\ <= NOT \Mux55~4_combout\;
\ALT_INV_Mux55~3_combout\ <= NOT \Mux55~3_combout\;
\ALT_INV_Mux55~2_combout\ <= NOT \Mux55~2_combout\;
\ALT_INV_Mux55~1_combout\ <= NOT \Mux55~1_combout\;
\ALT_INV_Mux55~0_combout\ <= NOT \Mux55~0_combout\;
\ALT_INV_Mux56~9_combout\ <= NOT \Mux56~9_combout\;
\ALT_INV_Mux56~8_combout\ <= NOT \Mux56~8_combout\;
\ALT_INV_Mux56~7_combout\ <= NOT \Mux56~7_combout\;
\ALT_INV_Mux56~6_combout\ <= NOT \Mux56~6_combout\;
\ALT_INV_Mux56~5_combout\ <= NOT \Mux56~5_combout\;
\ALT_INV_Mux56~4_combout\ <= NOT \Mux56~4_combout\;
\ALT_INV_Mux56~3_combout\ <= NOT \Mux56~3_combout\;
\ALT_INV_Mux56~2_combout\ <= NOT \Mux56~2_combout\;
\ALT_INV_Mux56~1_combout\ <= NOT \Mux56~1_combout\;
\ALT_INV_Mux56~0_combout\ <= NOT \Mux56~0_combout\;
\ALT_INV_Mux57~9_combout\ <= NOT \Mux57~9_combout\;
\ALT_INV_Mux57~8_combout\ <= NOT \Mux57~8_combout\;
\ALT_INV_Mux57~7_combout\ <= NOT \Mux57~7_combout\;
\ALT_INV_Mux57~6_combout\ <= NOT \Mux57~6_combout\;
\ALT_INV_Mux57~5_combout\ <= NOT \Mux57~5_combout\;
\ALT_INV_Mux57~4_combout\ <= NOT \Mux57~4_combout\;
\ALT_INV_Mux57~3_combout\ <= NOT \Mux57~3_combout\;
\ALT_INV_Mux57~2_combout\ <= NOT \Mux57~2_combout\;
\ALT_INV_Mux57~1_combout\ <= NOT \Mux57~1_combout\;
\ALT_INV_Mux57~0_combout\ <= NOT \Mux57~0_combout\;
\ALT_INV_Mux58~9_combout\ <= NOT \Mux58~9_combout\;
\ALT_INV_Mux58~8_combout\ <= NOT \Mux58~8_combout\;
\ALT_INV_Mux58~7_combout\ <= NOT \Mux58~7_combout\;
\ALT_INV_Mux58~6_combout\ <= NOT \Mux58~6_combout\;
\ALT_INV_Mux58~5_combout\ <= NOT \Mux58~5_combout\;
\ALT_INV_Mux58~4_combout\ <= NOT \Mux58~4_combout\;
\ALT_INV_Mux58~3_combout\ <= NOT \Mux58~3_combout\;
\ALT_INV_Mux58~2_combout\ <= NOT \Mux58~2_combout\;
\ALT_INV_Mux58~1_combout\ <= NOT \Mux58~1_combout\;
\ALT_INV_Mux58~0_combout\ <= NOT \Mux58~0_combout\;
\ALT_INV_Mux59~9_combout\ <= NOT \Mux59~9_combout\;
\ALT_INV_Mux59~8_combout\ <= NOT \Mux59~8_combout\;
\ALT_INV_Mux59~7_combout\ <= NOT \Mux59~7_combout\;
\ALT_INV_Mux59~6_combout\ <= NOT \Mux59~6_combout\;
\ALT_INV_Mux59~5_combout\ <= NOT \Mux59~5_combout\;
\ALT_INV_Mux59~4_combout\ <= NOT \Mux59~4_combout\;
\ALT_INV_Mux59~3_combout\ <= NOT \Mux59~3_combout\;
\ALT_INV_Mux59~2_combout\ <= NOT \Mux59~2_combout\;
\ALT_INV_Mux59~1_combout\ <= NOT \Mux59~1_combout\;
\ALT_INV_Mux59~0_combout\ <= NOT \Mux59~0_combout\;
\ALT_INV_Mux60~9_combout\ <= NOT \Mux60~9_combout\;
\ALT_INV_Mux60~8_combout\ <= NOT \Mux60~8_combout\;
\ALT_INV_Mux60~7_combout\ <= NOT \Mux60~7_combout\;
\ALT_INV_Mux60~6_combout\ <= NOT \Mux60~6_combout\;
\ALT_INV_Mux60~5_combout\ <= NOT \Mux60~5_combout\;
\ALT_INV_Mux60~4_combout\ <= NOT \Mux60~4_combout\;
\ALT_INV_Mux60~3_combout\ <= NOT \Mux60~3_combout\;
\ALT_INV_Mux60~2_combout\ <= NOT \Mux60~2_combout\;
\ALT_INV_Mux60~1_combout\ <= NOT \Mux60~1_combout\;
\ALT_INV_Mux60~0_combout\ <= NOT \Mux60~0_combout\;
\ALT_INV_Mux61~9_combout\ <= NOT \Mux61~9_combout\;
\ALT_INV_Mux61~8_combout\ <= NOT \Mux61~8_combout\;
\ALT_INV_Mux61~7_combout\ <= NOT \Mux61~7_combout\;
\ALT_INV_Mux61~6_combout\ <= NOT \Mux61~6_combout\;
\ALT_INV_Mux61~5_combout\ <= NOT \Mux61~5_combout\;
\ALT_INV_Mux61~4_combout\ <= NOT \Mux61~4_combout\;
\ALT_INV_Mux61~3_combout\ <= NOT \Mux61~3_combout\;
\ALT_INV_Mux61~2_combout\ <= NOT \Mux61~2_combout\;
\ALT_INV_Mux61~1_combout\ <= NOT \Mux61~1_combout\;
\ALT_INV_Mux61~0_combout\ <= NOT \Mux61~0_combout\;
\ALT_INV_Mux62~9_combout\ <= NOT \Mux62~9_combout\;
\ALT_INV_Mux62~8_combout\ <= NOT \Mux62~8_combout\;
\ALT_INV_Mux62~7_combout\ <= NOT \Mux62~7_combout\;
\ALT_INV_Mux62~6_combout\ <= NOT \Mux62~6_combout\;
\ALT_INV_Mux62~5_combout\ <= NOT \Mux62~5_combout\;
\ALT_INV_Mux62~4_combout\ <= NOT \Mux62~4_combout\;
\ALT_INV_Mux62~3_combout\ <= NOT \Mux62~3_combout\;
\ALT_INV_Mux62~2_combout\ <= NOT \Mux62~2_combout\;
\ALT_INV_Mux62~1_combout\ <= NOT \Mux62~1_combout\;
\ALT_INV_Mux62~0_combout\ <= NOT \Mux62~0_combout\;
\ALT_INV_Mux63~10_combout\ <= NOT \Mux63~10_combout\;
\ALT_INV_Mux63~9_combout\ <= NOT \Mux63~9_combout\;
\ALT_INV_Mux63~8_combout\ <= NOT \Mux63~8_combout\;
\ALT_INV_Mux63~7_combout\ <= NOT \Mux63~7_combout\;
\ALT_INV_Mux63~6_combout\ <= NOT \Mux63~6_combout\;
\ALT_INV_Mux63~5_combout\ <= NOT \Mux63~5_combout\;
\ALT_INV_Mux63~4_combout\ <= NOT \Mux63~4_combout\;
\ALT_INV_Mux63~3_combout\ <= NOT \Mux63~3_combout\;
\ALT_INV_Mux63~2_combout\ <= NOT \Mux63~2_combout\;
\ALT_INV_Mux63~1_combout\ <= NOT \Mux63~1_combout\;
\ALT_INV_Mux63~0_combout\ <= NOT \Mux63~0_combout\;
\ALT_INV_Mux0~9_combout\ <= NOT \Mux0~9_combout\;
\ALT_INV_Mux0~8_combout\ <= NOT \Mux0~8_combout\;
\ALT_INV_registers[3][31]~q\ <= NOT \registers[3][31]~q\;
\ALT_INV_registers[2][31]~q\ <= NOT \registers[2][31]~q\;
\ALT_INV_registers[1][31]~q\ <= NOT \registers[1][31]~q\;
\ALT_INV_registers[0][31]~q\ <= NOT \registers[0][31]~q\;
\ALT_INV_Mux0~7_combout\ <= NOT \Mux0~7_combout\;
\ALT_INV_registers[7][31]~q\ <= NOT \registers[7][31]~q\;
\ALT_INV_registers[6][31]~q\ <= NOT \registers[6][31]~q\;
\ALT_INV_registers[5][31]~q\ <= NOT \registers[5][31]~q\;
\ALT_INV_registers[4][31]~q\ <= NOT \registers[4][31]~q\;
\ALT_INV_Mux0~6_combout\ <= NOT \Mux0~6_combout\;
\ALT_INV_registers[15][31]~q\ <= NOT \registers[15][31]~q\;
\ALT_INV_registers[14][31]~q\ <= NOT \registers[14][31]~q\;
\ALT_INV_registers[13][31]~q\ <= NOT \registers[13][31]~q\;
\ALT_INV_registers[12][31]~q\ <= NOT \registers[12][31]~q\;
\ALT_INV_Mux0~5_combout\ <= NOT \Mux0~5_combout\;
\ALT_INV_registers[11][31]~q\ <= NOT \registers[11][31]~q\;
\ALT_INV_registers[10][31]~q\ <= NOT \registers[10][31]~q\;
\ALT_INV_registers[9][31]~q\ <= NOT \registers[9][31]~q\;
\ALT_INV_registers[8][31]~q\ <= NOT \registers[8][31]~q\;
\ALT_INV_Mux0~4_combout\ <= NOT \Mux0~4_combout\;
\ALT_INV_Mux0~3_combout\ <= NOT \Mux0~3_combout\;
\ALT_INV_registers[31][31]~q\ <= NOT \registers[31][31]~q\;
\ALT_INV_registers[27][31]~q\ <= NOT \registers[27][31]~q\;
\ALT_INV_registers[23][31]~q\ <= NOT \registers[23][31]~q\;
\ALT_INV_registers[19][31]~q\ <= NOT \registers[19][31]~q\;
\ALT_INV_Mux0~2_combout\ <= NOT \Mux0~2_combout\;
\ALT_INV_registers[30][31]~q\ <= NOT \registers[30][31]~q\;
\ALT_INV_registers[26][31]~q\ <= NOT \registers[26][31]~q\;
\ALT_INV_registers[22][31]~q\ <= NOT \registers[22][31]~q\;
\ALT_INV_registers[18][31]~q\ <= NOT \registers[18][31]~q\;
\ALT_INV_Mux0~1_combout\ <= NOT \Mux0~1_combout\;
\ALT_INV_registers[29][31]~q\ <= NOT \registers[29][31]~q\;
\ALT_INV_registers[25][31]~q\ <= NOT \registers[25][31]~q\;
\ALT_INV_registers[21][31]~q\ <= NOT \registers[21][31]~q\;
\ALT_INV_registers[17][31]~q\ <= NOT \registers[17][31]~q\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_registers[28][31]~q\ <= NOT \registers[28][31]~q\;
\ALT_INV_registers[24][31]~q\ <= NOT \registers[24][31]~q\;
\ALT_INV_registers[20][31]~q\ <= NOT \registers[20][31]~q\;
\ALT_INV_registers[16][31]~q\ <= NOT \registers[16][31]~q\;
\ALT_INV_Mux1~9_combout\ <= NOT \Mux1~9_combout\;
\ALT_INV_Mux1~8_combout\ <= NOT \Mux1~8_combout\;
\ALT_INV_registers[3][30]~q\ <= NOT \registers[3][30]~q\;
\ALT_INV_registers[2][30]~q\ <= NOT \registers[2][30]~q\;
\ALT_INV_registers[1][30]~q\ <= NOT \registers[1][30]~q\;
\ALT_INV_registers[0][30]~q\ <= NOT \registers[0][30]~q\;
\ALT_INV_Mux1~7_combout\ <= NOT \Mux1~7_combout\;
\ALT_INV_registers[7][30]~q\ <= NOT \registers[7][30]~q\;
\ALT_INV_registers[6][30]~q\ <= NOT \registers[6][30]~q\;
\ALT_INV_registers[5][30]~q\ <= NOT \registers[5][30]~q\;
\ALT_INV_registers[4][30]~q\ <= NOT \registers[4][30]~q\;
\ALT_INV_Mux1~6_combout\ <= NOT \Mux1~6_combout\;
\ALT_INV_registers[15][30]~q\ <= NOT \registers[15][30]~q\;
\ALT_INV_registers[14][30]~q\ <= NOT \registers[14][30]~q\;
\ALT_INV_registers[13][30]~q\ <= NOT \registers[13][30]~q\;
\ALT_INV_registers[12][30]~q\ <= NOT \registers[12][30]~q\;
\ALT_INV_Mux1~5_combout\ <= NOT \Mux1~5_combout\;
\ALT_INV_registers[11][30]~q\ <= NOT \registers[11][30]~q\;
\ALT_INV_registers[10][30]~q\ <= NOT \registers[10][30]~q\;
\ALT_INV_registers[9][30]~q\ <= NOT \registers[9][30]~q\;
\ALT_INV_registers[8][30]~q\ <= NOT \registers[8][30]~q\;
\ALT_INV_Mux1~4_combout\ <= NOT \Mux1~4_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_registers[31][30]~q\ <= NOT \registers[31][30]~q\;
\ALT_INV_registers[27][30]~q\ <= NOT \registers[27][30]~q\;
\ALT_INV_registers[23][30]~q\ <= NOT \registers[23][30]~q\;
\ALT_INV_registers[19][30]~q\ <= NOT \registers[19][30]~q\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\ALT_INV_registers[30][30]~q\ <= NOT \registers[30][30]~q\;
\ALT_INV_registers[26][30]~q\ <= NOT \registers[26][30]~q\;
\ALT_INV_registers[22][30]~q\ <= NOT \registers[22][30]~q\;
\ALT_INV_registers[18][30]~q\ <= NOT \registers[18][30]~q\;
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\ALT_INV_registers[29][30]~q\ <= NOT \registers[29][30]~q\;
\ALT_INV_registers[25][30]~q\ <= NOT \registers[25][30]~q\;
\ALT_INV_registers[21][30]~q\ <= NOT \registers[21][30]~q\;
\ALT_INV_registers[17][30]~q\ <= NOT \registers[17][30]~q\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_registers[28][30]~q\ <= NOT \registers[28][30]~q\;
\ALT_INV_registers[24][30]~q\ <= NOT \registers[24][30]~q\;
\ALT_INV_registers[20][30]~q\ <= NOT \registers[20][30]~q\;
\ALT_INV_registers[16][30]~q\ <= NOT \registers[16][30]~q\;
\ALT_INV_Mux2~9_combout\ <= NOT \Mux2~9_combout\;
\ALT_INV_Mux2~8_combout\ <= NOT \Mux2~8_combout\;
\ALT_INV_registers[3][29]~q\ <= NOT \registers[3][29]~q\;
\ALT_INV_registers[2][29]~q\ <= NOT \registers[2][29]~q\;
\ALT_INV_registers[1][29]~q\ <= NOT \registers[1][29]~q\;
\ALT_INV_registers[0][29]~q\ <= NOT \registers[0][29]~q\;
\ALT_INV_Mux2~7_combout\ <= NOT \Mux2~7_combout\;
\ALT_INV_registers[7][29]~q\ <= NOT \registers[7][29]~q\;
\ALT_INV_registers[6][29]~q\ <= NOT \registers[6][29]~q\;
\ALT_INV_registers[5][29]~q\ <= NOT \registers[5][29]~q\;
\ALT_INV_registers[4][29]~q\ <= NOT \registers[4][29]~q\;
\ALT_INV_Mux2~6_combout\ <= NOT \Mux2~6_combout\;
\ALT_INV_registers[15][29]~q\ <= NOT \registers[15][29]~q\;
\ALT_INV_registers[14][29]~q\ <= NOT \registers[14][29]~q\;
\ALT_INV_registers[13][29]~q\ <= NOT \registers[13][29]~q\;
\ALT_INV_registers[12][29]~q\ <= NOT \registers[12][29]~q\;
\ALT_INV_Mux2~5_combout\ <= NOT \Mux2~5_combout\;
\ALT_INV_registers[11][29]~q\ <= NOT \registers[11][29]~q\;
\ALT_INV_registers[10][29]~q\ <= NOT \registers[10][29]~q\;
\ALT_INV_registers[9][29]~q\ <= NOT \registers[9][29]~q\;
\ALT_INV_registers[8][29]~q\ <= NOT \registers[8][29]~q\;
\ALT_INV_Mux2~4_combout\ <= NOT \Mux2~4_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_registers[31][29]~q\ <= NOT \registers[31][29]~q\;
\ALT_INV_registers[27][29]~q\ <= NOT \registers[27][29]~q\;
\ALT_INV_registers[23][29]~q\ <= NOT \registers[23][29]~q\;
\ALT_INV_registers[19][29]~q\ <= NOT \registers[19][29]~q\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\ALT_INV_registers[30][29]~q\ <= NOT \registers[30][29]~q\;
\ALT_INV_registers[26][29]~q\ <= NOT \registers[26][29]~q\;
\ALT_INV_registers[22][29]~q\ <= NOT \registers[22][29]~q\;
\ALT_INV_registers[18][29]~q\ <= NOT \registers[18][29]~q\;
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\ALT_INV_registers[29][29]~q\ <= NOT \registers[29][29]~q\;
\ALT_INV_registers[25][29]~q\ <= NOT \registers[25][29]~q\;
\ALT_INV_registers[21][29]~q\ <= NOT \registers[21][29]~q\;
\ALT_INV_registers[17][29]~q\ <= NOT \registers[17][29]~q\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_registers[28][29]~q\ <= NOT \registers[28][29]~q\;
\ALT_INV_registers[24][29]~q\ <= NOT \registers[24][29]~q\;
\ALT_INV_registers[20][29]~q\ <= NOT \registers[20][29]~q\;
\ALT_INV_registers[16][29]~q\ <= NOT \registers[16][29]~q\;
\ALT_INV_Mux3~9_combout\ <= NOT \Mux3~9_combout\;
\ALT_INV_Mux3~8_combout\ <= NOT \Mux3~8_combout\;
\ALT_INV_registers[3][28]~q\ <= NOT \registers[3][28]~q\;
\ALT_INV_registers[2][28]~q\ <= NOT \registers[2][28]~q\;
\ALT_INV_registers[1][28]~q\ <= NOT \registers[1][28]~q\;
\ALT_INV_registers[0][28]~q\ <= NOT \registers[0][28]~q\;
\ALT_INV_Mux3~7_combout\ <= NOT \Mux3~7_combout\;
\ALT_INV_registers[7][28]~q\ <= NOT \registers[7][28]~q\;
\ALT_INV_registers[6][28]~q\ <= NOT \registers[6][28]~q\;
\ALT_INV_registers[5][28]~q\ <= NOT \registers[5][28]~q\;
\ALT_INV_registers[4][28]~q\ <= NOT \registers[4][28]~q\;
\ALT_INV_Mux3~6_combout\ <= NOT \Mux3~6_combout\;
\ALT_INV_registers[15][28]~q\ <= NOT \registers[15][28]~q\;
\ALT_INV_registers[14][28]~q\ <= NOT \registers[14][28]~q\;
\ALT_INV_registers[13][28]~q\ <= NOT \registers[13][28]~q\;
\ALT_INV_registers[12][28]~q\ <= NOT \registers[12][28]~q\;
\ALT_INV_Mux3~5_combout\ <= NOT \Mux3~5_combout\;
\ALT_INV_registers[11][28]~q\ <= NOT \registers[11][28]~q\;
\ALT_INV_registers[10][28]~q\ <= NOT \registers[10][28]~q\;
\ALT_INV_registers[9][28]~q\ <= NOT \registers[9][28]~q\;
\ALT_INV_registers[8][28]~q\ <= NOT \registers[8][28]~q\;
\ALT_INV_Mux3~4_combout\ <= NOT \Mux3~4_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_registers[31][28]~q\ <= NOT \registers[31][28]~q\;
\ALT_INV_registers[27][28]~q\ <= NOT \registers[27][28]~q\;
\ALT_INV_registers[23][28]~q\ <= NOT \registers[23][28]~q\;
\ALT_INV_registers[19][28]~q\ <= NOT \registers[19][28]~q\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\ALT_INV_registers[30][28]~q\ <= NOT \registers[30][28]~q\;
\ALT_INV_registers[26][28]~q\ <= NOT \registers[26][28]~q\;
\ALT_INV_registers[22][28]~q\ <= NOT \registers[22][28]~q\;
\ALT_INV_registers[18][28]~q\ <= NOT \registers[18][28]~q\;
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\ALT_INV_registers[29][28]~q\ <= NOT \registers[29][28]~q\;
\ALT_INV_registers[25][28]~q\ <= NOT \registers[25][28]~q\;
\ALT_INV_registers[21][28]~q\ <= NOT \registers[21][28]~q\;
\ALT_INV_registers[17][28]~q\ <= NOT \registers[17][28]~q\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_registers[28][28]~q\ <= NOT \registers[28][28]~q\;
\ALT_INV_registers[24][28]~q\ <= NOT \registers[24][28]~q\;
\ALT_INV_registers[20][28]~q\ <= NOT \registers[20][28]~q\;
\ALT_INV_registers[16][28]~q\ <= NOT \registers[16][28]~q\;
\ALT_INV_Mux4~9_combout\ <= NOT \Mux4~9_combout\;
\ALT_INV_Mux4~8_combout\ <= NOT \Mux4~8_combout\;
\ALT_INV_registers[3][27]~q\ <= NOT \registers[3][27]~q\;
\ALT_INV_registers[2][27]~q\ <= NOT \registers[2][27]~q\;
\ALT_INV_registers[1][27]~q\ <= NOT \registers[1][27]~q\;
\ALT_INV_registers[0][27]~q\ <= NOT \registers[0][27]~q\;
\ALT_INV_Mux4~7_combout\ <= NOT \Mux4~7_combout\;
\ALT_INV_registers[7][27]~q\ <= NOT \registers[7][27]~q\;
\ALT_INV_registers[6][27]~q\ <= NOT \registers[6][27]~q\;
\ALT_INV_registers[5][27]~q\ <= NOT \registers[5][27]~q\;
\ALT_INV_registers[4][27]~q\ <= NOT \registers[4][27]~q\;
\ALT_INV_Mux4~6_combout\ <= NOT \Mux4~6_combout\;
\ALT_INV_registers[15][27]~q\ <= NOT \registers[15][27]~q\;
\ALT_INV_registers[14][27]~q\ <= NOT \registers[14][27]~q\;
\ALT_INV_registers[13][27]~q\ <= NOT \registers[13][27]~q\;
\ALT_INV_registers[12][27]~q\ <= NOT \registers[12][27]~q\;
\ALT_INV_Mux4~5_combout\ <= NOT \Mux4~5_combout\;
\ALT_INV_registers[11][27]~q\ <= NOT \registers[11][27]~q\;
\ALT_INV_registers[10][27]~q\ <= NOT \registers[10][27]~q\;
\ALT_INV_registers[9][27]~q\ <= NOT \registers[9][27]~q\;
\ALT_INV_registers[8][27]~q\ <= NOT \registers[8][27]~q\;
\ALT_INV_Mux4~4_combout\ <= NOT \Mux4~4_combout\;
\ALT_INV_Mux4~3_combout\ <= NOT \Mux4~3_combout\;
\ALT_INV_registers[31][27]~q\ <= NOT \registers[31][27]~q\;
\ALT_INV_registers[27][27]~q\ <= NOT \registers[27][27]~q\;
\ALT_INV_registers[23][27]~q\ <= NOT \registers[23][27]~q\;
\ALT_INV_registers[19][27]~q\ <= NOT \registers[19][27]~q\;
\ALT_INV_Mux4~2_combout\ <= NOT \Mux4~2_combout\;
\ALT_INV_registers[30][27]~q\ <= NOT \registers[30][27]~q\;
\ALT_INV_registers[26][27]~q\ <= NOT \registers[26][27]~q\;
\ALT_INV_registers[22][27]~q\ <= NOT \registers[22][27]~q\;
\ALT_INV_registers[18][27]~q\ <= NOT \registers[18][27]~q\;
\ALT_INV_Mux4~1_combout\ <= NOT \Mux4~1_combout\;
\ALT_INV_registers[29][27]~q\ <= NOT \registers[29][27]~q\;
\ALT_INV_registers[25][27]~q\ <= NOT \registers[25][27]~q\;
\ALT_INV_registers[21][27]~q\ <= NOT \registers[21][27]~q\;
\ALT_INV_registers[17][27]~q\ <= NOT \registers[17][27]~q\;
\ALT_INV_Mux4~0_combout\ <= NOT \Mux4~0_combout\;
\ALT_INV_registers[28][27]~q\ <= NOT \registers[28][27]~q\;
\ALT_INV_registers[24][27]~q\ <= NOT \registers[24][27]~q\;
\ALT_INV_registers[20][27]~q\ <= NOT \registers[20][27]~q\;
\ALT_INV_registers[16][27]~q\ <= NOT \registers[16][27]~q\;
\ALT_INV_Mux5~9_combout\ <= NOT \Mux5~9_combout\;
\ALT_INV_Mux5~8_combout\ <= NOT \Mux5~8_combout\;
\ALT_INV_registers[3][26]~q\ <= NOT \registers[3][26]~q\;
\ALT_INV_registers[2][26]~q\ <= NOT \registers[2][26]~q\;
\ALT_INV_registers[1][26]~q\ <= NOT \registers[1][26]~q\;
\ALT_INV_registers[0][26]~q\ <= NOT \registers[0][26]~q\;
\ALT_INV_Mux5~7_combout\ <= NOT \Mux5~7_combout\;
\ALT_INV_registers[7][26]~q\ <= NOT \registers[7][26]~q\;
\ALT_INV_registers[6][26]~q\ <= NOT \registers[6][26]~q\;
\ALT_INV_registers[5][26]~q\ <= NOT \registers[5][26]~q\;
\ALT_INV_registers[4][26]~q\ <= NOT \registers[4][26]~q\;
\ALT_INV_Mux5~6_combout\ <= NOT \Mux5~6_combout\;
\ALT_INV_registers[15][26]~q\ <= NOT \registers[15][26]~q\;
\ALT_INV_registers[14][26]~q\ <= NOT \registers[14][26]~q\;
\ALT_INV_registers[13][26]~q\ <= NOT \registers[13][26]~q\;
\ALT_INV_registers[12][26]~q\ <= NOT \registers[12][26]~q\;
\ALT_INV_Mux5~5_combout\ <= NOT \Mux5~5_combout\;
\ALT_INV_registers[11][26]~q\ <= NOT \registers[11][26]~q\;
\ALT_INV_registers[10][26]~q\ <= NOT \registers[10][26]~q\;
\ALT_INV_registers[9][26]~q\ <= NOT \registers[9][26]~q\;
\ALT_INV_registers[8][26]~q\ <= NOT \registers[8][26]~q\;
\ALT_INV_Mux5~4_combout\ <= NOT \Mux5~4_combout\;
\ALT_INV_Mux5~3_combout\ <= NOT \Mux5~3_combout\;
\ALT_INV_registers[31][26]~q\ <= NOT \registers[31][26]~q\;
\ALT_INV_registers[27][26]~q\ <= NOT \registers[27][26]~q\;
\ALT_INV_registers[23][26]~q\ <= NOT \registers[23][26]~q\;
\ALT_INV_registers[19][26]~q\ <= NOT \registers[19][26]~q\;
\ALT_INV_Mux5~2_combout\ <= NOT \Mux5~2_combout\;
\ALT_INV_registers[30][26]~q\ <= NOT \registers[30][26]~q\;
\ALT_INV_registers[26][26]~q\ <= NOT \registers[26][26]~q\;
\ALT_INV_registers[22][26]~q\ <= NOT \registers[22][26]~q\;
\ALT_INV_registers[18][26]~q\ <= NOT \registers[18][26]~q\;
\ALT_INV_Mux5~1_combout\ <= NOT \Mux5~1_combout\;
\ALT_INV_registers[29][26]~q\ <= NOT \registers[29][26]~q\;
\ALT_INV_registers[25][26]~q\ <= NOT \registers[25][26]~q\;
\ALT_INV_registers[21][26]~q\ <= NOT \registers[21][26]~q\;
\ALT_INV_registers[17][26]~q\ <= NOT \registers[17][26]~q\;
\ALT_INV_Mux5~0_combout\ <= NOT \Mux5~0_combout\;
\ALT_INV_registers[28][26]~q\ <= NOT \registers[28][26]~q\;
\ALT_INV_registers[24][26]~q\ <= NOT \registers[24][26]~q\;
\ALT_INV_registers[20][26]~q\ <= NOT \registers[20][26]~q\;
\ALT_INV_registers[16][26]~q\ <= NOT \registers[16][26]~q\;
\ALT_INV_Mux6~9_combout\ <= NOT \Mux6~9_combout\;
\ALT_INV_Mux6~8_combout\ <= NOT \Mux6~8_combout\;
\ALT_INV_registers[3][25]~q\ <= NOT \registers[3][25]~q\;
\ALT_INV_registers[2][25]~q\ <= NOT \registers[2][25]~q\;
\ALT_INV_registers[1][25]~q\ <= NOT \registers[1][25]~q\;
\ALT_INV_registers[0][25]~q\ <= NOT \registers[0][25]~q\;
\ALT_INV_Mux6~7_combout\ <= NOT \Mux6~7_combout\;
\ALT_INV_registers[7][25]~q\ <= NOT \registers[7][25]~q\;
\ALT_INV_registers[6][25]~q\ <= NOT \registers[6][25]~q\;
\ALT_INV_registers[5][25]~q\ <= NOT \registers[5][25]~q\;
\ALT_INV_registers[4][25]~q\ <= NOT \registers[4][25]~q\;
\ALT_INV_Mux6~6_combout\ <= NOT \Mux6~6_combout\;
\ALT_INV_registers[15][25]~q\ <= NOT \registers[15][25]~q\;
\ALT_INV_registers[14][25]~q\ <= NOT \registers[14][25]~q\;
\ALT_INV_registers[13][25]~q\ <= NOT \registers[13][25]~q\;
\ALT_INV_registers[12][25]~q\ <= NOT \registers[12][25]~q\;
\ALT_INV_Mux6~5_combout\ <= NOT \Mux6~5_combout\;
\ALT_INV_registers[11][25]~q\ <= NOT \registers[11][25]~q\;
\ALT_INV_registers[10][25]~q\ <= NOT \registers[10][25]~q\;
\ALT_INV_registers[9][25]~q\ <= NOT \registers[9][25]~q\;
\ALT_INV_registers[8][25]~q\ <= NOT \registers[8][25]~q\;
\ALT_INV_Mux6~4_combout\ <= NOT \Mux6~4_combout\;
\ALT_INV_Mux6~3_combout\ <= NOT \Mux6~3_combout\;
\ALT_INV_registers[31][25]~q\ <= NOT \registers[31][25]~q\;
\ALT_INV_registers[27][25]~q\ <= NOT \registers[27][25]~q\;
\ALT_INV_registers[23][25]~q\ <= NOT \registers[23][25]~q\;
\ALT_INV_registers[19][25]~q\ <= NOT \registers[19][25]~q\;
\ALT_INV_Mux6~2_combout\ <= NOT \Mux6~2_combout\;
\ALT_INV_registers[30][25]~q\ <= NOT \registers[30][25]~q\;
\ALT_INV_registers[26][25]~q\ <= NOT \registers[26][25]~q\;
\ALT_INV_registers[22][25]~q\ <= NOT \registers[22][25]~q\;
\ALT_INV_registers[18][25]~q\ <= NOT \registers[18][25]~q\;
\ALT_INV_Mux6~1_combout\ <= NOT \Mux6~1_combout\;
\ALT_INV_registers[29][25]~q\ <= NOT \registers[29][25]~q\;
\ALT_INV_registers[25][25]~q\ <= NOT \registers[25][25]~q\;
\ALT_INV_registers[21][25]~q\ <= NOT \registers[21][25]~q\;
\ALT_INV_registers[17][25]~q\ <= NOT \registers[17][25]~q\;
\ALT_INV_Mux6~0_combout\ <= NOT \Mux6~0_combout\;
\ALT_INV_registers[28][25]~q\ <= NOT \registers[28][25]~q\;
\ALT_INV_registers[24][25]~q\ <= NOT \registers[24][25]~q\;
\ALT_INV_registers[20][25]~q\ <= NOT \registers[20][25]~q\;
\ALT_INV_registers[16][25]~q\ <= NOT \registers[16][25]~q\;
\ALT_INV_Mux7~9_combout\ <= NOT \Mux7~9_combout\;
\ALT_INV_Mux7~8_combout\ <= NOT \Mux7~8_combout\;
\ALT_INV_registers[3][24]~q\ <= NOT \registers[3][24]~q\;
\ALT_INV_registers[2][24]~q\ <= NOT \registers[2][24]~q\;
\ALT_INV_registers[1][24]~q\ <= NOT \registers[1][24]~q\;
\ALT_INV_registers[0][24]~q\ <= NOT \registers[0][24]~q\;
\ALT_INV_Mux7~7_combout\ <= NOT \Mux7~7_combout\;
\ALT_INV_registers[7][24]~q\ <= NOT \registers[7][24]~q\;
\ALT_INV_registers[6][24]~q\ <= NOT \registers[6][24]~q\;
\ALT_INV_registers[5][24]~q\ <= NOT \registers[5][24]~q\;
\ALT_INV_registers[4][24]~q\ <= NOT \registers[4][24]~q\;
\ALT_INV_Mux7~6_combout\ <= NOT \Mux7~6_combout\;
\ALT_INV_registers[15][24]~q\ <= NOT \registers[15][24]~q\;
\ALT_INV_registers[14][24]~q\ <= NOT \registers[14][24]~q\;
\ALT_INV_registers[13][24]~q\ <= NOT \registers[13][24]~q\;
\ALT_INV_registers[12][24]~q\ <= NOT \registers[12][24]~q\;
\ALT_INV_Mux7~5_combout\ <= NOT \Mux7~5_combout\;
\ALT_INV_registers[11][24]~q\ <= NOT \registers[11][24]~q\;
\ALT_INV_registers[10][24]~q\ <= NOT \registers[10][24]~q\;
\ALT_INV_registers[9][24]~q\ <= NOT \registers[9][24]~q\;
\ALT_INV_registers[8][24]~q\ <= NOT \registers[8][24]~q\;
\ALT_INV_Mux7~4_combout\ <= NOT \Mux7~4_combout\;
\ALT_INV_Mux7~3_combout\ <= NOT \Mux7~3_combout\;
\ALT_INV_registers[31][24]~q\ <= NOT \registers[31][24]~q\;
\ALT_INV_registers[27][24]~q\ <= NOT \registers[27][24]~q\;
\ALT_INV_registers[23][24]~q\ <= NOT \registers[23][24]~q\;
\ALT_INV_registers[19][24]~q\ <= NOT \registers[19][24]~q\;
\ALT_INV_Mux7~2_combout\ <= NOT \Mux7~2_combout\;
\ALT_INV_registers[30][24]~q\ <= NOT \registers[30][24]~q\;
\ALT_INV_registers[26][24]~q\ <= NOT \registers[26][24]~q\;
\ALT_INV_registers[22][24]~q\ <= NOT \registers[22][24]~q\;
\ALT_INV_registers[18][24]~q\ <= NOT \registers[18][24]~q\;
\ALT_INV_Mux7~1_combout\ <= NOT \Mux7~1_combout\;
\ALT_INV_registers[29][24]~q\ <= NOT \registers[29][24]~q\;
\ALT_INV_registers[25][24]~q\ <= NOT \registers[25][24]~q\;
\ALT_INV_registers[21][24]~q\ <= NOT \registers[21][24]~q\;
\ALT_INV_registers[17][24]~q\ <= NOT \registers[17][24]~q\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_registers[28][24]~q\ <= NOT \registers[28][24]~q\;
\ALT_INV_registers[24][24]~q\ <= NOT \registers[24][24]~q\;
\ALT_INV_registers[20][24]~q\ <= NOT \registers[20][24]~q\;
\ALT_INV_registers[16][24]~q\ <= NOT \registers[16][24]~q\;
\ALT_INV_Mux8~9_combout\ <= NOT \Mux8~9_combout\;

-- Location: IOOBUF_X20_Y45_N19
\read_data1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux31~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(0));

-- Location: IOOBUF_X12_Y45_N19
\read_data1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux30~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(1));

-- Location: IOOBUF_X8_Y45_N42
\read_data1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux29~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(2));

-- Location: IOOBUF_X12_Y45_N2
\read_data1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux28~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(3));

-- Location: IOOBUF_X54_Y14_N96
\read_data1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(4));

-- Location: IOOBUF_X14_Y45_N36
\read_data1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(5));

-- Location: IOOBUF_X0_Y20_N5
\read_data1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(6));

-- Location: IOOBUF_X20_Y45_N36
\read_data1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(7));

-- Location: IOOBUF_X16_Y45_N42
\read_data1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(8));

-- Location: IOOBUF_X12_Y45_N36
\read_data1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(9));

-- Location: IOOBUF_X22_Y45_N19
\read_data1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux21~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(10));

-- Location: IOOBUF_X20_Y45_N53
\read_data1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(11));

-- Location: IOOBUF_X22_Y0_N36
\read_data1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(12));

-- Location: IOOBUF_X0_Y21_N56
\read_data1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(13));

-- Location: IOOBUF_X0_Y19_N22
\read_data1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(14));

-- Location: IOOBUF_X25_Y0_N36
\read_data1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(15));

-- Location: IOOBUF_X32_Y45_N59
\read_data1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(16));

-- Location: IOOBUF_X18_Y45_N36
\read_data1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(17));

-- Location: IOOBUF_X38_Y0_N19
\read_data1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(18));

-- Location: IOOBUF_X14_Y0_N19
\read_data1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(19));

-- Location: IOOBUF_X10_Y45_N19
\read_data1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(20));

-- Location: IOOBUF_X20_Y45_N2
\read_data1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(21));

-- Location: IOOBUF_X19_Y0_N53
\read_data1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(22));

-- Location: IOOBUF_X34_Y0_N2
\read_data1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(23));

-- Location: IOOBUF_X19_Y0_N19
\read_data1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(24));

-- Location: IOOBUF_X40_Y0_N42
\read_data1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(25));

-- Location: IOOBUF_X54_Y14_N79
\read_data1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(26));

-- Location: IOOBUF_X54_Y15_N5
\read_data1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(27));

-- Location: IOOBUF_X29_Y0_N36
\read_data1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(28));

-- Location: IOOBUF_X12_Y0_N53
\read_data1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(29));

-- Location: IOOBUF_X54_Y14_N62
\read_data1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(30));

-- Location: IOOBUF_X54_Y16_N56
\read_data1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data1(31));

-- Location: IOOBUF_X18_Y45_N19
\read_data2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux63~11_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(0));

-- Location: IOOBUF_X0_Y21_N22
\read_data2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux62~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(1));

-- Location: IOOBUF_X8_Y45_N76
\read_data2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux61~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(2));

-- Location: IOOBUF_X14_Y45_N53
\read_data2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux60~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(3));

-- Location: IOOBUF_X14_Y45_N19
\read_data2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux59~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(4));

-- Location: IOOBUF_X18_Y45_N53
\read_data2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux58~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(5));

-- Location: IOOBUF_X0_Y19_N39
\read_data2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux57~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(6));

-- Location: IOOBUF_X32_Y45_N93
\read_data2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux56~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(7));

-- Location: IOOBUF_X16_Y45_N93
\read_data2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux55~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(8));

-- Location: IOOBUF_X0_Y19_N56
\read_data2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux54~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(9));

-- Location: IOOBUF_X22_Y45_N2
\read_data2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux53~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(10));

-- Location: IOOBUF_X22_Y0_N19
\read_data2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux52~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(11));

-- Location: IOOBUF_X43_Y0_N19
\read_data2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux51~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(12));

-- Location: IOOBUF_X22_Y0_N2
\read_data2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux50~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(13));

-- Location: IOOBUF_X44_Y0_N19
\read_data2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux49~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(14));

-- Location: IOOBUF_X0_Y21_N39
\read_data2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux48~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(15));

-- Location: IOOBUF_X32_Y45_N76
\read_data2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux47~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(16));

-- Location: IOOBUF_X18_Y45_N2
\read_data2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux46~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(17));

-- Location: IOOBUF_X12_Y0_N19
\read_data2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux45~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(18));

-- Location: IOOBUF_X12_Y0_N2
\read_data2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux44~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(19));

-- Location: IOOBUF_X14_Y45_N2
\read_data2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux43~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(20));

-- Location: IOOBUF_X22_Y45_N53
\read_data2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux42~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(21));

-- Location: IOOBUF_X0_Y20_N22
\read_data2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux41~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(22));

-- Location: IOOBUF_X16_Y45_N59
\read_data2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux40~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(23));

-- Location: IOOBUF_X40_Y0_N76
\read_data2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux39~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(24));

-- Location: IOOBUF_X19_Y0_N36
\read_data2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux38~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(25));

-- Location: IOOBUF_X33_Y0_N42
\read_data2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux37~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(26));

-- Location: IOOBUF_X54_Y17_N22
\read_data2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux36~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(27));

-- Location: IOOBUF_X33_Y0_N59
\read_data2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux35~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(28));

-- Location: IOOBUF_X14_Y0_N53
\read_data2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux34~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(29));

-- Location: IOOBUF_X12_Y0_N36
\read_data2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux33~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(30));

-- Location: IOOBUF_X44_Y0_N36
\read_data2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux32~10_combout\,
	devoe => ww_devoe,
	o => ww_read_data2(31));

-- Location: IOIBUF_X14_Y0_N35
\read_reg1[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg1(1),
	o => \read_reg1[1]~input_o\);

-- Location: IOIBUF_X54_Y18_N61
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G10
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X0_Y18_N95
\write_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(0),
	o => \write_data[0]~input_o\);

-- Location: IOIBUF_X54_Y18_N44
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: IOIBUF_X24_Y0_N18
\RegWrite~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: IOIBUF_X0_Y19_N4
\write_reg[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_reg(4),
	o => \write_reg[4]~input_o\);

-- Location: IOIBUF_X0_Y20_N38
\write_reg[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_reg(2),
	o => \write_reg[2]~input_o\);

-- Location: IOIBUF_X0_Y20_N55
\write_reg[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_reg(1),
	o => \write_reg[1]~input_o\);

-- Location: IOIBUF_X22_Y45_N35
\write_reg[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_reg(0),
	o => \write_reg[0]~input_o\);

-- Location: IOIBUF_X0_Y21_N4
\write_reg[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_reg(3),
	o => \write_reg[3]~input_o\);

-- Location: MLABCELL_X23_Y7_N18
\Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~27_combout\ = ( \write_reg[0]~input_o\ & ( !\write_reg[3]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[4]~input_o\ & (\write_reg[2]~input_o\ & \write_reg[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[1]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[3]~input_o\,
	combout => \Decoder0~27_combout\);

-- Location: FF_X20_Y7_N44
\registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][0]~q\);

-- Location: IOIBUF_X24_Y0_N52
\read_reg1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg1(0),
	o => \read_reg1[0]~input_o\);

-- Location: MLABCELL_X23_Y7_N9
\Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~25_combout\ = ( !\write_reg[4]~input_o\ & ( \write_reg[0]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[1]~input_o\ & (\write_reg[2]~input_o\ & !\write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~25_combout\);

-- Location: FF_X19_Y7_N34
\registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][0]~q\);

-- Location: LABCELL_X24_Y7_N18
\Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~26_combout\ = ( !\write_reg[0]~input_o\ & ( \RegWrite~input_o\ & ( (!\write_reg[3]~input_o\ & (\write_reg[1]~input_o\ & (!\write_reg[4]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[4]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_RegWrite~input_o\,
	combout => \Decoder0~26_combout\);

-- Location: FF_X20_Y7_N7
\registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][0]~q\);

-- Location: MLABCELL_X23_Y7_N57
\Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~24_combout\ = ( \write_reg[2]~input_o\ & ( !\write_reg[1]~input_o\ & ( (!\write_reg[4]~input_o\ & (!\write_reg[0]~input_o\ & (!\write_reg[3]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[4]~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[2]~input_o\,
	dataf => \ALT_INV_write_reg[1]~input_o\,
	combout => \Decoder0~24_combout\);

-- Location: FF_X20_Y7_N32
\registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][0]~q\);

-- Location: LABCELL_X20_Y7_N6
\Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = ( \registers[6][0]~q\ & ( \registers[4][0]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[5][0]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][0]~q\))) ) ) ) # ( !\registers[6][0]~q\ & ( 
-- \registers[4][0]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[5][0]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][0]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][0]~q\ & ( !\registers[4][0]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[5][0]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][0]~q\))) ) ) ) # ( !\registers[6][0]~q\ & ( !\registers[4][0]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[5][0]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[7][0]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[5][0]~q\,
	datae => \ALT_INV_registers[6][0]~q\,
	dataf => \ALT_INV_registers[4][0]~q\,
	combout => \Mux31~8_combout\);

-- Location: LABCELL_X24_Y7_N42
\Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~21_combout\ = ( \write_reg[0]~input_o\ & ( \RegWrite~input_o\ & ( (\write_reg[3]~input_o\ & (!\write_reg[1]~input_o\ & (!\write_reg[4]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[4]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_RegWrite~input_o\,
	combout => \Decoder0~21_combout\);

-- Location: FF_X20_Y8_N1
\registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][0]~q\);

-- Location: MLABCELL_X23_Y7_N39
\Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~23_combout\ = ( !\write_reg[4]~input_o\ & ( \write_reg[3]~input_o\ & ( (\RegWrite~input_o\ & (\write_reg[0]~input_o\ & (\write_reg[2]~input_o\ & \write_reg[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[1]~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[3]~input_o\,
	combout => \Decoder0~23_combout\);

-- Location: FF_X21_Y8_N44
\registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][0]~q\);

-- Location: MLABCELL_X23_Y7_N21
\Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~22_combout\ = ( \write_reg[3]~input_o\ & ( !\write_reg[0]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[4]~input_o\ & (\write_reg[1]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[1]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[3]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~22_combout\);

-- Location: FF_X21_Y8_N7
\registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][0]~q\);

-- Location: LABCELL_X24_Y7_N0
\Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~20_combout\ = ( \write_reg[2]~input_o\ & ( !\write_reg[4]~input_o\ & ( (!\write_reg[0]~input_o\ & (\RegWrite~input_o\ & (\write_reg[3]~input_o\ & !\write_reg[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[0]~input_o\,
	datab => \ALT_INV_RegWrite~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_write_reg[1]~input_o\,
	datae => \ALT_INV_write_reg[2]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~20_combout\);

-- Location: FF_X21_Y8_N32
\registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][0]~q\);

-- Location: LABCELL_X21_Y8_N6
\Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = ( \registers[14][0]~q\ & ( \registers[12][0]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[13][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][0]~q\)))) ) ) ) # ( !\registers[14][0]~q\ & ( 
-- \registers[12][0]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][0]~q\))))) ) ) ) # ( \registers[14][0]~q\ & ( 
-- !\registers[12][0]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][0]~q\))))) ) ) ) # ( !\registers[14][0]~q\ & ( 
-- !\registers[12][0]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[13][0]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][0]~q\,
	datae => \ALT_INV_registers[14][0]~q\,
	dataf => \ALT_INV_registers[12][0]~q\,
	combout => \Mux31~7_combout\);

-- Location: IOIBUF_X36_Y0_N35
\read_reg1[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg1(2),
	o => \read_reg1[2]~input_o\);

-- Location: LABCELL_X24_Y7_N54
\Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~29_combout\ = ( \write_reg[0]~input_o\ & ( \RegWrite~input_o\ & ( (!\write_reg[3]~input_o\ & (!\write_reg[1]~input_o\ & (!\write_reg[4]~input_o\ & !\write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[4]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_RegWrite~input_o\,
	combout => \Decoder0~29_combout\);

-- Location: FF_X20_Y9_N40
\registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][0]~q\);

-- Location: LABCELL_X24_Y7_N12
\Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~28_combout\ = ( !\write_reg[0]~input_o\ & ( !\write_reg[4]~input_o\ & ( (!\write_reg[2]~input_o\ & (!\write_reg[1]~input_o\ & (!\write_reg[3]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~28_combout\);

-- Location: FF_X20_Y9_N4
\registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][0]~q\);

-- Location: MLABCELL_X23_Y7_N48
\Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~31_combout\ = ( \write_reg[0]~input_o\ & ( !\write_reg[4]~input_o\ & ( (!\write_reg[2]~input_o\ & (\write_reg[1]~input_o\ & (\RegWrite~input_o\ & !\write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_RegWrite~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~31_combout\);

-- Location: FF_X18_Y7_N8
\registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][0]~q\);

-- Location: MLABCELL_X23_Y7_N54
\Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~30_combout\ = ( \write_reg[1]~input_o\ & ( !\write_reg[2]~input_o\ & ( (!\write_reg[4]~input_o\ & (!\write_reg[0]~input_o\ & (\RegWrite~input_o\ & !\write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[4]~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_RegWrite~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[1]~input_o\,
	dataf => \ALT_INV_write_reg[2]~input_o\,
	combout => \Decoder0~30_combout\);

-- Location: FF_X18_Y7_N32
\registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][0]~q\);

-- Location: MLABCELL_X18_Y7_N30
\Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = ( \registers[2][0]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[1][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][0]~q\))) ) ) ) # ( !\registers[2][0]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[1][0]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][0]~q\))) ) ) ) # ( \registers[2][0]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][0]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][0]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][0]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[0][0]~q\,
	datad => \ALT_INV_registers[3][0]~q\,
	datae => \ALT_INV_registers[2][0]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux31~9_combout\);

-- Location: IOIBUF_X10_Y0_N58
\read_reg1[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg1(3),
	o => \read_reg1[3]~input_o\);

-- Location: LABCELL_X20_Y6_N3
\Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~10_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux31~7_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\Mux31~9_combout\))) # (\read_reg1[2]~input_o\ & (\Mux31~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~8_combout\,
	datab => \ALT_INV_Mux31~7_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_Mux31~9_combout\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux31~10_combout\);

-- Location: IOIBUF_X29_Y0_N1
\read_reg1[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg1(4),
	o => \read_reg1[4]~input_o\);

-- Location: MLABCELL_X23_Y7_N33
\Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~16_combout\ = ( !\write_reg[4]~input_o\ & ( \write_reg[3]~input_o\ & ( (!\write_reg[2]~input_o\ & (!\write_reg[0]~input_o\ & (!\write_reg[1]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[1]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[3]~input_o\,
	combout => \Decoder0~16_combout\);

-- Location: FF_X16_Y6_N5
\registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][0]~q\);

-- Location: LABCELL_X17_Y6_N3
\registers[9][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][0]~feeder_combout\ = \write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[0]~input_o\,
	combout => \registers[9][0]~feeder_combout\);

-- Location: MLABCELL_X23_Y7_N12
\Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~17_combout\ = ( \write_reg[0]~input_o\ & ( !\write_reg[1]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[4]~input_o\ & (\write_reg[3]~input_o\ & !\write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[1]~input_o\,
	combout => \Decoder0~17_combout\);

-- Location: FF_X17_Y6_N4
\registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][0]~q\);

-- Location: MLABCELL_X23_Y7_N15
\Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~18_combout\ = ( \write_reg[1]~input_o\ & ( !\write_reg[0]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[4]~input_o\ & (!\write_reg[2]~input_o\ & \write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[1]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~18_combout\);

-- Location: FF_X25_Y6_N32
\registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][0]~q\);

-- Location: MLABCELL_X23_Y7_N3
\Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~19_combout\ = ( !\write_reg[4]~input_o\ & ( \write_reg[3]~input_o\ & ( (\RegWrite~input_o\ & (\write_reg[0]~input_o\ & (!\write_reg[2]~input_o\ & \write_reg[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[1]~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[3]~input_o\,
	combout => \Decoder0~19_combout\);

-- Location: FF_X25_Y6_N37
\registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][0]~q\);

-- Location: LABCELL_X25_Y6_N30
\Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = ( \registers[10][0]~q\ & ( \registers[11][0]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[8][0]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][0]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][0]~q\ & ( 
-- \registers[11][0]~q\ & ( (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[8][0]~q\))) # (\read_reg1[0]~input_o\ & (((\registers[9][0]~q\)) # (\read_reg1[1]~input_o\))) ) ) ) # ( \registers[10][0]~q\ & ( !\registers[11][0]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[8][0]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & ((\registers[9][0]~q\)))) ) ) ) # ( !\registers[10][0]~q\ & ( !\registers[11][0]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[8][0]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[8][0]~q\,
	datad => \ALT_INV_registers[9][0]~q\,
	datae => \ALT_INV_registers[10][0]~q\,
	dataf => \ALT_INV_registers[11][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: LABCELL_X20_Y6_N21
\Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = ( \read_reg1[3]~input_o\ & ( !\read_reg1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_reg1[2]~input_o\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux31~6_combout\);

-- Location: MLABCELL_X23_Y7_N30
\Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = ( !\write_reg[3]~input_o\ & ( \write_reg[4]~input_o\ & ( (!\write_reg[2]~input_o\ & (!\write_reg[0]~input_o\ & (\RegWrite~input_o\ & !\write_reg[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_RegWrite~input_o\,
	datad => \ALT_INV_write_reg[1]~input_o\,
	datae => \ALT_INV_write_reg[3]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~0_combout\);

-- Location: FF_X20_Y6_N2
\registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][0]~q\);

-- Location: MLABCELL_X23_Y7_N6
\Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = ( !\write_reg[0]~input_o\ & ( \write_reg[4]~input_o\ & ( (\RegWrite~input_o\ & (!\write_reg[1]~input_o\ & (!\write_reg[3]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~1_combout\);

-- Location: FF_X20_Y6_N8
\registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][0]~q\);

-- Location: LABCELL_X24_Y7_N3
\Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = ( \write_reg[4]~input_o\ & ( !\write_reg[2]~input_o\ & ( (!\write_reg[0]~input_o\ & (\RegWrite~input_o\ & (!\write_reg[1]~input_o\ & \write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[0]~input_o\,
	datab => \ALT_INV_RegWrite~input_o\,
	datac => \ALT_INV_write_reg[1]~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[2]~input_o\,
	combout => \Decoder0~2_combout\);

-- Location: FF_X20_Y6_N14
\registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][0]~q\);

-- Location: LABCELL_X24_Y7_N6
\Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = ( !\write_reg[0]~input_o\ & ( \RegWrite~input_o\ & ( (\write_reg[3]~input_o\ & (!\write_reg[1]~input_o\ & (\write_reg[4]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[4]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_RegWrite~input_o\,
	combout => \Decoder0~3_combout\);

-- Location: FF_X21_Y6_N31
\registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][0]~q\);

-- Location: LABCELL_X20_Y6_N12
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( \registers[24][0]~q\ & ( \registers[28][0]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[16][0]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][0]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][0]~q\ & ( 
-- \registers[28][0]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[16][0]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\registers[20][0]~q\) # (\read_reg1[3]~input_o\)))) ) ) ) # ( \registers[24][0]~q\ & ( !\registers[28][0]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[16][0]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[20][0]~q\)))) ) ) ) # ( !\registers[24][0]~q\ & ( !\registers[28][0]~q\ & ( (!\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & (\registers[16][0]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][0]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[20][0]~q\,
	datae => \ALT_INV_registers[24][0]~q\,
	dataf => \ALT_INV_registers[28][0]~q\,
	combout => \Mux31~0_combout\);

-- Location: MLABCELL_X23_Y7_N36
\Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = ( !\write_reg[3]~input_o\ & ( \write_reg[4]~input_o\ & ( (\RegWrite~input_o\ & (\write_reg[0]~input_o\ & (\write_reg[1]~input_o\ & \write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[1]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[3]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~13_combout\);

-- Location: FF_X20_Y5_N7
\registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][0]~q\);

-- Location: LABCELL_X20_Y5_N0
\registers[19][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][0]~feeder_combout\ = ( \write_data[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[0]~input_o\,
	combout => \registers[19][0]~feeder_combout\);

-- Location: MLABCELL_X23_Y7_N0
\Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = ( !\write_reg[3]~input_o\ & ( \write_reg[4]~input_o\ & ( (\RegWrite~input_o\ & (\write_reg[0]~input_o\ & (\write_reg[1]~input_o\ & !\write_reg[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RegWrite~input_o\,
	datab => \ALT_INV_write_reg[0]~input_o\,
	datac => \ALT_INV_write_reg[1]~input_o\,
	datad => \ALT_INV_write_reg[2]~input_o\,
	datae => \ALT_INV_write_reg[3]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~12_combout\);

-- Location: FF_X20_Y5_N2
\registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][0]~q\);

-- Location: LABCELL_X24_Y7_N24
\Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = ( \write_reg[0]~input_o\ & ( \RegWrite~input_o\ & ( (!\write_reg[2]~input_o\ & (\write_reg[1]~input_o\ & (\write_reg[3]~input_o\ & \write_reg[4]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_write_reg[4]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_RegWrite~input_o\,
	combout => \Decoder0~14_combout\);

-- Location: FF_X21_Y5_N32
\registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][0]~q\);

-- Location: LABCELL_X24_Y7_N48
\Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = ( \write_reg[0]~input_o\ & ( \write_reg[2]~input_o\ & ( (\write_reg[3]~input_o\ & (\write_reg[1]~input_o\ & (\write_reg[4]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[4]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[2]~input_o\,
	combout => \Decoder0~15_combout\);

-- Location: FF_X21_Y5_N8
\registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][0]~q\);

-- Location: LABCELL_X21_Y5_N30
\Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = ( \registers[27][0]~q\ & ( \registers[31][0]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][0]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][0]~q\ & ( 
-- \registers[31][0]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][0]~q\)))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[27][0]~q\ & ( 
-- !\registers[31][0]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][0]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[27][0]~q\ & ( 
-- !\registers[31][0]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][0]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[19][0]~q\,
	datae => \ALT_INV_registers[27][0]~q\,
	dataf => \ALT_INV_registers[31][0]~q\,
	combout => \Mux31~3_combout\);

-- Location: LABCELL_X25_Y5_N39
\Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = ( \write_reg[4]~input_o\ & ( \write_reg[0]~input_o\ & ( (!\write_reg[1]~input_o\ & (!\write_reg[3]~input_o\ & (\write_reg[2]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[1]~input_o\,
	datab => \ALT_INV_write_reg[3]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~5_combout\);

-- Location: FF_X25_Y5_N11
\registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][0]~q\);

-- Location: MLABCELL_X23_Y7_N42
\Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = ( \write_reg[0]~input_o\ & ( !\write_reg[1]~input_o\ & ( (\write_reg[2]~input_o\ & (\write_reg[4]~input_o\ & (\RegWrite~input_o\ & \write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_RegWrite~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[1]~input_o\,
	combout => \Decoder0~7_combout\);

-- Location: FF_X21_Y6_N43
\registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][0]~q\);

-- Location: LABCELL_X25_Y5_N3
\Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = ( \write_reg[4]~input_o\ & ( \write_reg[0]~input_o\ & ( (!\write_reg[1]~input_o\ & (\write_reg[3]~input_o\ & (!\write_reg[2]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[1]~input_o\,
	datab => \ALT_INV_write_reg[3]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~6_combout\);

-- Location: FF_X21_Y6_N8
\registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][0]~q\);

-- Location: LABCELL_X25_Y5_N27
\Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = ( \write_reg[4]~input_o\ & ( \write_reg[0]~input_o\ & ( (!\write_reg[1]~input_o\ & (!\write_reg[3]~input_o\ & (!\write_reg[2]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[1]~input_o\,
	datab => \ALT_INV_write_reg[3]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~4_combout\);

-- Location: FF_X25_Y5_N35
\registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][0]~q\);

-- Location: LABCELL_X21_Y6_N6
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( \registers[25][0]~q\ & ( \registers[17][0]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][0]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][0]~q\)))) ) ) ) # ( !\registers[25][0]~q\ & ( 
-- \registers[17][0]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][0]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][0]~q\))))) ) ) ) # ( \registers[25][0]~q\ & ( 
-- !\registers[17][0]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][0]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][0]~q\))))) ) ) ) # ( !\registers[25][0]~q\ & ( 
-- !\registers[17][0]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][0]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][0]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][0]~q\,
	datae => \ALT_INV_registers[25][0]~q\,
	dataf => \ALT_INV_registers[17][0]~q\,
	combout => \Mux31~1_combout\);

-- Location: MLABCELL_X23_Y7_N45
\Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = ( \write_reg[1]~input_o\ & ( !\write_reg[0]~input_o\ & ( (\write_reg[2]~input_o\ & (\write_reg[4]~input_o\ & (\write_reg[3]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[1]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~11_combout\);

-- Location: FF_X24_Y5_N44
\registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][0]~q\);

-- Location: MLABCELL_X23_Y7_N24
\Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = ( \RegWrite~input_o\ & ( !\write_reg[0]~input_o\ & ( (\write_reg[1]~input_o\ & (\write_reg[4]~input_o\ & (\write_reg[2]~input_o\ & !\write_reg[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[1]~input_o\,
	datab => \ALT_INV_write_reg[4]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_write_reg[3]~input_o\,
	datae => \ALT_INV_RegWrite~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~9_combout\);

-- Location: FF_X24_Y5_N5
\registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][0]~q\);

-- Location: LABCELL_X24_Y7_N30
\Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = ( !\write_reg[0]~input_o\ & ( \write_reg[4]~input_o\ & ( (\write_reg[3]~input_o\ & (\write_reg[1]~input_o\ & (!\write_reg[2]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[3]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[2]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[0]~input_o\,
	dataf => \ALT_INV_write_reg[4]~input_o\,
	combout => \Decoder0~10_combout\);

-- Location: FF_X24_Y5_N37
\registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][0]~q\);

-- Location: MLABCELL_X23_Y7_N51
\Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = ( \write_reg[4]~input_o\ & ( !\write_reg[0]~input_o\ & ( (!\write_reg[2]~input_o\ & (\write_reg[1]~input_o\ & (!\write_reg[3]~input_o\ & \RegWrite~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_reg[2]~input_o\,
	datab => \ALT_INV_write_reg[1]~input_o\,
	datac => \ALT_INV_write_reg[3]~input_o\,
	datad => \ALT_INV_RegWrite~input_o\,
	datae => \ALT_INV_write_reg[4]~input_o\,
	dataf => \ALT_INV_write_reg[0]~input_o\,
	combout => \Decoder0~8_combout\);

-- Location: FF_X25_Y5_N17
\registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[0]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][0]~q\);

-- Location: LABCELL_X24_Y5_N36
\Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = ( \registers[26][0]~q\ & ( \registers[18][0]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][0]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][0]~q\))) ) ) ) # ( !\registers[26][0]~q\ & ( 
-- \registers[18][0]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][0]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][0]~q\)))) ) ) ) # ( \registers[26][0]~q\ & ( 
-- !\registers[18][0]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][0]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][0]~q\)))) ) ) ) # ( !\registers[26][0]~q\ & ( 
-- !\registers[18][0]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][0]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][0]~q\,
	datac => \ALT_INV_registers[22][0]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][0]~q\,
	dataf => \ALT_INV_registers[18][0]~q\,
	combout => \Mux31~2_combout\);

-- Location: LABCELL_X20_Y6_N9
\Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = ( \Mux31~1_combout\ & ( \Mux31~2_combout\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\Mux31~0_combout\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\Mux31~3_combout\)))) ) ) ) # ( !\Mux31~1_combout\ 
-- & ( \Mux31~2_combout\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\Mux31~0_combout\))) # (\read_reg1[0]~input_o\ & (((\Mux31~3_combout\ & \read_reg1[1]~input_o\)))) ) ) ) # ( \Mux31~1_combout\ & ( !\Mux31~2_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & (\Mux31~0_combout\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\Mux31~3_combout\)))) ) ) ) # ( !\Mux31~1_combout\ & ( !\Mux31~2_combout\ & ( (!\read_reg1[0]~input_o\ & 
-- (\Mux31~0_combout\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((\Mux31~3_combout\ & \read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux31~0_combout\,
	datac => \ALT_INV_Mux31~3_combout\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_Mux31~1_combout\,
	dataf => \ALT_INV_Mux31~2_combout\,
	combout => \Mux31~4_combout\);

-- Location: LABCELL_X20_Y6_N18
\Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~11_combout\ = ( \Mux31~4_combout\ & ( ((!\Mux31~6_combout\ & (\Mux31~10_combout\)) # (\Mux31~6_combout\ & ((\Mux31~5_combout\)))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux31~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- (\Mux31~10_combout\)) # (\Mux31~6_combout\ & ((\Mux31~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001110111001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~10_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux31~5_combout\,
	datad => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux31~4_combout\,
	combout => \Mux31~11_combout\);

-- Location: IOIBUF_X11_Y0_N1
\write_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(1),
	o => \write_data[1]~input_o\);

-- Location: FF_X14_Y6_N5
\registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][1]~q\);

-- Location: LABCELL_X24_Y6_N33
\registers[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][1]~feeder_combout\ = \write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[17][1]~feeder_combout\);

-- Location: FF_X24_Y6_N34
\registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][1]~q\);

-- Location: FF_X14_Y6_N37
\registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][1]~q\);

-- Location: FF_X14_Y6_N13
\registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][1]~q\);

-- Location: LABCELL_X14_Y6_N36
\Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = ( \registers[25][1]~q\ & ( \registers[29][1]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[17][1]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][1]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][1]~q\ & ( 
-- \registers[29][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[17][1]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][1]~q\)))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[25][1]~q\ & ( 
-- !\registers[29][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[17][1]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][1]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[25][1]~q\ & ( 
-- !\registers[29][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[17][1]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][1]~q\,
	datab => \ALT_INV_registers[17][1]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[25][1]~q\,
	dataf => \ALT_INV_registers[29][1]~q\,
	combout => \Mux30~1_combout\);

-- Location: LABCELL_X14_Y4_N30
\registers[16][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][1]~feeder_combout\ = ( \write_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[16][1]~feeder_combout\);

-- Location: FF_X14_Y4_N31
\registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][1]~q\);

-- Location: FF_X16_Y4_N7
\registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][1]~q\);

-- Location: FF_X16_Y4_N2
\registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][1]~q\);

-- Location: FF_X17_Y4_N32
\registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][1]~q\);

-- Location: LABCELL_X16_Y4_N0
\Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = ( \registers[24][1]~q\ & ( \registers[20][1]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][1]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][1]~q\)))) ) ) ) # ( 
-- !\registers[24][1]~q\ & ( \registers[20][1]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][1]~q\))) # (\read_reg1[3]~input_o\ & (((\registers[28][1]~q\ & \read_reg1[2]~input_o\)))) ) ) ) # ( \registers[24][1]~q\ & ( 
-- !\registers[20][1]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[16][1]~q\ & ((!\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][1]~q\)))) ) ) ) # ( !\registers[24][1]~q\ & ( !\registers[20][1]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[16][1]~q\ & ((!\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((\registers[28][1]~q\ & \read_reg1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[16][1]~q\,
	datac => \ALT_INV_registers[28][1]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[24][1]~q\,
	dataf => \ALT_INV_registers[20][1]~q\,
	combout => \Mux30~0_combout\);

-- Location: FF_X13_Y6_N32
\registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][1]~q\);

-- Location: MLABCELL_X13_Y5_N0
\registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][1]~feeder_combout\ = \write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[23][1]~feeder_combout\);

-- Location: FF_X13_Y5_N1
\registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][1]~q\);

-- Location: FF_X13_Y6_N8
\registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][1]~q\);

-- Location: FF_X13_Y6_N44
\registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][1]~q\);

-- Location: MLABCELL_X13_Y6_N6
\Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = ( \registers[27][1]~q\ & ( \registers[31][1]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[19][1]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][1]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][1]~q\ & ( 
-- \registers[31][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][1]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][1]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[27][1]~q\ & ( 
-- !\registers[31][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][1]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][1]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[27][1]~q\ & ( 
-- !\registers[31][1]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][1]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[19][1]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][1]~q\,
	datae => \ALT_INV_registers[27][1]~q\,
	dataf => \ALT_INV_registers[31][1]~q\,
	combout => \Mux30~3_combout\);

-- Location: FF_X13_Y8_N2
\registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][1]~q\);

-- Location: FF_X13_Y4_N14
\registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][1]~q\);

-- Location: FF_X13_Y4_N8
\registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][1]~q\);

-- Location: MLABCELL_X13_Y4_N33
\registers[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][1]~feeder_combout\ = ( \write_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[18][1]~feeder_combout\);

-- Location: FF_X13_Y4_N35
\registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][1]~q\);

-- Location: MLABCELL_X13_Y4_N6
\Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = ( \registers[26][1]~q\ & ( \registers[18][1]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[22][1]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][1]~q\)))) ) ) ) # ( !\registers[26][1]~q\ & ( 
-- \registers[18][1]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][1]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][1]~q\))))) ) ) ) # ( \registers[26][1]~q\ & ( 
-- !\registers[18][1]~q\ & ( (!\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][1]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][1]~q\))))) ) ) ) # ( !\registers[26][1]~q\ & ( 
-- !\registers[18][1]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][1]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[22][1]~q\,
	datad => \ALT_INV_registers[30][1]~q\,
	datae => \ALT_INV_registers[26][1]~q\,
	dataf => \ALT_INV_registers[18][1]~q\,
	combout => \Mux30~2_combout\);

-- Location: MLABCELL_X13_Y6_N33
\Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = ( \Mux30~3_combout\ & ( \Mux30~2_combout\ & ( ((!\read_reg1[0]~input_o\ & ((\Mux30~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux30~1_combout\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\Mux30~3_combout\ & ( \Mux30~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux30~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux30~1_combout\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( \Mux30~3_combout\ & ( !\Mux30~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux30~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux30~1_combout\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( !\Mux30~3_combout\ & ( !\Mux30~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux30~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux30~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_Mux30~1_combout\,
	datac => \ALT_INV_Mux30~0_combout\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_Mux30~3_combout\,
	dataf => \ALT_INV_Mux30~2_combout\,
	combout => \Mux30~4_combout\);

-- Location: FF_X12_Y5_N5
\registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][1]~q\);

-- Location: FF_X12_Y5_N44
\registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][1]~q\);

-- Location: FF_X12_Y5_N38
\registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][1]~q\);

-- Location: FF_X16_Y5_N4
\registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][1]~q\);

-- Location: LABCELL_X12_Y5_N36
\Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = ( \registers[10][1]~q\ & ( \registers[8][1]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][1]~q\)))) ) ) ) # ( !\registers[10][1]~q\ & ( 
-- \registers[8][1]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[9][1]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[11][1]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][1]~q\ & ( !\registers[8][1]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[9][1]~q\ & ((\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][1]~q\)))) ) ) ) # ( !\registers[10][1]~q\ & ( !\registers[8][1]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[9][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][1]~q\,
	datab => \ALT_INV_registers[11][1]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][1]~q\,
	dataf => \ALT_INV_registers[8][1]~q\,
	combout => \Mux30~5_combout\);

-- Location: LABCELL_X10_Y8_N3
\registers[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][1]~feeder_combout\ = ( \write_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[12][1]~feeder_combout\);

-- Location: FF_X10_Y8_N4
\registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][1]~q\);

-- Location: FF_X16_Y7_N31
\registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][1]~q\);

-- Location: FF_X13_Y8_N7
\registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][1]~q\);

-- Location: FF_X16_Y8_N31
\registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][1]~q\);

-- Location: MLABCELL_X13_Y8_N6
\Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = ( \registers[14][1]~q\ & ( \registers[15][1]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[12][1]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][1]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[14][1]~q\ & ( 
-- \registers[15][1]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[12][1]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[13][1]~q\)))) ) ) ) # ( \registers[14][1]~q\ & ( !\registers[15][1]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][1]~q\))) # (\read_reg1[0]~input_o\ & (((\registers[13][1]~q\ & !\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[14][1]~q\ & ( !\registers[15][1]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[12][1]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][1]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[13][1]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][1]~q\,
	dataf => \ALT_INV_registers[15][1]~q\,
	combout => \Mux30~6_combout\);

-- Location: LABCELL_X14_Y8_N33
\registers[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][1]~feeder_combout\ = \write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[5][1]~feeder_combout\);

-- Location: FF_X14_Y8_N35
\registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][1]~q\);

-- Location: FF_X14_Y8_N44
\registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][1]~q\);

-- Location: FF_X14_Y8_N8
\registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][1]~q\);

-- Location: LABCELL_X20_Y7_N30
\registers[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][1]~feeder_combout\ = ( \write_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[1]~input_o\,
	combout => \registers[4][1]~feeder_combout\);

-- Location: FF_X20_Y7_N31
\registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][1]~q\);

-- Location: LABCELL_X14_Y8_N6
\Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = ( \registers[6][1]~q\ & ( \registers[4][1]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][1]~q\)))) ) ) ) # ( !\registers[6][1]~q\ & ( 
-- \registers[4][1]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[5][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][1]~q\))))) ) ) ) # ( \registers[6][1]~q\ & ( 
-- !\registers[4][1]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[5][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][1]~q\))))) ) ) ) # ( !\registers[6][1]~q\ & ( 
-- !\registers[4][1]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[5][1]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][1]~q\,
	datab => \ALT_INV_registers[7][1]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[6][1]~q\,
	dataf => \ALT_INV_registers[4][1]~q\,
	combout => \Mux30~7_combout\);

-- Location: FF_X17_Y8_N5
\registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][1]~q\);

-- Location: FF_X16_Y8_N13
\registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][1]~q\);

-- Location: FF_X16_Y8_N38
\registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][1]~q\);

-- Location: FF_X17_Y8_N41
\registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[1]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][1]~q\);

-- Location: LABCELL_X16_Y8_N36
\Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = ( \registers[2][1]~q\ & ( \registers[1][1]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[0][1]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[3][1]~q\)))) ) ) ) # ( 
-- !\registers[2][1]~q\ & ( \registers[1][1]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[0][1]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[3][1]~q\)))) ) ) ) # ( \registers[2][1]~q\ & ( 
-- !\registers[1][1]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[0][1]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[3][1]~q\)))) ) ) ) # ( !\registers[2][1]~q\ & ( !\registers[1][1]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[0][1]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[3][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][1]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[3][1]~q\,
	datae => \ALT_INV_registers[2][1]~q\,
	dataf => \ALT_INV_registers[1][1]~q\,
	combout => \Mux30~8_combout\);

-- Location: MLABCELL_X13_Y6_N48
\Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux30~8_combout\ & ( \Mux30~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux30~8_combout\ & ( (!\read_reg1[2]~input_o\) # (\Mux30~7_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux30~8_combout\ & 
-- ( \Mux30~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux30~8_combout\ & ( (\Mux30~7_combout\ & \read_reg1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101010101010111110011111100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~6_combout\,
	datab => \ALT_INV_Mux30~7_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux30~8_combout\,
	combout => \Mux30~9_combout\);

-- Location: MLABCELL_X13_Y6_N54
\Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~10_combout\ = ( \Mux31~6_combout\ & ( \Mux30~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux30~5_combout\))) # (\read_reg1[4]~input_o\ & (\Mux30~4_combout\)) ) ) ) # ( !\Mux31~6_combout\ & ( \Mux30~9_combout\ & ( (!\read_reg1[4]~input_o\) # 
-- (\Mux30~4_combout\) ) ) ) # ( \Mux31~6_combout\ & ( !\Mux30~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux30~5_combout\))) # (\read_reg1[4]~input_o\ & (\Mux30~4_combout\)) ) ) ) # ( !\Mux31~6_combout\ & ( !\Mux30~9_combout\ & ( (\Mux30~4_combout\ & 
-- \read_reg1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~4_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux30~5_combout\,
	datae => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux30~9_combout\,
	combout => \Mux30~10_combout\);

-- Location: IOIBUF_X18_Y0_N18
\write_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(2),
	o => \write_data[2]~input_o\);

-- Location: FF_X12_Y8_N44
\registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][2]~q\);

-- Location: LABCELL_X10_Y8_N36
\registers[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][2]~feeder_combout\ = \write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[12][2]~feeder_combout\);

-- Location: FF_X10_Y8_N37
\registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][2]~q\);

-- Location: FF_X12_Y8_N38
\registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][2]~q\);

-- Location: LABCELL_X12_Y8_N30
\registers[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][2]~feeder_combout\ = ( \write_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[13][2]~feeder_combout\);

-- Location: FF_X12_Y8_N32
\registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][2]~q\);

-- Location: LABCELL_X12_Y8_N36
\Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = ( \registers[14][2]~q\ & ( \registers[13][2]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][2]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][2]~q\))) ) ) ) # ( 
-- !\registers[14][2]~q\ & ( \registers[13][2]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][2]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][2]~q\))) ) ) ) # ( \registers[14][2]~q\ & ( 
-- !\registers[13][2]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][2]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[15][2]~q\ & ((\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[14][2]~q\ & ( !\registers[13][2]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[12][2]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[15][2]~q\ & ((\read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[15][2]~q\,
	datac => \ALT_INV_registers[12][2]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][2]~q\,
	dataf => \ALT_INV_registers[13][2]~q\,
	combout => \Mux29~6_combout\);

-- Location: FF_X18_Y7_N47
\registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][2]~q\);

-- Location: FF_X9_Y7_N32
\registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][2]~q\);

-- Location: FF_X9_Y7_N8
\registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][2]~q\);

-- Location: FF_X9_Y7_N14
\registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][2]~q\);

-- Location: MLABCELL_X9_Y7_N6
\Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = ( \registers[2][2]~q\ & ( \registers[3][2]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][2]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][2]~q\ & ( 
-- \registers[3][2]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[0][2]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\registers[1][2]~q\) # (\read_reg1[1]~input_o\)))) ) ) ) # ( \registers[2][2]~q\ & ( !\registers[3][2]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[0][2]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[1][2]~q\)))) ) ) ) # ( !\registers[2][2]~q\ & ( !\registers[3][2]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][2]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[1][2]~q\,
	datae => \ALT_INV_registers[2][2]~q\,
	dataf => \ALT_INV_registers[3][2]~q\,
	combout => \Mux29~8_combout\);

-- Location: FF_X14_Y7_N5
\registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][2]~q\);

-- Location: FF_X14_Y7_N44
\registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][2]~q\);

-- Location: FF_X14_Y7_N37
\registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][2]~q\);

-- Location: MLABCELL_X9_Y8_N33
\registers[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][2]~feeder_combout\ = \write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[5][2]~feeder_combout\);

-- Location: FF_X9_Y8_N35
\registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][2]~q\);

-- Location: LABCELL_X14_Y7_N36
\Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = ( \registers[6][2]~q\ & ( \registers[5][2]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][2]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][2]~q\)))) ) ) ) # ( 
-- !\registers[6][2]~q\ & ( \registers[5][2]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][2]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][2]~q\)))) ) ) ) # ( \registers[6][2]~q\ & ( 
-- !\registers[5][2]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[4][2]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][2]~q\)))) ) ) ) # ( !\registers[6][2]~q\ & ( !\registers[5][2]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[4][2]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][2]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][2]~q\,
	datae => \ALT_INV_registers[6][2]~q\,
	dataf => \ALT_INV_registers[5][2]~q\,
	combout => \Mux29~7_combout\);

-- Location: LABCELL_X5_Y7_N30
\Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux29~7_combout\ & ( \Mux29~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux29~7_combout\ & ( (\read_reg1[2]~input_o\) # (\Mux29~8_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux29~7_combout\ & ( 
-- \Mux29~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux29~7_combout\ & ( (\Mux29~8_combout\ & !\read_reg1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux29~6_combout\,
	datab => \ALT_INV_Mux29~8_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux29~7_combout\,
	combout => \Mux29~9_combout\);

-- Location: FF_X5_Y7_N35
\registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][2]~q\);

-- Location: FF_X6_Y7_N8
\registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][2]~q\);

-- Location: FF_X5_Y7_N37
\registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][2]~q\);

-- Location: MLABCELL_X13_Y7_N3
\registers[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][2]~feeder_combout\ = ( \write_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[8][2]~feeder_combout\);

-- Location: FF_X13_Y7_N5
\registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][2]~q\);

-- Location: LABCELL_X5_Y7_N36
\Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = ( \registers[10][2]~q\ & ( \registers[8][2]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][2]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][2]~q\)))) ) ) ) # ( !\registers[10][2]~q\ & ( 
-- \registers[8][2]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][2]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][2]~q\))))) ) ) ) # ( \registers[10][2]~q\ & ( 
-- !\registers[8][2]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][2]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][2]~q\))))) ) ) ) # ( !\registers[10][2]~q\ & ( 
-- !\registers[8][2]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][2]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[9][2]~q\,
	datac => \ALT_INV_registers[11][2]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][2]~q\,
	dataf => \ALT_INV_registers[8][2]~q\,
	combout => \Mux29~5_combout\);

-- Location: FF_X9_Y5_N44
\registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][2]~q\);

-- Location: FF_X9_Y5_N35
\registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][2]~q\);

-- Location: FF_X9_Y5_N8
\registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][2]~q\);

-- Location: FF_X10_Y5_N35
\registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][2]~q\);

-- Location: MLABCELL_X9_Y5_N6
\Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = ( \registers[27][2]~q\ & ( \registers[19][2]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][2]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][2]~q\))) ) ) ) # ( !\registers[27][2]~q\ & ( 
-- \registers[19][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][2]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][2]~q\)))) ) ) ) # ( \registers[27][2]~q\ & ( 
-- !\registers[19][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][2]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][2]~q\)))) ) ) ) # ( !\registers[27][2]~q\ & ( 
-- !\registers[19][2]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][2]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[31][2]~q\,
	datac => \ALT_INV_registers[23][2]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][2]~q\,
	dataf => \ALT_INV_registers[19][2]~q\,
	combout => \Mux29~3_combout\);

-- Location: MLABCELL_X18_Y6_N0
\registers[21][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][2]~feeder_combout\ = ( \write_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[21][2]~feeder_combout\);

-- Location: FF_X18_Y6_N2
\registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][2]~q\);

-- Location: FF_X10_Y6_N44
\registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][2]~q\);

-- Location: FF_X10_Y6_N8
\registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][2]~q\);

-- Location: FF_X10_Y6_N35
\registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][2]~q\);

-- Location: LABCELL_X10_Y6_N6
\Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = ( \registers[25][2]~q\ & ( \registers[17][2]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][2]~q\)))) ) ) ) # ( !\registers[25][2]~q\ & ( 
-- \registers[17][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][2]~q\))))) ) ) ) # ( \registers[25][2]~q\ & ( 
-- !\registers[17][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][2]~q\))))) ) ) ) # ( !\registers[25][2]~q\ & ( 
-- !\registers[17][2]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][2]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][2]~q\,
	datae => \ALT_INV_registers[25][2]~q\,
	dataf => \ALT_INV_registers[17][2]~q\,
	combout => \Mux29~1_combout\);

-- Location: FF_X7_Y7_N35
\registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][2]~q\);

-- Location: FF_X7_Y7_N37
\registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][2]~q\);

-- Location: FF_X10_Y7_N37
\registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][2]~q\);

-- Location: FF_X10_Y7_N32
\registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][2]~q\);

-- Location: LABCELL_X10_Y7_N30
\Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ( \registers[24][2]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & (\registers[20][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][2]~q\))) ) ) ) # ( !\registers[24][2]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[20][2]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][2]~q\))) ) ) ) # ( \registers[24][2]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[16][2]~q\) ) ) ) # ( !\registers[24][2]~q\ & ( 
-- !\read_reg1[2]~input_o\ & ( (\registers[16][2]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][2]~q\,
	datab => \ALT_INV_registers[20][2]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[28][2]~q\,
	datae => \ALT_INV_registers[24][2]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux29~0_combout\);

-- Location: FF_X7_Y6_N44
\registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][2]~q\);

-- Location: LABCELL_X7_Y6_N33
\registers[18][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][2]~feeder_combout\ = ( \write_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[18][2]~feeder_combout\);

-- Location: FF_X7_Y6_N35
\registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][2]~q\);

-- Location: FF_X7_Y6_N8
\registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[2]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][2]~q\);

-- Location: MLABCELL_X9_Y6_N33
\registers[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][2]~feeder_combout\ = ( \write_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[2]~input_o\,
	combout => \registers[22][2]~feeder_combout\);

-- Location: FF_X9_Y6_N34
\registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][2]~q\);

-- Location: LABCELL_X7_Y6_N6
\Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = ( \registers[26][2]~q\ & ( \registers[22][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][2]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][2]~q\))) ) ) ) # ( 
-- !\registers[26][2]~q\ & ( \registers[22][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][2]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][2]~q\))) ) ) ) # ( \registers[26][2]~q\ & ( 
-- !\registers[22][2]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][2]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[30][2]~q\ & ((\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[26][2]~q\ & ( !\registers[22][2]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[18][2]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[30][2]~q\ & ((\read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][2]~q\,
	datac => \ALT_INV_registers[18][2]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][2]~q\,
	dataf => \ALT_INV_registers[22][2]~q\,
	combout => \Mux29~2_combout\);

-- Location: LABCELL_X6_Y7_N30
\Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = ( \Mux29~0_combout\ & ( \Mux29~2_combout\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\Mux29~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux29~3_combout\))) ) ) ) # ( !\Mux29~0_combout\ & ( \Mux29~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \Mux29~1_combout\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\Mux29~3_combout\))) ) ) ) # ( \Mux29~0_combout\ & ( !\Mux29~2_combout\ & ( (!\read_reg1[1]~input_o\ & 
-- (((!\read_reg1[0]~input_o\) # (\Mux29~1_combout\)))) # (\read_reg1[1]~input_o\ & (\Mux29~3_combout\ & (\read_reg1[0]~input_o\))) ) ) ) # ( !\Mux29~0_combout\ & ( !\Mux29~2_combout\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & 
-- ((\Mux29~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux29~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux29~3_combout\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_Mux29~2_combout\,
	combout => \Mux29~4_combout\);

-- Location: LABCELL_X5_Y7_N12
\Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~10_combout\ = ( \Mux29~5_combout\ & ( \Mux29~4_combout\ & ( ((\Mux29~9_combout\) # (\Mux31~6_combout\)) # (\read_reg1[4]~input_o\) ) ) ) # ( !\Mux29~5_combout\ & ( \Mux29~4_combout\ & ( ((!\Mux31~6_combout\ & \Mux29~9_combout\)) # 
-- (\read_reg1[4]~input_o\) ) ) ) # ( \Mux29~5_combout\ & ( !\Mux29~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux29~9_combout\) # (\Mux31~6_combout\))) ) ) ) # ( !\Mux29~5_combout\ & ( !\Mux29~4_combout\ & ( (!\read_reg1[4]~input_o\ & (!\Mux31~6_combout\ 
-- & \Mux29~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux31~6_combout\,
	datad => \ALT_INV_Mux29~9_combout\,
	datae => \ALT_INV_Mux29~5_combout\,
	dataf => \ALT_INV_Mux29~4_combout\,
	combout => \Mux29~10_combout\);

-- Location: IOIBUF_X16_Y0_N58
\write_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(3),
	o => \write_data[3]~input_o\);

-- Location: MLABCELL_X9_Y8_N36
\registers[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][3]~feeder_combout\ = \write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[5][3]~feeder_combout\);

-- Location: FF_X9_Y8_N38
\registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][3]~q\);

-- Location: FF_X6_Y7_N20
\registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][3]~q\);

-- Location: FF_X6_Y7_N44
\registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][3]~q\);

-- Location: LABCELL_X14_Y7_N18
\registers[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][3]~feeder_combout\ = ( \write_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[4][3]~feeder_combout\);

-- Location: FF_X14_Y7_N19
\registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][3]~q\);

-- Location: LABCELL_X6_Y7_N42
\Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~7_combout\ = ( \registers[6][3]~q\ & ( \registers[4][3]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][3]~q\)))) ) ) ) # ( !\registers[6][3]~q\ & ( 
-- \registers[4][3]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[5][3]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][3]~q\)))) ) ) ) # ( \registers[6][3]~q\ & ( !\registers[4][3]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][3]~q\ & (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][3]~q\)))) ) ) ) # ( !\registers[6][3]~q\ & ( !\registers[4][3]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[5][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][3]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][3]~q\,
	datae => \ALT_INV_registers[6][3]~q\,
	dataf => \ALT_INV_registers[4][3]~q\,
	combout => \Mux28~7_combout\);

-- Location: FF_X13_Y9_N5
\registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][3]~q\);

-- Location: MLABCELL_X18_Y7_N48
\registers[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][3]~feeder_combout\ = ( \write_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[0][3]~feeder_combout\);

-- Location: FF_X18_Y7_N49
\registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][3]~q\);

-- Location: FF_X13_Y9_N44
\registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][3]~q\);

-- Location: FF_X13_Y9_N7
\registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][3]~q\);

-- Location: MLABCELL_X13_Y9_N6
\Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~8_combout\ = ( \registers[2][3]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[1][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][3]~q\))) ) ) ) # ( !\registers[2][3]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[1][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][3]~q\))) ) ) ) # ( \registers[2][3]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][3]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][3]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][3]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[0][3]~q\,
	datad => \ALT_INV_registers[3][3]~q\,
	datae => \ALT_INV_registers[2][3]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux28~8_combout\);

-- Location: LABCELL_X10_Y8_N0
\registers[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][3]~feeder_combout\ = \write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[12][3]~feeder_combout\);

-- Location: FF_X10_Y8_N1
\registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][3]~q\);

-- Location: FF_X16_Y7_N49
\registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][3]~q\);

-- Location: FF_X16_Y7_N44
\registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][3]~q\);

-- Location: FF_X16_Y7_N11
\registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][3]~q\);

-- Location: LABCELL_X16_Y7_N42
\Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~6_combout\ = ( \registers[14][3]~q\ & ( \registers[13][3]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[12][3]~q\)) # (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\registers[15][3]~q\)))) ) ) ) # ( 
-- !\registers[14][3]~q\ & ( \registers[13][3]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[12][3]~q\)) # (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\ & ((\registers[15][3]~q\)))) ) ) ) # ( \registers[14][3]~q\ & ( 
-- !\registers[13][3]~q\ & ( (!\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\ & (\registers[12][3]~q\))) # (\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\registers[15][3]~q\)))) ) ) ) # ( !\registers[14][3]~q\ & ( !\registers[13][3]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\ & (\registers[12][3]~q\))) # (\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\ & ((\registers[15][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[12][3]~q\,
	datad => \ALT_INV_registers[15][3]~q\,
	datae => \ALT_INV_registers[14][3]~q\,
	dataf => \ALT_INV_registers[13][3]~q\,
	combout => \Mux28~6_combout\);

-- Location: MLABCELL_X13_Y9_N0
\Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux28~6_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux28~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux28~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux28~7_combout\)) ) ) ) # ( 
-- !\read_reg1[3]~input_o\ & ( !\Mux28~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux28~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux28~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~7_combout\,
	datab => \ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux28~6_combout\,
	combout => \Mux28~9_combout\);

-- Location: FF_X12_Y7_N5
\registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][3]~q\);

-- Location: FF_X12_Y7_N44
\registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][3]~q\);

-- Location: FF_X12_Y7_N41
\registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][3]~q\);

-- Location: MLABCELL_X13_Y7_N36
\registers[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][3]~feeder_combout\ = ( \write_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[8][3]~feeder_combout\);

-- Location: FF_X13_Y7_N38
\registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][3]~q\);

-- Location: LABCELL_X12_Y7_N39
\Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~5_combout\ = ( \registers[10][3]~q\ & ( \registers[8][3]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][3]~q\)))) ) ) ) # ( !\registers[10][3]~q\ & ( 
-- \registers[8][3]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][3]~q\))))) ) ) ) # ( \registers[10][3]~q\ & ( 
-- !\registers[8][3]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][3]~q\))))) ) ) ) # ( !\registers[10][3]~q\ & ( 
-- !\registers[8][3]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[9][3]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][3]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[11][3]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][3]~q\,
	dataf => \ALT_INV_registers[8][3]~q\,
	combout => \Mux28~5_combout\);

-- Location: FF_X10_Y6_N2
\registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][3]~q\);

-- Location: FF_X10_Y6_N52
\registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][3]~q\);

-- Location: FF_X10_Y6_N26
\registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][3]~q\);

-- Location: LABCELL_X14_Y6_N3
\registers[21][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][3]~feeder_combout\ = \write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[21][3]~feeder_combout\);

-- Location: FF_X14_Y6_N4
\registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][3]~q\);

-- Location: LABCELL_X10_Y6_N24
\Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = ( \registers[25][3]~q\ & ( \registers[21][3]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[17][3]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[29][3]~q\))) ) ) ) # ( 
-- !\registers[25][3]~q\ & ( \registers[21][3]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[17][3]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[29][3]~q\))) ) ) ) # ( \registers[25][3]~q\ & ( 
-- !\registers[21][3]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[17][3]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[29][3]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[25][3]~q\ & ( !\registers[21][3]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[17][3]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[29][3]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][3]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[17][3]~q\,
	datae => \ALT_INV_registers[25][3]~q\,
	dataf => \ALT_INV_registers[21][3]~q\,
	combout => \Mux28~1_combout\);

-- Location: LABCELL_X10_Y5_N6
\registers[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][3]~feeder_combout\ = ( \write_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[19][3]~feeder_combout\);

-- Location: FF_X10_Y5_N8
\registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][3]~q\);

-- Location: MLABCELL_X13_Y5_N3
\registers[23][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][3]~feeder_combout\ = \write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[23][3]~feeder_combout\);

-- Location: FF_X13_Y5_N4
\registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][3]~q\);

-- Location: FF_X10_Y5_N44
\registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][3]~q\);

-- Location: FF_X7_Y5_N31
\registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][3]~q\);

-- Location: LABCELL_X7_Y5_N30
\Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = ( \registers[27][3]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & (\registers[23][3]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][3]~q\))) ) ) ) # ( !\registers[27][3]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[23][3]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][3]~q\))) ) ) ) # ( \registers[27][3]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[19][3]~q\) ) ) ) # ( !\registers[27][3]~q\ & ( 
-- !\read_reg1[2]~input_o\ & ( (\registers[19][3]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][3]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[23][3]~q\,
	datad => \ALT_INV_registers[31][3]~q\,
	datae => \ALT_INV_registers[27][3]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux28~3_combout\);

-- Location: FF_X9_Y6_N44
\registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][3]~q\);

-- Location: FF_X9_Y6_N32
\registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][3]~q\);

-- Location: FF_X9_Y6_N38
\registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][3]~q\);

-- Location: MLABCELL_X13_Y4_N51
\registers[18][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][3]~feeder_combout\ = ( \write_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[3]~input_o\,
	combout => \registers[18][3]~feeder_combout\);

-- Location: FF_X13_Y4_N52
\registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][3]~q\);

-- Location: MLABCELL_X9_Y6_N36
\Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = ( \registers[26][3]~q\ & ( \registers[18][3]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][3]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][3]~q\))) ) ) ) # ( !\registers[26][3]~q\ & ( 
-- \registers[18][3]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][3]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][3]~q\)))) ) ) ) # ( \registers[26][3]~q\ & ( 
-- !\registers[18][3]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][3]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][3]~q\)))) ) ) ) # ( !\registers[26][3]~q\ & ( 
-- !\registers[18][3]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][3]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][3]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[22][3]~q\,
	datae => \ALT_INV_registers[26][3]~q\,
	dataf => \ALT_INV_registers[18][3]~q\,
	combout => \Mux28~2_combout\);

-- Location: FF_X16_Y4_N43
\registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][3]~q\);

-- Location: FF_X14_Y5_N38
\registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][3]~q\);

-- Location: FF_X14_Y5_N32
\registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][3]~q\);

-- Location: FF_X14_Y5_N43
\registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[3]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][3]~q\);

-- Location: LABCELL_X14_Y5_N42
\Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = ( \registers[24][3]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[28][3]~q\) ) ) ) # ( !\registers[24][3]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[28][3]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[24][3]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[16][3]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][3]~q\)) ) ) ) # ( !\registers[24][3]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[16][3]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][3]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[20][3]~q\,
	datad => \ALT_INV_registers[16][3]~q\,
	datae => \ALT_INV_registers[24][3]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: LABCELL_X14_Y5_N33
\Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux28~0_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux28~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux28~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux28~0_combout\ & ( (!\read_reg1[0]~input_o\) 
-- # (\Mux28~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux28~0_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux28~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux28~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux28~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux28~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux28~1_combout\,
	datac => \ALT_INV_Mux28~3_combout\,
	datad => \ALT_INV_Mux28~2_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux28~0_combout\,
	combout => \Mux28~4_combout\);

-- Location: LABCELL_X14_Y5_N39
\Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~10_combout\ = ( \Mux28~4_combout\ & ( ((!\Mux31~6_combout\ & (\Mux28~9_combout\)) # (\Mux31~6_combout\ & ((\Mux28~5_combout\)))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux28~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- (\Mux28~9_combout\)) # (\Mux31~6_combout\ & ((\Mux28~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101111011111110010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_Mux28~9_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datad => \ALT_INV_Mux28~5_combout\,
	dataf => \ALT_INV_Mux28~4_combout\,
	combout => \Mux28~10_combout\);

-- Location: IOIBUF_X18_Y0_N35
\write_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(4),
	o => \write_data[4]~input_o\);

-- Location: LABCELL_X12_Y5_N0
\registers[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][4]~feeder_combout\ = \write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[9][4]~feeder_combout\);

-- Location: FF_X12_Y5_N1
\registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][4]~q\);

-- Location: LABCELL_X16_Y5_N39
\registers[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[8][4]~feeder_combout\);

-- Location: FF_X16_Y5_N41
\registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][4]~q\);

-- Location: FF_X16_Y5_N44
\registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][4]~q\);

-- Location: FF_X16_Y5_N19
\registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][4]~q\);

-- Location: LABCELL_X16_Y5_N42
\Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = ( \registers[10][4]~q\ & ( \registers[11][4]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[8][4]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][4]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][4]~q\ & ( 
-- \registers[11][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[8][4]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][4]~q\)))) # (\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\)) ) ) ) # ( \registers[10][4]~q\ & ( 
-- !\registers[11][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[8][4]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][4]~q\)))) # (\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\)) ) ) ) # ( !\registers[10][4]~q\ & ( 
-- !\registers[11][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[8][4]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[9][4]~q\,
	datad => \ALT_INV_registers[8][4]~q\,
	datae => \ALT_INV_registers[10][4]~q\,
	dataf => \ALT_INV_registers[11][4]~q\,
	combout => \Mux27~5_combout\);

-- Location: FF_X14_Y4_N50
\registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][4]~q\);

-- Location: LABCELL_X14_Y5_N18
\registers[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[20][4]~feeder_combout\);

-- Location: FF_X14_Y5_N20
\registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][4]~q\);

-- Location: LABCELL_X14_Y4_N9
\registers[16][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[16][4]~feeder_combout\);

-- Location: FF_X14_Y4_N11
\registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][4]~q\);

-- Location: FF_X14_Y4_N14
\registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][4]~q\);

-- Location: LABCELL_X14_Y4_N12
\Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = ( \registers[24][4]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[28][4]~q\) ) ) ) # ( !\registers[24][4]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[28][4]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[24][4]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[16][4]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][4]~q\)) ) ) ) # ( !\registers[24][4]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[16][4]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][4]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[20][4]~q\,
	datad => \ALT_INV_registers[16][4]~q\,
	datae => \ALT_INV_registers[24][4]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux27~0_combout\);

-- Location: FF_X13_Y5_N2
\registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][4]~q\);

-- Location: FF_X13_Y5_N14
\registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][4]~q\);

-- Location: FF_X13_Y5_N38
\registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][4]~q\);

-- Location: LABCELL_X10_Y5_N48
\registers[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[19][4]~feeder_combout\);

-- Location: FF_X10_Y5_N50
\registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][4]~q\);

-- Location: MLABCELL_X13_Y5_N36
\Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = ( \registers[27][4]~q\ & ( \registers[19][4]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[23][4]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][4]~q\)))) ) ) ) # ( !\registers[27][4]~q\ & ( 
-- \registers[19][4]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[23][4]~q\)))) # (\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & ((\registers[31][4]~q\)))) ) ) ) # ( \registers[27][4]~q\ & ( !\registers[19][4]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & (\registers[23][4]~q\))) # (\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[31][4]~q\)))) ) ) ) # ( !\registers[27][4]~q\ & ( !\registers[19][4]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[23][4]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[23][4]~q\,
	datad => \ALT_INV_registers[31][4]~q\,
	datae => \ALT_INV_registers[27][4]~q\,
	dataf => \ALT_INV_registers[19][4]~q\,
	combout => \Mux27~3_combout\);

-- Location: FF_X13_Y4_N29
\registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][4]~q\);

-- Location: FF_X13_Y8_N17
\registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][4]~q\);

-- Location: FF_X17_Y5_N2
\registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][4]~q\);

-- Location: FF_X17_Y5_N8
\registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][4]~q\);

-- Location: LABCELL_X17_Y5_N0
\Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = ( \registers[26][4]~q\ & ( \registers[30][4]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][4]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][4]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][4]~q\ & ( 
-- \registers[30][4]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[18][4]~q\ & ((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[22][4]~q\)))) ) ) ) # ( \registers[26][4]~q\ & ( !\registers[30][4]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[18][4]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[22][4]~q\ & !\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[26][4]~q\ & ( !\registers[30][4]~q\ & ( (!\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & (\registers[18][4]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][4]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[22][4]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][4]~q\,
	dataf => \ALT_INV_registers[30][4]~q\,
	combout => \Mux27~2_combout\);

-- Location: FF_X18_Y5_N43
\registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][4]~q\);

-- Location: FF_X18_Y5_N5
\registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][4]~q\);

-- Location: FF_X14_Y6_N53
\registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][4]~q\);

-- Location: FF_X18_Y5_N37
\registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][4]~q\);

-- Location: MLABCELL_X18_Y5_N36
\Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = ( \registers[25][4]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[29][4]~q\) ) ) ) # ( !\registers[25][4]~q\ & ( \read_reg1[3]~input_o\ & ( (\read_reg1[2]~input_o\ & \registers[29][4]~q\) ) ) ) # ( 
-- \registers[25][4]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & (\registers[17][4]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][4]~q\))) ) ) ) # ( !\registers[25][4]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- (\registers[17][4]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[29][4]~q\,
	datac => \ALT_INV_registers[17][4]~q\,
	datad => \ALT_INV_registers[21][4]~q\,
	datae => \ALT_INV_registers[25][4]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux27~1_combout\);

-- Location: MLABCELL_X18_Y5_N0
\Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = ( \Mux27~1_combout\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & ((\Mux27~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux27~3_combout\)) ) ) ) # ( !\Mux27~1_combout\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ 
-- & ((\Mux27~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux27~3_combout\)) ) ) ) # ( \Mux27~1_combout\ & ( !\read_reg1[1]~input_o\ & ( (\read_reg1[0]~input_o\) # (\Mux27~0_combout\) ) ) ) # ( !\Mux27~1_combout\ & ( !\read_reg1[1]~input_o\ & ( 
-- (\Mux27~0_combout\ & !\read_reg1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux27~0_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_Mux27~3_combout\,
	datad => \ALT_INV_Mux27~2_combout\,
	datae => \ALT_INV_Mux27~1_combout\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux27~4_combout\);

-- Location: LABCELL_X12_Y8_N48
\registers[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[13][4]~feeder_combout\);

-- Location: FF_X12_Y8_N49
\registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][4]~q\);

-- Location: FF_X16_Y8_N19
\registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][4]~q\);

-- Location: FF_X13_Y8_N55
\registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][4]~q\);

-- Location: FF_X13_Y8_N53
\registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][4]~q\);

-- Location: MLABCELL_X13_Y8_N54
\Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = ( \registers[14][4]~q\ & ( \registers[12][4]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[13][4]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][4]~q\)))) ) ) ) # ( !\registers[14][4]~q\ & ( 
-- \registers[12][4]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[13][4]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[15][4]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][4]~q\ & ( !\registers[12][4]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[13][4]~q\ & ((\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[15][4]~q\)))) ) ) ) # ( !\registers[14][4]~q\ & ( !\registers[12][4]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[13][4]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[13][4]~q\,
	datac => \ALT_INV_registers[15][4]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][4]~q\,
	dataf => \ALT_INV_registers[12][4]~q\,
	combout => \Mux27~6_combout\);

-- Location: FF_X14_Y8_N50
\registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][4]~q\);

-- Location: MLABCELL_X18_Y6_N39
\registers[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][4]~feeder_combout\ = ( \write_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[4]~input_o\,
	combout => \registers[4][4]~feeder_combout\);

-- Location: FF_X18_Y6_N41
\registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][4]~q\);

-- Location: FF_X14_Y8_N2
\registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][4]~q\);

-- Location: FF_X14_Y8_N56
\registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][4]~q\);

-- Location: LABCELL_X14_Y8_N54
\Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~7_combout\ = ( \registers[6][4]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[5][4]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][4]~q\))) ) ) ) # ( !\registers[6][4]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][4]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][4]~q\))) ) ) ) # ( \registers[6][4]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[4][4]~q\) ) ) ) # ( !\registers[6][4]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[4][4]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][4]~q\,
	datab => \ALT_INV_registers[4][4]~q\,
	datac => \ALT_INV_registers[7][4]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[6][4]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux27~7_combout\);

-- Location: FF_X17_Y8_N2
\registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][4]~q\);

-- Location: FF_X17_Y8_N44
\registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][4]~q\);

-- Location: FF_X17_Y9_N5
\registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][4]~q\);

-- Location: FF_X17_Y9_N41
\registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[4]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][4]~q\);

-- Location: LABCELL_X17_Y9_N3
\Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~8_combout\ = ( \registers[2][4]~q\ & ( \registers[3][4]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[0][4]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][4]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][4]~q\ & ( 
-- \registers[3][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][4]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][4]~q\))))) # (\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\)) ) ) ) # ( \registers[2][4]~q\ & ( 
-- !\registers[3][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][4]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][4]~q\))))) # (\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\)) ) ) ) # ( !\registers[2][4]~q\ & ( 
-- !\registers[3][4]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][4]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[0][4]~q\,
	datad => \ALT_INV_registers[1][4]~q\,
	datae => \ALT_INV_registers[2][4]~q\,
	dataf => \ALT_INV_registers[3][4]~q\,
	combout => \Mux27~8_combout\);

-- Location: LABCELL_X17_Y8_N42
\Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~9_combout\ = ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\Mux27~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux27~6_combout\)) ) ) # ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\Mux27~8_combout\))) # 
-- (\read_reg1[3]~input_o\ & (\Mux27~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux27~6_combout\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_Mux27~7_combout\,
	datad => \ALT_INV_Mux27~8_combout\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux27~9_combout\);

-- Location: LABCELL_X17_Y8_N0
\Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~10_combout\ = ( \Mux27~4_combout\ & ( \Mux27~9_combout\ & ( ((!\Mux31~6_combout\) # (\Mux27~5_combout\)) # (\read_reg1[4]~input_o\) ) ) ) # ( !\Mux27~4_combout\ & ( \Mux27~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\) # 
-- (\Mux27~5_combout\))) ) ) ) # ( \Mux27~4_combout\ & ( !\Mux27~9_combout\ & ( ((\Mux27~5_combout\ & \Mux31~6_combout\)) # (\read_reg1[4]~input_o\) ) ) ) # ( !\Mux27~4_combout\ & ( !\Mux27~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux27~5_combout\ & 
-- \Mux31~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011110100010101000101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux27~5_combout\,
	datac => \ALT_INV_Mux31~6_combout\,
	datae => \ALT_INV_Mux27~4_combout\,
	dataf => \ALT_INV_Mux27~9_combout\,
	combout => \Mux27~10_combout\);

-- Location: IOIBUF_X23_Y0_N58
\write_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(5),
	o => \write_data[5]~input_o\);

-- Location: FF_X17_Y6_N2
\registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][5]~q\);

-- Location: LABCELL_X16_Y6_N0
\registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][5]~feeder_combout\ = \write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[8][5]~feeder_combout\);

-- Location: FF_X16_Y6_N1
\registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][5]~q\);

-- Location: FF_X17_Y6_N8
\registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][5]~q\);

-- Location: FF_X17_Y6_N44
\registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][5]~q\);

-- Location: LABCELL_X17_Y6_N6
\Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~5_combout\ = ( \registers[10][5]~q\ & ( \registers[11][5]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][5]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][5]~q\ & ( 
-- \registers[11][5]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[8][5]~q\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[9][5]~q\))) ) ) ) # ( \registers[10][5]~q\ & ( !\registers[11][5]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[8][5]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[9][5]~q\ & (!\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[10][5]~q\ & ( !\registers[11][5]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][5]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[8][5]~q\,
	datae => \ALT_INV_registers[10][5]~q\,
	dataf => \ALT_INV_registers[11][5]~q\,
	combout => \Mux26~5_combout\);

-- Location: FF_X20_Y8_N14
\registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][5]~q\);

-- Location: FF_X12_Y8_N53
\registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][5]~q\);

-- Location: FF_X20_Y8_N37
\registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][5]~q\);

-- Location: LABCELL_X21_Y8_N51
\registers[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][5]~feeder_combout\ = \write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[12][5]~feeder_combout\);

-- Location: FF_X21_Y8_N53
\registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][5]~q\);

-- Location: LABCELL_X20_Y8_N36
\Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~6_combout\ = ( \registers[14][5]~q\ & ( \registers[12][5]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[13][5]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][5]~q\))) ) ) ) # ( !\registers[14][5]~q\ & ( 
-- \registers[12][5]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[13][5]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][5]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[14][5]~q\ & ( !\registers[12][5]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[13][5]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][5]~q\))) ) ) ) # ( !\registers[14][5]~q\ & ( !\registers[12][5]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[13][5]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[15][5]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[13][5]~q\,
	datae => \ALT_INV_registers[14][5]~q\,
	dataf => \ALT_INV_registers[12][5]~q\,
	combout => \Mux26~6_combout\);

-- Location: LABCELL_X20_Y7_N33
\registers[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][5]~feeder_combout\ = \write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[4][5]~feeder_combout\);

-- Location: FF_X20_Y7_N34
\registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][5]~q\);

-- Location: LABCELL_X14_Y8_N30
\registers[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[5][5]~feeder_combout\);

-- Location: FF_X14_Y8_N31
\registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][5]~q\);

-- Location: FF_X19_Y7_N14
\registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][5]~q\);

-- Location: FF_X19_Y7_N8
\registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][5]~q\);

-- Location: LABCELL_X19_Y7_N6
\Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~7_combout\ = ( \registers[6][5]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[5][5]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][5]~q\))) ) ) ) # ( !\registers[6][5]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][5]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][5]~q\))) ) ) ) # ( \registers[6][5]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[4][5]~q\) ) ) ) # ( !\registers[6][5]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[4][5]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][5]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[5][5]~q\,
	datad => \ALT_INV_registers[7][5]~q\,
	datae => \ALT_INV_registers[6][5]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux26~7_combout\);

-- Location: LABCELL_X20_Y9_N15
\registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[0][5]~feeder_combout\);

-- Location: FF_X20_Y9_N16
\registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][5]~q\);

-- Location: FF_X19_Y6_N43
\registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][5]~q\);

-- Location: FF_X19_Y6_N37
\registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][5]~q\);

-- Location: LABCELL_X19_Y6_N33
\registers[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[1][5]~feeder_combout\);

-- Location: FF_X19_Y6_N35
\registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][5]~q\);

-- Location: LABCELL_X19_Y6_N36
\Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~8_combout\ = ( \registers[2][5]~q\ & ( \registers[1][5]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][5]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\) # ((\registers[3][5]~q\)))) ) ) ) # ( 
-- !\registers[2][5]~q\ & ( \registers[1][5]~q\ & ( (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[0][5]~q\))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\) # ((\registers[3][5]~q\)))) ) ) ) # ( \registers[2][5]~q\ & ( 
-- !\registers[1][5]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][5]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (\read_reg1[1]~input_o\ & ((\registers[3][5]~q\)))) ) ) ) # ( !\registers[2][5]~q\ & ( !\registers[1][5]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[0][5]~q\))) # (\read_reg1[0]~input_o\ & (\read_reg1[1]~input_o\ & ((\registers[3][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[0][5]~q\,
	datad => \ALT_INV_registers[3][5]~q\,
	datae => \ALT_INV_registers[2][5]~q\,
	dataf => \ALT_INV_registers[1][5]~q\,
	combout => \Mux26~8_combout\);

-- Location: LABCELL_X19_Y8_N39
\Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~9_combout\ = ( \Mux26~8_combout\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\Mux26~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux26~6_combout\)) ) ) ) # ( !\Mux26~8_combout\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ 
-- & ((\Mux26~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux26~6_combout\)) ) ) ) # ( \Mux26~8_combout\ & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\) # (\Mux26~6_combout\) ) ) ) # ( !\Mux26~8_combout\ & ( !\read_reg1[2]~input_o\ & ( 
-- (\read_reg1[3]~input_o\ & \Mux26~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_Mux26~6_combout\,
	datac => \ALT_INV_Mux26~7_combout\,
	datae => \ALT_INV_Mux26~8_combout\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux26~9_combout\);

-- Location: LABCELL_X19_Y4_N33
\registers[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[18][5]~feeder_combout\);

-- Location: FF_X19_Y4_N35
\registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][5]~q\);

-- Location: FF_X16_Y3_N1
\registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][5]~q\);

-- Location: FF_X19_Y4_N8
\registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][5]~q\);

-- Location: FF_X19_Y4_N14
\registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][5]~q\);

-- Location: LABCELL_X19_Y4_N6
\Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = ( \registers[26][5]~q\ & ( \registers[30][5]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][5]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][5]~q\ & ( 
-- \registers[30][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][5]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[26][5]~q\ & ( 
-- !\registers[30][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][5]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[26][5]~q\ & ( 
-- !\registers[30][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][5]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[22][5]~q\,
	datae => \ALT_INV_registers[26][5]~q\,
	dataf => \ALT_INV_registers[30][5]~q\,
	combout => \Mux26~2_combout\);

-- Location: LABCELL_X20_Y4_N3
\registers[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[19][5]~feeder_combout\);

-- Location: FF_X20_Y4_N5
\registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][5]~q\);

-- Location: MLABCELL_X9_Y5_N48
\registers[23][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][5]~feeder_combout\ = \write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[23][5]~feeder_combout\);

-- Location: FF_X9_Y5_N49
\registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][5]~q\);

-- Location: FF_X20_Y4_N38
\registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][5]~q\);

-- Location: FF_X20_Y4_N13
\registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][5]~q\);

-- Location: LABCELL_X20_Y4_N36
\Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = ( \registers[27][5]~q\ & ( \registers[31][5]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[19][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][5]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][5]~q\ & ( 
-- \registers[31][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][5]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[27][5]~q\ & ( 
-- !\registers[31][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][5]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[27][5]~q\ & ( 
-- !\registers[31][5]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][5]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][5]~q\,
	datab => \ALT_INV_registers[23][5]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[27][5]~q\,
	dataf => \ALT_INV_registers[31][5]~q\,
	combout => \Mux26~3_combout\);

-- Location: FF_X18_Y6_N13
\registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][5]~q\);

-- Location: FF_X24_Y6_N44
\registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][5]~q\);

-- Location: FF_X24_Y6_N8
\registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][5]~q\);

-- Location: FF_X24_Y6_N32
\registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][5]~q\);

-- Location: LABCELL_X24_Y6_N6
\Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = ( \registers[25][5]~q\ & ( \registers[17][5]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][5]~q\)))) ) ) ) # ( !\registers[25][5]~q\ & ( 
-- \registers[17][5]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][5]~q\))))) ) ) ) # ( \registers[25][5]~q\ & ( 
-- !\registers[17][5]~q\ & ( (!\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][5]~q\))))) ) ) ) # ( !\registers[25][5]~q\ & ( 
-- !\registers[17][5]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[21][5]~q\,
	datad => \ALT_INV_registers[29][5]~q\,
	datae => \ALT_INV_registers[25][5]~q\,
	dataf => \ALT_INV_registers[17][5]~q\,
	combout => \Mux26~1_combout\);

-- Location: LABCELL_X20_Y6_N33
\registers[20][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[20][5]~feeder_combout\);

-- Location: FF_X20_Y6_N34
\registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][5]~q\);

-- Location: FF_X17_Y4_N44
\registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][5]~q\);

-- Location: FF_X17_Y4_N8
\registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[5]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][5]~q\);

-- Location: LABCELL_X20_Y6_N54
\registers[16][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][5]~feeder_combout\ = ( \write_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[5]~input_o\,
	combout => \registers[16][5]~feeder_combout\);

-- Location: FF_X20_Y6_N56
\registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][5]~q\);

-- Location: LABCELL_X17_Y4_N6
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \registers[24][5]~q\ & ( \registers[16][5]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][5]~q\)))) ) ) ) # ( !\registers[24][5]~q\ & ( 
-- \registers[16][5]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[20][5]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[28][5]~q\)))) ) ) ) # ( \registers[24][5]~q\ & ( !\registers[16][5]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[20][5]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][5]~q\)))) ) ) ) # ( !\registers[24][5]~q\ & ( !\registers[16][5]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[20][5]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][5]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[28][5]~q\,
	datae => \ALT_INV_registers[24][5]~q\,
	dataf => \ALT_INV_registers[16][5]~q\,
	combout => \Mux26~0_combout\);

-- Location: LABCELL_X19_Y8_N30
\Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = ( \Mux26~0_combout\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\Mux26~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux26~3_combout\)) ) ) ) # ( !\Mux26~0_combout\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ 
-- & ((\Mux26~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux26~3_combout\)) ) ) ) # ( \Mux26~0_combout\ & ( !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\) # (\Mux26~2_combout\) ) ) ) # ( !\Mux26~0_combout\ & ( !\read_reg1[0]~input_o\ & ( 
-- (\read_reg1[1]~input_o\ & \Mux26~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_Mux26~2_combout\,
	datac => \ALT_INV_Mux26~3_combout\,
	datad => \ALT_INV_Mux26~1_combout\,
	datae => \ALT_INV_Mux26~0_combout\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux26~4_combout\);

-- Location: LABCELL_X19_Y8_N42
\Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~10_combout\ = ( \Mux26~4_combout\ & ( ((!\Mux31~6_combout\ & ((\Mux26~9_combout\))) # (\Mux31~6_combout\ & (\Mux26~5_combout\))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux26~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- ((\Mux26~9_combout\))) # (\Mux31~6_combout\ & (\Mux26~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_Mux26~5_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datad => \ALT_INV_Mux26~9_combout\,
	dataf => \ALT_INV_Mux26~4_combout\,
	combout => \Mux26~10_combout\);

-- Location: IOIBUF_X0_Y18_N61
\write_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(6),
	o => \write_data[6]~input_o\);

-- Location: FF_X10_Y8_N20
\registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][6]~q\);

-- Location: FF_X10_Y9_N32
\registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][6]~q\);

-- Location: FF_X10_Y8_N44
\registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][6]~q\);

-- Location: FF_X10_Y8_N41
\registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][6]~q\);

-- Location: LABCELL_X10_Y8_N42
\Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~6_combout\ = ( \registers[14][6]~q\ & ( \registers[12][6]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[13][6]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][6]~q\))) ) ) ) # ( !\registers[14][6]~q\ & ( 
-- \registers[12][6]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][6]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][6]~q\)))) ) ) ) # ( \registers[14][6]~q\ & ( 
-- !\registers[12][6]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][6]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][6]~q\)))) ) ) ) # ( !\registers[14][6]~q\ & ( 
-- !\registers[12][6]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][6]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][6]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[13][6]~q\,
	datae => \ALT_INV_registers[14][6]~q\,
	dataf => \ALT_INV_registers[12][6]~q\,
	combout => \Mux25~6_combout\);

-- Location: FF_X9_Y8_N20
\registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][6]~q\);

-- Location: FF_X14_Y8_N52
\registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][6]~q\);

-- Location: FF_X14_Y7_N1
\registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][6]~q\);

-- Location: FF_X9_Y8_N44
\registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][6]~q\);

-- Location: MLABCELL_X9_Y8_N42
\Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~7_combout\ = ( \registers[6][6]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[7][6]~q\) ) ) ) # ( !\registers[6][6]~q\ & ( \read_reg1[1]~input_o\ & ( (\registers[7][6]~q\ & \read_reg1[0]~input_o\) ) ) ) # ( 
-- \registers[6][6]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & ((\registers[4][6]~q\))) # (\read_reg1[0]~input_o\ & (\registers[5][6]~q\)) ) ) ) # ( !\registers[6][6]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- ((\registers[4][6]~q\))) # (\read_reg1[0]~input_o\ & (\registers[5][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][6]~q\,
	datab => \ALT_INV_registers[5][6]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[4][6]~q\,
	datae => \ALT_INV_registers[6][6]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux25~7_combout\);

-- Location: FF_X9_Y7_N2
\registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][6]~q\);

-- Location: MLABCELL_X18_Y7_N51
\registers[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][6]~feeder_combout\ = ( \write_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[6]~input_o\,
	combout => \registers[0][6]~feeder_combout\);

-- Location: FF_X18_Y7_N52
\registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][6]~q\);

-- Location: FF_X9_Y7_N56
\registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][6]~q\);

-- Location: FF_X9_Y7_N53
\registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][6]~q\);

-- Location: MLABCELL_X9_Y7_N54
\Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~8_combout\ = ( \registers[2][6]~q\ & ( \registers[1][6]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[0][6]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[3][6]~q\))) ) ) ) # ( 
-- !\registers[2][6]~q\ & ( \registers[1][6]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[0][6]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[3][6]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][6]~q\ & ( 
-- !\registers[1][6]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[0][6]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[3][6]~q\))) ) ) ) # ( !\registers[2][6]~q\ & ( !\registers[1][6]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[0][6]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[3][6]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][6]~q\,
	datab => \ALT_INV_registers[0][6]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[2][6]~q\,
	dataf => \ALT_INV_registers[1][6]~q\,
	combout => \Mux25~8_combout\);

-- Location: LABCELL_X5_Y6_N39
\Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~9_combout\ = ( \Mux25~8_combout\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\Mux25~7_combout\)))) # (\read_reg1[3]~input_o\ & (\Mux25~6_combout\)) ) ) # ( !\Mux25~8_combout\ & ( (!\read_reg1[3]~input_o\ & 
-- (((\read_reg1[2]~input_o\ & \Mux25~7_combout\)))) # (\read_reg1[3]~input_o\ & (\Mux25~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011101100011011101100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_Mux25~6_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_Mux25~7_combout\,
	datae => \ALT_INV_Mux25~8_combout\,
	combout => \Mux25~9_combout\);

-- Location: LABCELL_X5_Y6_N3
\registers[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][6]~feeder_combout\ = ( \write_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[6]~input_o\,
	combout => \registers[21][6]~feeder_combout\);

-- Location: FF_X5_Y6_N5
\registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][6]~q\);

-- Location: FF_X6_Y6_N44
\registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][6]~q\);

-- Location: FF_X6_Y6_N37
\registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][6]~q\);

-- Location: FF_X10_Y6_N40
\registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][6]~q\);

-- Location: LABCELL_X6_Y6_N36
\Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = ( \registers[25][6]~q\ & ( \registers[17][6]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][6]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][6]~q\)))) ) ) ) # ( !\registers[25][6]~q\ & ( 
-- \registers[17][6]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[21][6]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[29][6]~q\)))) ) ) ) # ( \registers[25][6]~q\ & ( !\registers[17][6]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[21][6]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[29][6]~q\)))) ) ) ) # ( !\registers[25][6]~q\ & ( !\registers[17][6]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[21][6]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][6]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[29][6]~q\,
	datae => \ALT_INV_registers[25][6]~q\,
	dataf => \ALT_INV_registers[17][6]~q\,
	combout => \Mux25~1_combout\);

-- Location: FF_X7_Y6_N1
\registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][6]~q\);

-- Location: LABCELL_X7_Y6_N21
\registers[18][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][6]~feeder_combout\ = ( \write_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[6]~input_o\,
	combout => \registers[18][6]~feeder_combout\);

-- Location: FF_X7_Y6_N23
\registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][6]~q\);

-- Location: FF_X7_Y6_N56
\registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][6]~q\);

-- Location: MLABCELL_X9_Y6_N18
\registers[22][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][6]~feeder_combout\ = \write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[6]~input_o\,
	combout => \registers[22][6]~feeder_combout\);

-- Location: FF_X9_Y6_N19
\registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][6]~q\);

-- Location: LABCELL_X7_Y6_N54
\Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = ( \registers[26][6]~q\ & ( \registers[22][6]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][6]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][6]~q\))) ) ) ) # ( 
-- !\registers[26][6]~q\ & ( \registers[22][6]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][6]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][6]~q\))) ) ) ) # ( \registers[26][6]~q\ & ( 
-- !\registers[22][6]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][6]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[30][6]~q\ & ((\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[26][6]~q\ & ( !\registers[22][6]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[18][6]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[30][6]~q\ & ((\read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][6]~q\,
	datac => \ALT_INV_registers[18][6]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][6]~q\,
	dataf => \ALT_INV_registers[22][6]~q\,
	combout => \Mux25~2_combout\);

-- Location: FF_X7_Y5_N7
\registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][6]~q\);

-- Location: FF_X7_Y5_N49
\registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][6]~q\);

-- Location: FF_X7_Y5_N44
\registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][6]~q\);

-- Location: LABCELL_X10_Y5_N24
\registers[19][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][6]~feeder_combout\ = ( \write_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[6]~input_o\,
	combout => \registers[19][6]~feeder_combout\);

-- Location: FF_X10_Y5_N26
\registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][6]~q\);

-- Location: LABCELL_X7_Y5_N42
\Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = ( \registers[27][6]~q\ & ( \registers[19][6]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[23][6]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][6]~q\)))) ) ) ) # ( !\registers[27][6]~q\ & ( 
-- \registers[19][6]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[23][6]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[31][6]~q\)))) ) ) ) # ( \registers[27][6]~q\ & ( !\registers[19][6]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[23][6]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[31][6]~q\)))) ) ) ) # ( !\registers[27][6]~q\ & ( !\registers[19][6]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[23][6]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][6]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[31][6]~q\,
	datae => \ALT_INV_registers[27][6]~q\,
	dataf => \ALT_INV_registers[19][6]~q\,
	combout => \Mux25~3_combout\);

-- Location: FF_X7_Y7_N14
\registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][6]~q\);

-- Location: FF_X7_Y7_N41
\registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][6]~q\);

-- Location: FF_X6_Y6_N1
\registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][6]~q\);

-- Location: FF_X7_Y7_N19
\registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][6]~q\);

-- Location: LABCELL_X6_Y6_N0
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \registers[24][6]~q\ & ( \registers[28][6]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[16][6]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][6]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][6]~q\ & ( 
-- \registers[28][6]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][6]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][6]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[24][6]~q\ & ( 
-- !\registers[28][6]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][6]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][6]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[24][6]~q\ & ( 
-- !\registers[28][6]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][6]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][6]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[20][6]~q\,
	datae => \ALT_INV_registers[24][6]~q\,
	dataf => \ALT_INV_registers[28][6]~q\,
	combout => \Mux25~0_combout\);

-- Location: LABCELL_X6_Y6_N48
\Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = ( \Mux25~0_combout\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\Mux25~1_combout\)) # (\read_reg1[1]~input_o\ & ((\Mux25~3_combout\))) ) ) ) # ( !\Mux25~0_combout\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ 
-- & (\Mux25~1_combout\)) # (\read_reg1[1]~input_o\ & ((\Mux25~3_combout\))) ) ) ) # ( \Mux25~0_combout\ & ( !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\) # (\Mux25~2_combout\) ) ) ) # ( !\Mux25~0_combout\ & ( !\read_reg1[0]~input_o\ & ( 
-- (\Mux25~2_combout\ & \read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux25~1_combout\,
	datab => \ALT_INV_Mux25~2_combout\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_Mux25~3_combout\,
	datae => \ALT_INV_Mux25~0_combout\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux25~4_combout\);

-- Location: FF_X13_Y7_N53
\registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][6]~q\);

-- Location: FF_X12_Y5_N25
\registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][6]~q\);

-- Location: FF_X12_Y5_N20
\registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][6]~q\);

-- Location: FF_X13_Y7_N14
\registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[6]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][6]~q\);

-- Location: LABCELL_X12_Y5_N18
\Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~5_combout\ = ( \registers[9][6]~q\ & ( \registers[8][6]~q\ & ( (!\read_reg1[1]~input_o\) # ((!\read_reg1[0]~input_o\ & (\registers[10][6]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[11][6]~q\)))) ) ) ) # ( !\registers[9][6]~q\ & ( 
-- \registers[8][6]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[10][6]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[11][6]~q\)))) ) ) ) # ( \registers[9][6]~q\ & ( !\registers[8][6]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[10][6]~q\ & (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][6]~q\)))) ) ) ) # ( !\registers[9][6]~q\ & ( !\registers[8][6]~q\ & ( (\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[10][6]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[11][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[10][6]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[11][6]~q\,
	datae => \ALT_INV_registers[9][6]~q\,
	dataf => \ALT_INV_registers[8][6]~q\,
	combout => \Mux25~5_combout\);

-- Location: LABCELL_X6_Y6_N54
\Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~10_combout\ = ( \Mux25~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux25~9_combout\)) # (\Mux31~6_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux25~4_combout\)))) ) ) # ( !\Mux25~5_combout\ & ( (!\read_reg1[4]~input_o\ & (!\Mux31~6_combout\ & 
-- (\Mux25~9_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux25~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux25~9_combout\,
	datad => \ALT_INV_Mux25~4_combout\,
	dataf => \ALT_INV_Mux25~5_combout\,
	combout => \Mux25~10_combout\);

-- Location: IOIBUF_X33_Y0_N75
\write_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(7),
	o => \write_data[7]~input_o\);

-- Location: FF_X24_Y7_N35
\registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][7]~q\);

-- Location: FF_X25_Y7_N4
\registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][7]~q\);

-- Location: FF_X25_Y7_N43
\registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][7]~q\);

-- Location: FF_X25_Y7_N8
\registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][7]~q\);

-- Location: LABCELL_X25_Y7_N6
\Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~6_combout\ = ( \registers[14][7]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[13][7]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][7]~q\))) ) ) ) # ( !\registers[14][7]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[13][7]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][7]~q\))) ) ) ) # ( \registers[14][7]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[12][7]~q\) ) ) ) # ( !\registers[14][7]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[12][7]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][7]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[13][7]~q\,
	datad => \ALT_INV_registers[15][7]~q\,
	datae => \ALT_INV_registers[14][7]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux24~6_combout\);

-- Location: FF_X24_Y8_N5
\registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][7]~q\);

-- Location: LABCELL_X26_Y9_N33
\registers[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][7]~feeder_combout\ = \write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[5][7]~feeder_combout\);

-- Location: FF_X26_Y9_N34
\registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][7]~q\);

-- Location: FF_X24_Y8_N13
\registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][7]~q\);

-- Location: FF_X24_Y8_N8
\registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][7]~q\);

-- Location: LABCELL_X24_Y8_N6
\Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~7_combout\ = ( \registers[6][7]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[5][7]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][7]~q\))) ) ) ) # ( !\registers[6][7]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][7]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][7]~q\))) ) ) ) # ( \registers[6][7]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[4][7]~q\) ) ) ) # ( !\registers[6][7]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[4][7]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][7]~q\,
	datab => \ALT_INV_registers[5][7]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[7][7]~q\,
	datae => \ALT_INV_registers[6][7]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux24~7_combout\);

-- Location: FF_X29_Y9_N35
\registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][7]~q\);

-- Location: FF_X28_Y9_N44
\registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][7]~q\);

-- Location: FF_X28_Y9_N8
\registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][7]~q\);

-- Location: MLABCELL_X28_Y9_N30
\registers[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[1][7]~feeder_combout\);

-- Location: FF_X28_Y9_N32
\registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][7]~q\);

-- Location: MLABCELL_X28_Y9_N6
\Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~8_combout\ = ( \registers[2][7]~q\ & ( \registers[1][7]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[0][7]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[3][7]~q\)))) ) ) ) # ( 
-- !\registers[2][7]~q\ & ( \registers[1][7]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[0][7]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[3][7]~q\)))) ) ) ) # ( \registers[2][7]~q\ & ( 
-- !\registers[1][7]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[0][7]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[3][7]~q\)))) ) ) ) # ( !\registers[2][7]~q\ & ( !\registers[1][7]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[0][7]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[3][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][7]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[3][7]~q\,
	datae => \ALT_INV_registers[2][7]~q\,
	dataf => \ALT_INV_registers[1][7]~q\,
	combout => \Mux24~8_combout\);

-- Location: MLABCELL_X28_Y6_N6
\Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~9_combout\ = ( \Mux24~8_combout\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\Mux24~7_combout\)))) # (\read_reg1[3]~input_o\ & (\Mux24~6_combout\)) ) ) # ( !\Mux24~8_combout\ & ( (!\read_reg1[3]~input_o\ & 
-- (((\read_reg1[2]~input_o\ & \Mux24~7_combout\)))) # (\read_reg1[3]~input_o\ & (\Mux24~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111001111010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux24~6_combout\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_Mux24~7_combout\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux24~8_combout\,
	combout => \Mux24~9_combout\);

-- Location: FF_X28_Y8_N44
\registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][7]~q\);

-- Location: LABCELL_X26_Y8_N0
\registers[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[9][7]~feeder_combout\);

-- Location: FF_X26_Y8_N2
\registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][7]~q\);

-- Location: FF_X28_Y8_N38
\registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][7]~q\);

-- Location: MLABCELL_X28_Y8_N30
\registers[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[8][7]~feeder_combout\);

-- Location: FF_X28_Y8_N32
\registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][7]~q\);

-- Location: MLABCELL_X28_Y8_N36
\Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~5_combout\ = ( \registers[10][7]~q\ & ( \registers[8][7]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[9][7]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][7]~q\))) ) ) ) # ( !\registers[10][7]~q\ & ( 
-- \registers[8][7]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[9][7]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[11][7]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][7]~q\ & ( !\registers[8][7]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[9][7]~q\ & \read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][7]~q\))) ) ) ) # ( !\registers[10][7]~q\ & ( !\registers[8][7]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[9][7]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][7]~q\,
	datab => \ALT_INV_registers[9][7]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][7]~q\,
	dataf => \ALT_INV_registers[8][7]~q\,
	combout => \Mux24~5_combout\);

-- Location: FF_X32_Y7_N5
\registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][7]~q\);

-- Location: FF_X26_Y6_N14
\registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][7]~q\);

-- Location: FF_X26_Y6_N8
\registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][7]~q\);

-- Location: FF_X26_Y6_N32
\registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][7]~q\);

-- Location: LABCELL_X26_Y6_N6
\Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = ( \registers[26][7]~q\ & ( \registers[22][7]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][7]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][7]~q\)))) ) ) ) # ( 
-- !\registers[26][7]~q\ & ( \registers[22][7]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][7]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][7]~q\)))) ) ) ) # ( \registers[26][7]~q\ & ( 
-- !\registers[22][7]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[18][7]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][7]~q\)))) ) ) ) # ( !\registers[26][7]~q\ & ( !\registers[22][7]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[18][7]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][7]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[30][7]~q\,
	datae => \ALT_INV_registers[26][7]~q\,
	dataf => \ALT_INV_registers[22][7]~q\,
	combout => \Mux24~2_combout\);

-- Location: FF_X24_Y6_N49
\registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][7]~q\);

-- Location: FF_X28_Y6_N8
\registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][7]~q\);

-- Location: MLABCELL_X28_Y6_N33
\registers[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[17][7]~feeder_combout\);

-- Location: FF_X28_Y6_N35
\registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][7]~q\);

-- Location: FF_X28_Y6_N13
\registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][7]~q\);

-- Location: MLABCELL_X28_Y6_N12
\Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = ( \registers[25][7]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[21][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][7]~q\)) ) ) ) # ( !\registers[25][7]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[21][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][7]~q\)) ) ) ) # ( \registers[25][7]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[17][7]~q\) ) ) ) # ( !\registers[25][7]~q\ & ( 
-- !\read_reg1[2]~input_o\ & ( (\registers[17][7]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][7]~q\,
	datab => \ALT_INV_registers[21][7]~q\,
	datac => \ALT_INV_registers[17][7]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[25][7]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux24~1_combout\);

-- Location: MLABCELL_X28_Y7_N33
\registers[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[19][7]~feeder_combout\);

-- Location: FF_X28_Y7_N35
\registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][7]~q\);

-- Location: FF_X28_Y7_N14
\registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][7]~q\);

-- Location: FF_X28_Y7_N8
\registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][7]~q\);

-- Location: LABCELL_X31_Y7_N30
\registers[23][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][7]~feeder_combout\ = \write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[23][7]~feeder_combout\);

-- Location: FF_X31_Y7_N31
\registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][7]~q\);

-- Location: MLABCELL_X28_Y7_N6
\Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = ( \registers[27][7]~q\ & ( \registers[23][7]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[19][7]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[31][7]~q\)))) ) ) ) # ( 
-- !\registers[27][7]~q\ & ( \registers[23][7]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[19][7]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[31][7]~q\)))) ) ) ) # ( \registers[27][7]~q\ & ( 
-- !\registers[23][7]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[19][7]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[31][7]~q\)))) ) ) ) # ( !\registers[27][7]~q\ & ( !\registers[23][7]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[19][7]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[31][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][7]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[31][7]~q\,
	datae => \ALT_INV_registers[27][7]~q\,
	dataf => \ALT_INV_registers[23][7]~q\,
	combout => \Mux24~3_combout\);

-- Location: FF_X31_Y6_N14
\registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][7]~q\);

-- Location: LABCELL_X31_Y6_N3
\registers[20][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][7]~feeder_combout\ = \write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[20][7]~feeder_combout\);

-- Location: FF_X31_Y6_N5
\registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][7]~q\);

-- Location: FF_X31_Y6_N8
\registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[7]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][7]~q\);

-- Location: LABCELL_X32_Y6_N30
\registers[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][7]~feeder_combout\ = ( \write_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[7]~input_o\,
	combout => \registers[16][7]~feeder_combout\);

-- Location: FF_X32_Y6_N32
\registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][7]~q\);

-- Location: LABCELL_X31_Y6_N6
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( \registers[24][7]~q\ & ( \registers[16][7]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[20][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][7]~q\))) ) ) ) # ( !\registers[24][7]~q\ & ( 
-- \registers[16][7]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][7]~q\)))) ) ) ) # ( \registers[24][7]~q\ & ( 
-- !\registers[16][7]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][7]~q\)))) ) ) ) # ( !\registers[24][7]~q\ & ( 
-- !\registers[16][7]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][7]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][7]~q\,
	datac => \ALT_INV_registers[20][7]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[24][7]~q\,
	dataf => \ALT_INV_registers[16][7]~q\,
	combout => \Mux24~0_combout\);

-- Location: MLABCELL_X28_Y6_N48
\Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux24~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux24~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux24~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux24~0_combout\ & ( (!\read_reg1[0]~input_o\) 
-- # (\Mux24~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux24~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux24~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux24~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux24~0_combout\ & ( 
-- (\Mux24~1_combout\ & \read_reg1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux24~2_combout\,
	datab => \ALT_INV_Mux24~1_combout\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_Mux24~3_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux24~0_combout\,
	combout => \Mux24~4_combout\);

-- Location: MLABCELL_X28_Y6_N24
\Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~10_combout\ = ( \Mux24~4_combout\ & ( ((!\Mux31~6_combout\ & (\Mux24~9_combout\)) # (\Mux31~6_combout\ & ((\Mux24~5_combout\)))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux24~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- (\Mux24~9_combout\)) # (\Mux31~6_combout\ & ((\Mux24~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux24~9_combout\,
	datad => \ALT_INV_Mux24~5_combout\,
	dataf => \ALT_INV_Mux24~4_combout\,
	combout => \Mux24~10_combout\);

-- Location: IOIBUF_X10_Y0_N75
\write_data[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(8),
	o => \write_data[8]~input_o\);

-- Location: FF_X17_Y6_N5
\registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][8]~q\);

-- Location: LABCELL_X16_Y6_N3
\registers[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][8]~feeder_combout\ = \write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[8]~input_o\,
	combout => \registers[8][8]~feeder_combout\);

-- Location: FF_X16_Y6_N4
\registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][8]~q\);

-- Location: FF_X17_Y6_N49
\registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][8]~q\);

-- Location: FF_X17_Y6_N26
\registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][8]~q\);

-- Location: LABCELL_X17_Y6_N48
\Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = ( \registers[10][8]~q\ & ( \registers[11][8]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[8][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][8]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][8]~q\ & ( 
-- \registers[11][8]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[8][8]~q\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[9][8]~q\))) ) ) ) # ( \registers[10][8]~q\ & ( !\registers[11][8]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[8][8]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[9][8]~q\ & (!\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[10][8]~q\ & ( !\registers[11][8]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & ((\registers[8][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][8]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[8][8]~q\,
	datae => \ALT_INV_registers[10][8]~q\,
	dataf => \ALT_INV_registers[11][8]~q\,
	combout => \Mux23~5_combout\);

-- Location: FF_X19_Y4_N34
\registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][8]~q\);

-- Location: FF_X16_Y3_N37
\registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][8]~q\);

-- Location: FF_X17_Y5_N14
\registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][8]~q\);

-- Location: FF_X17_Y5_N20
\registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][8]~q\);

-- Location: LABCELL_X17_Y5_N12
\Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = ( \registers[26][8]~q\ & ( \registers[30][8]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][8]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][8]~q\ & ( 
-- \registers[30][8]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[18][8]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\registers[22][8]~q\) # (\read_reg1[3]~input_o\)))) ) ) ) # ( \registers[26][8]~q\ & ( !\registers[30][8]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[18][8]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[22][8]~q\)))) ) ) ) # ( !\registers[26][8]~q\ & ( !\registers[30][8]~q\ & ( (!\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & (\registers[18][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[18][8]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[22][8]~q\,
	datae => \ALT_INV_registers[26][8]~q\,
	dataf => \ALT_INV_registers[30][8]~q\,
	combout => \Mux23~2_combout\);

-- Location: LABCELL_X12_Y6_N0
\registers[17][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][8]~feeder_combout\ = ( \write_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[8]~input_o\,
	combout => \registers[17][8]~feeder_combout\);

-- Location: FF_X12_Y6_N1
\registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][8]~q\);

-- Location: MLABCELL_X18_Y6_N51
\registers[21][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][8]~feeder_combout\ = ( \write_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[8]~input_o\,
	combout => \registers[21][8]~feeder_combout\);

-- Location: FF_X18_Y6_N53
\registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][8]~q\);

-- Location: FF_X12_Y6_N38
\registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][8]~q\);

-- Location: FF_X12_Y6_N44
\registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][8]~q\);

-- Location: LABCELL_X12_Y6_N36
\Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = ( \registers[25][8]~q\ & ( \registers[29][8]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[17][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][8]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][8]~q\ & ( 
-- \registers[29][8]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][8]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[25][8]~q\ & ( 
-- !\registers[29][8]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][8]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[25][8]~q\ & ( 
-- !\registers[29][8]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][8]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][8]~q\,
	datab => \ALT_INV_registers[21][8]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[25][8]~q\,
	dataf => \ALT_INV_registers[29][8]~q\,
	combout => \Mux23~1_combout\);

-- Location: FF_X13_Y5_N31
\registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][8]~q\);

-- Location: FF_X13_Y5_N52
\registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][8]~q\);

-- Location: FF_X10_Y5_N1
\registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][8]~q\);

-- Location: FF_X13_Y5_N25
\registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][8]~q\);

-- Location: MLABCELL_X13_Y5_N24
\Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = ( \registers[27][8]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[23][8]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][8]~q\)) ) ) ) # ( !\registers[27][8]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[23][8]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][8]~q\)) ) ) ) # ( \registers[27][8]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[19][8]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][8]~q\ & ( 
-- !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[19][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][8]~q\,
	datab => \ALT_INV_registers[23][8]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[19][8]~q\,
	datae => \ALT_INV_registers[27][8]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux23~3_combout\);

-- Location: FF_X14_Y4_N7
\registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][8]~q\);

-- Location: FF_X17_Y4_N25
\registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][8]~q\);

-- Location: FF_X17_Y4_N20
\registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][8]~q\);

-- Location: FF_X17_Y4_N35
\registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][8]~q\);

-- Location: LABCELL_X17_Y4_N18
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( \registers[24][8]~q\ & ( \registers[20][8]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][8]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][8]~q\)))) ) ) ) # ( 
-- !\registers[24][8]~q\ & ( \registers[20][8]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][8]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[28][8]~q\)))) ) ) ) # ( \registers[24][8]~q\ & ( 
-- !\registers[20][8]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[16][8]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][8]~q\)))) ) ) ) # ( !\registers[24][8]~q\ & ( !\registers[20][8]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[16][8]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[28][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][8]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[28][8]~q\,
	datae => \ALT_INV_registers[24][8]~q\,
	dataf => \ALT_INV_registers[20][8]~q\,
	combout => \Mux23~0_combout\);

-- Location: LABCELL_X17_Y8_N36
\Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = ( \Mux23~3_combout\ & ( \Mux23~0_combout\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\Mux23~1_combout\)))) # (\read_reg1[1]~input_o\ & (((\Mux23~2_combout\)) # (\read_reg1[0]~input_o\))) ) ) ) # ( !\Mux23~3_combout\ 
-- & ( \Mux23~0_combout\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\Mux23~1_combout\)))) # (\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\ & (\Mux23~2_combout\))) ) ) ) # ( \Mux23~3_combout\ & ( !\Mux23~0_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\ & ((\Mux23~1_combout\)))) # (\read_reg1[1]~input_o\ & (((\Mux23~2_combout\)) # (\read_reg1[0]~input_o\))) ) ) ) # ( !\Mux23~3_combout\ & ( !\Mux23~0_combout\ & ( (!\read_reg1[1]~input_o\ & 
-- (\read_reg1[0]~input_o\ & ((\Mux23~1_combout\)))) # (\read_reg1[1]~input_o\ & (!\read_reg1[0]~input_o\ & (\Mux23~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_Mux23~2_combout\,
	datad => \ALT_INV_Mux23~1_combout\,
	datae => \ALT_INV_Mux23~3_combout\,
	dataf => \ALT_INV_Mux23~0_combout\,
	combout => \Mux23~4_combout\);

-- Location: FF_X19_Y7_N53
\registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][8]~q\);

-- Location: FF_X19_Y7_N2
\registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][8]~q\);

-- Location: FF_X19_Y7_N25
\registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][8]~q\);

-- Location: FF_X20_Y7_N35
\registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][8]~q\);

-- Location: LABCELL_X19_Y7_N24
\Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = ( \registers[6][8]~q\ & ( \registers[4][8]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][8]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][8]~q\)))) ) ) ) # ( !\registers[6][8]~q\ & ( 
-- \registers[4][8]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[5][8]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[7][8]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][8]~q\ & ( !\registers[4][8]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][8]~q\ & ((\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][8]~q\)))) ) ) ) # ( !\registers[6][8]~q\ & ( !\registers[4][8]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[5][8]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][8]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[7][8]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[6][8]~q\,
	dataf => \ALT_INV_registers[4][8]~q\,
	combout => \Mux23~7_combout\);

-- Location: LABCELL_X16_Y9_N33
\registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][8]~feeder_combout\ = ( \write_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[8]~input_o\,
	combout => \registers[12][8]~feeder_combout\);

-- Location: FF_X16_Y9_N35
\registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][8]~q\);

-- Location: FF_X12_Y8_N35
\registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][8]~q\);

-- Location: FF_X18_Y8_N8
\registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][8]~q\);

-- Location: FF_X18_Y8_N31
\registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][8]~q\);

-- Location: MLABCELL_X18_Y8_N30
\Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = ( \registers[14][8]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[13][8]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][8]~q\))) ) ) ) # ( !\registers[14][8]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[13][8]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][8]~q\))) ) ) ) # ( \registers[14][8]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[12][8]~q\) ) ) ) # ( !\registers[14][8]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[12][8]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][8]~q\,
	datab => \ALT_INV_registers[13][8]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][8]~q\,
	datae => \ALT_INV_registers[14][8]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux23~6_combout\);

-- Location: FF_X17_Y8_N38
\registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][8]~q\);

-- Location: FF_X17_Y8_N20
\registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][8]~q\);

-- Location: FF_X17_Y8_N25
\registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][8]~q\);

-- Location: FF_X18_Y8_N43
\registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[8]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][8]~q\);

-- Location: LABCELL_X17_Y8_N24
\Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~8_combout\ = ( \registers[2][8]~q\ & ( \registers[3][8]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][8]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][8]~q\ & ( 
-- \registers[3][8]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][8]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][8]~q\ & ( 
-- !\registers[3][8]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][8]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][8]~q\ & ( 
-- !\registers[3][8]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][8]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[1][8]~q\,
	datac => \ALT_INV_registers[0][8]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[2][8]~q\,
	dataf => \ALT_INV_registers[3][8]~q\,
	combout => \Mux23~8_combout\);

-- Location: LABCELL_X17_Y8_N30
\Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux23~8_combout\ & ( \Mux23~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux23~8_combout\ & ( (!\read_reg1[2]~input_o\) # (\Mux23~7_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux23~8_combout\ & 
-- ( \Mux23~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux23~8_combout\ & ( (\read_reg1[2]~input_o\ & \Mux23~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111110111011101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux23~7_combout\,
	datac => \ALT_INV_Mux23~6_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux23~8_combout\,
	combout => \Mux23~9_combout\);

-- Location: LABCELL_X17_Y8_N18
\Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~10_combout\ = ( \Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux23~5_combout\)) # (\read_reg1[4]~input_o\ & ((\Mux23~4_combout\))) ) ) # ( !\Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux23~9_combout\))) # (\read_reg1[4]~input_o\ & 
-- (\Mux23~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux23~5_combout\,
	datac => \ALT_INV_Mux23~4_combout\,
	datad => \ALT_INV_Mux23~9_combout\,
	dataf => \ALT_INV_Mux31~6_combout\,
	combout => \Mux23~10_combout\);

-- Location: IOIBUF_X11_Y0_N52
\write_data[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(9),
	o => \write_data[9]~input_o\);

-- Location: FF_X12_Y8_N8
\registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][9]~q\);

-- Location: FF_X12_Y8_N28
\registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][9]~q\);

-- Location: FF_X12_Y8_N2
\registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][9]~q\);

-- Location: FF_X13_Y8_N32
\registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][9]~q\);

-- Location: LABCELL_X12_Y8_N0
\Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~6_combout\ = ( \registers[14][9]~q\ & ( \registers[12][9]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[13][9]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][9]~q\))) ) ) ) # ( !\registers[14][9]~q\ & ( 
-- \registers[12][9]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[13][9]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][9]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[14][9]~q\ & ( !\registers[12][9]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[13][9]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][9]~q\))) ) ) ) # ( !\registers[14][9]~q\ & ( !\registers[12][9]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[13][9]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[15][9]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[13][9]~q\,
	datae => \ALT_INV_registers[14][9]~q\,
	dataf => \ALT_INV_registers[12][9]~q\,
	combout => \Mux22~6_combout\);

-- Location: LABCELL_X14_Y7_N21
\registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][9]~feeder_combout\ = \write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[4][9]~feeder_combout\);

-- Location: FF_X14_Y7_N22
\registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][9]~q\);

-- Location: FF_X14_Y8_N14
\registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][9]~q\);

-- Location: FF_X14_Y8_N38
\registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][9]~q\);

-- Location: LABCELL_X14_Y8_N51
\registers[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][9]~feeder_combout\ = ( \write_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[5][9]~feeder_combout\);

-- Location: FF_X14_Y8_N53
\registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][9]~q\);

-- Location: LABCELL_X14_Y8_N36
\Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~7_combout\ = ( \registers[6][9]~q\ & ( \registers[5][9]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[4][9]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[7][9]~q\)))) ) ) ) # ( 
-- !\registers[6][9]~q\ & ( \registers[5][9]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[4][9]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[7][9]~q\)))) ) ) ) # ( \registers[6][9]~q\ & ( 
-- !\registers[5][9]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[4][9]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[7][9]~q\)))) ) ) ) # ( !\registers[6][9]~q\ & ( !\registers[5][9]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[4][9]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[7][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[4][9]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[7][9]~q\,
	datae => \ALT_INV_registers[6][9]~q\,
	dataf => \ALT_INV_registers[5][9]~q\,
	combout => \Mux22~7_combout\);

-- Location: FF_X17_Y8_N14
\registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][9]~q\);

-- Location: LABCELL_X17_Y8_N9
\registers[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][9]~feeder_combout\ = \write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[0][9]~feeder_combout\);

-- Location: FF_X17_Y8_N10
\registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][9]~q\);

-- Location: FF_X17_Y7_N2
\registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][9]~q\);

-- Location: FF_X17_Y7_N8
\registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][9]~q\);

-- Location: LABCELL_X17_Y7_N0
\Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~8_combout\ = ( \registers[2][9]~q\ & ( \registers[3][9]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][9]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][9]~q\ & ( 
-- \registers[3][9]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][9]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][9]~q\ & ( 
-- !\registers[3][9]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][9]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][9]~q\ & ( 
-- !\registers[3][9]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[1][9]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[0][9]~q\,
	datae => \ALT_INV_registers[2][9]~q\,
	dataf => \ALT_INV_registers[3][9]~q\,
	combout => \Mux22~8_combout\);

-- Location: LABCELL_X16_Y7_N9
\Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~9_combout\ = ( \Mux22~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\Mux22~7_combout\)))) # (\read_reg1[3]~input_o\ & (((\Mux22~6_combout\)))) ) ) # ( !\Mux22~8_combout\ & ( (!\read_reg1[3]~input_o\ & 
-- (\read_reg1[2]~input_o\ & ((\Mux22~7_combout\)))) # (\read_reg1[3]~input_o\ & (((\Mux22~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111100010111100111100000011010001111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_Mux22~6_combout\,
	datad => \ALT_INV_Mux22~7_combout\,
	datae => \ALT_INV_Mux22~8_combout\,
	combout => \Mux22~9_combout\);

-- Location: FF_X14_Y6_N1
\registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][9]~q\);

-- Location: FF_X18_Y5_N32
\registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][9]~q\);

-- Location: FF_X18_Y5_N26
\registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][9]~q\);

-- Location: FF_X18_Y5_N50
\registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][9]~q\);

-- Location: MLABCELL_X18_Y5_N24
\Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = ( \registers[25][9]~q\ & ( \registers[17][9]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][9]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][9]~q\)))) ) ) ) # ( !\registers[25][9]~q\ & ( 
-- \registers[17][9]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[21][9]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[29][9]~q\)))) ) ) ) # ( \registers[25][9]~q\ & ( !\registers[17][9]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[21][9]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[29][9]~q\)))) ) ) ) # ( !\registers[25][9]~q\ & ( !\registers[17][9]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[21][9]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][9]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[29][9]~q\,
	datae => \ALT_INV_registers[25][9]~q\,
	dataf => \ALT_INV_registers[17][9]~q\,
	combout => \Mux22~1_combout\);

-- Location: LABCELL_X14_Y4_N57
\registers[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][9]~feeder_combout\ = ( \write_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[16][9]~feeder_combout\);

-- Location: FF_X14_Y4_N59
\registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][9]~q\);

-- Location: FF_X14_Y4_N38
\registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][9]~q\);

-- Location: FF_X14_Y4_N5
\registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][9]~q\);

-- Location: FF_X14_Y5_N58
\registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][9]~q\);

-- Location: LABCELL_X14_Y4_N3
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \registers[24][9]~q\ & ( \registers[20][9]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][9]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][9]~q\)))) ) ) ) # ( 
-- !\registers[24][9]~q\ & ( \registers[20][9]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[16][9]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[28][9]~q\)))) ) ) ) # ( \registers[24][9]~q\ & ( 
-- !\registers[20][9]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[16][9]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[28][9]~q\)))) ) ) ) # ( !\registers[24][9]~q\ & ( !\registers[20][9]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[16][9]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[28][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[16][9]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[28][9]~q\,
	datae => \ALT_INV_registers[24][9]~q\,
	dataf => \ALT_INV_registers[20][9]~q\,
	combout => \Mux22~0_combout\);

-- Location: FF_X13_Y5_N5
\registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][9]~q\);

-- Location: LABCELL_X10_Y5_N51
\registers[19][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][9]~feeder_combout\ = ( \write_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[19][9]~feeder_combout\);

-- Location: FF_X10_Y5_N53
\registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][9]~q\);

-- Location: FF_X13_Y5_N8
\registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][9]~q\);

-- Location: FF_X13_Y5_N44
\registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][9]~q\);

-- Location: MLABCELL_X13_Y5_N6
\Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = ( \registers[27][9]~q\ & ( \registers[31][9]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[19][9]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][9]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][9]~q\ & ( 
-- \registers[31][9]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[19][9]~q\)))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[23][9]~q\))) ) ) ) # ( \registers[27][9]~q\ & ( !\registers[31][9]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[19][9]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[23][9]~q\ & (!\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[27][9]~q\ & ( !\registers[31][9]~q\ & ( (!\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & ((\registers[19][9]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][9]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[19][9]~q\,
	datae => \ALT_INV_registers[27][9]~q\,
	dataf => \ALT_INV_registers[31][9]~q\,
	combout => \Mux22~3_combout\);

-- Location: MLABCELL_X13_Y4_N48
\registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][9]~feeder_combout\ = ( \write_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[18][9]~feeder_combout\);

-- Location: FF_X13_Y4_N49
\registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][9]~q\);

-- Location: LABCELL_X16_Y3_N45
\registers[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][9]~feeder_combout\ = ( \write_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[9]~input_o\,
	combout => \registers[22][9]~feeder_combout\);

-- Location: FF_X16_Y3_N47
\registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][9]~q\);

-- Location: FF_X17_Y5_N56
\registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][9]~q\);

-- Location: FF_X17_Y5_N32
\registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][9]~q\);

-- Location: LABCELL_X17_Y5_N54
\Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = ( \registers[26][9]~q\ & ( \registers[30][9]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][9]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][9]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][9]~q\ & ( 
-- \registers[30][9]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][9]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][9]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[26][9]~q\ & ( 
-- !\registers[30][9]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][9]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][9]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( !\registers[26][9]~q\ & ( 
-- !\registers[30][9]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[18][9]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][9]~q\,
	datab => \ALT_INV_registers[22][9]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[26][9]~q\,
	dataf => \ALT_INV_registers[30][9]~q\,
	combout => \Mux22~2_combout\);

-- Location: LABCELL_X12_Y5_N33
\Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = ( \Mux22~3_combout\ & ( \Mux22~2_combout\ & ( ((!\read_reg1[0]~input_o\ & ((\Mux22~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux22~1_combout\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\Mux22~3_combout\ & ( \Mux22~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux22~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux22~1_combout\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( \Mux22~3_combout\ & ( !\Mux22~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux22~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux22~1_combout\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( !\Mux22~3_combout\ & ( !\Mux22~2_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\Mux22~0_combout\))) # (\read_reg1[0]~input_o\ & (\Mux22~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux22~1_combout\,
	datab => \ALT_INV_Mux22~0_combout\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_Mux22~3_combout\,
	dataf => \ALT_INV_Mux22~2_combout\,
	combout => \Mux22~4_combout\);

-- Location: FF_X16_Y5_N7
\registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][9]~q\);

-- Location: FF_X12_Y7_N53
\registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][9]~q\);

-- Location: FF_X16_Y5_N29
\registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][9]~q\);

-- Location: FF_X16_Y5_N32
\registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[9]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][9]~q\);

-- Location: LABCELL_X16_Y5_N30
\Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~5_combout\ = ( \registers[10][9]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[11][9]~q\) ) ) ) # ( !\registers[10][9]~q\ & ( \read_reg1[1]~input_o\ & ( (\registers[11][9]~q\ & \read_reg1[0]~input_o\) ) ) ) # ( 
-- \registers[10][9]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & ((\registers[8][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][9]~q\)) ) ) ) # ( !\registers[10][9]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- ((\registers[8][9]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][9]~q\,
	datab => \ALT_INV_registers[9][9]~q\,
	datac => \ALT_INV_registers[8][9]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][9]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux22~5_combout\);

-- Location: MLABCELL_X13_Y7_N57
\Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~10_combout\ = ( \Mux22~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux22~9_combout\)) # (\Mux31~6_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux22~4_combout\)))) ) ) # ( !\Mux22~5_combout\ & ( (!\read_reg1[4]~input_o\ & (!\Mux31~6_combout\ & 
-- (\Mux22~9_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux22~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux22~9_combout\,
	datad => \ALT_INV_Mux22~4_combout\,
	dataf => \ALT_INV_Mux22~5_combout\,
	combout => \Mux22~10_combout\);

-- Location: IOIBUF_X25_Y0_N1
\write_data[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(10),
	o => \write_data[10]~input_o\);

-- Location: FF_X28_Y9_N50
\registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][10]~q\);

-- Location: FF_X29_Y9_N11
\registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][10]~q\);

-- Location: FF_X29_Y9_N44
\registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][10]~q\);

-- Location: FF_X29_Y9_N50
\registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][10]~q\);

-- Location: LABCELL_X29_Y9_N42
\Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~8_combout\ = ( \registers[2][10]~q\ & ( \registers[3][10]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][10]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][10]~q\ & ( 
-- \registers[3][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][10]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][10]~q\ & ( 
-- !\registers[3][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][10]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][10]~q\ & ( 
-- !\registers[3][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][10]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[0][10]~q\,
	datae => \ALT_INV_registers[2][10]~q\,
	dataf => \ALT_INV_registers[3][10]~q\,
	combout => \Mux21~8_combout\);

-- Location: LABCELL_X26_Y7_N33
\registers[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][10]~feeder_combout\ = ( \write_data[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[13][10]~feeder_combout\);

-- Location: FF_X26_Y7_N35
\registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][10]~q\);

-- Location: LABCELL_X24_Y7_N39
\registers[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][10]~feeder_combout\ = ( \write_data[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[12][10]~feeder_combout\);

-- Location: FF_X24_Y7_N41
\registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][10]~q\);

-- Location: FF_X26_Y7_N8
\registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][10]~q\);

-- Location: FF_X26_Y7_N44
\registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][10]~q\);

-- Location: LABCELL_X26_Y7_N6
\Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~6_combout\ = ( \registers[14][10]~q\ & ( \registers[15][10]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[12][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][10]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[14][10]~q\ & ( 
-- \registers[15][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[12][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][10]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][10]~q\ & 
-- ( !\registers[15][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[12][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][10]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( 
-- !\registers[14][10]~q\ & ( !\registers[15][10]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[12][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[13][10]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[12][10]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][10]~q\,
	dataf => \ALT_INV_registers[15][10]~q\,
	combout => \Mux21~6_combout\);

-- Location: FF_X26_Y9_N50
\registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][10]~q\);

-- Location: FF_X25_Y9_N35
\registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][10]~q\);

-- Location: FF_X26_Y9_N44
\registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][10]~q\);

-- Location: LABCELL_X26_Y9_N9
\registers[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][10]~feeder_combout\ = \write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[5][10]~feeder_combout\);

-- Location: FF_X26_Y9_N11
\registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][10]~q\);

-- Location: LABCELL_X26_Y9_N42
\Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~7_combout\ = ( \registers[6][10]~q\ & ( \registers[5][10]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][10]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][10]~q\))) ) ) ) # ( 
-- !\registers[6][10]~q\ & ( \registers[5][10]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][10]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][10]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][10]~q\ & ( 
-- !\registers[5][10]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][10]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][10]~q\))) ) ) ) # ( !\registers[6][10]~q\ & ( !\registers[5][10]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][10]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][10]~q\ & (\read_reg1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][10]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[4][10]~q\,
	datae => \ALT_INV_registers[6][10]~q\,
	dataf => \ALT_INV_registers[5][10]~q\,
	combout => \Mux21~7_combout\);

-- Location: MLABCELL_X28_Y6_N36
\Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~9_combout\ = ( \Mux21~7_combout\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\Mux21~8_combout\))) # (\read_reg1[3]~input_o\ & (((\Mux21~6_combout\)))) ) ) # ( !\Mux21~7_combout\ & ( (!\read_reg1[3]~input_o\ & (\Mux21~8_combout\ & 
-- (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\Mux21~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001111010000000100111101110000011111110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux21~8_combout\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_Mux21~6_combout\,
	dataf => \ALT_INV_Mux21~7_combout\,
	combout => \Mux21~9_combout\);

-- Location: FF_X28_Y5_N8
\registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][10]~q\);

-- Location: LABCELL_X24_Y5_N48
\registers[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][10]~feeder_combout\ = ( \write_data[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[22][10]~feeder_combout\);

-- Location: FF_X24_Y5_N49
\registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][10]~q\);

-- Location: LABCELL_X32_Y7_N6
\registers[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][10]~feeder_combout\ = ( \write_data[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[18][10]~feeder_combout\);

-- Location: FF_X32_Y7_N8
\registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][10]~q\);

-- Location: FF_X28_Y5_N2
\registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][10]~q\);

-- Location: MLABCELL_X28_Y5_N0
\Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = ( \registers[26][10]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[30][10]~q\) ) ) ) # ( !\registers[26][10]~q\ & ( \read_reg1[3]~input_o\ & ( (\read_reg1[2]~input_o\ & \registers[30][10]~q\) ) ) ) # ( 
-- \registers[26][10]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[18][10]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][10]~q\)) ) ) ) # ( !\registers[26][10]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[18][10]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][10]~q\,
	datac => \ALT_INV_registers[22][10]~q\,
	datad => \ALT_INV_registers[18][10]~q\,
	datae => \ALT_INV_registers[26][10]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux21~2_combout\);

-- Location: FF_X29_Y5_N38
\registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][10]~q\);

-- Location: FF_X28_Y6_N11
\registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][10]~q\);

-- Location: FF_X28_Y6_N53
\registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][10]~q\);

-- Location: FF_X29_Y5_N35
\registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][10]~q\);

-- Location: LABCELL_X29_Y5_N33
\Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = ( \registers[25][10]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[29][10]~q\) ) ) ) # ( !\registers[25][10]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[29][10]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[25][10]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[17][10]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][10]~q\)) ) ) ) # ( !\registers[25][10]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[17][10]~q\))) # (\read_reg1[2]~input_o\ & (\registers[21][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][10]~q\,
	datab => \ALT_INV_registers[21][10]~q\,
	datac => \ALT_INV_registers[17][10]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[25][10]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux21~1_combout\);

-- Location: FF_X31_Y6_N19
\registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][10]~q\);

-- Location: FF_X32_Y6_N14
\registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][10]~q\);

-- Location: FF_X32_Y6_N38
\registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][10]~q\);

-- Location: FF_X32_Y6_N35
\registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][10]~q\);

-- Location: LABCELL_X32_Y6_N36
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \registers[24][10]~q\ & ( \registers[16][10]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][10]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][10]~q\)))) ) ) ) # ( !\registers[24][10]~q\ & ( 
-- \registers[16][10]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][10]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][10]~q\))))) ) ) ) # ( \registers[24][10]~q\ & 
-- ( !\registers[16][10]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][10]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][10]~q\))))) ) ) ) # ( 
-- !\registers[24][10]~q\ & ( !\registers[16][10]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][10]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[20][10]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[28][10]~q\,
	datae => \ALT_INV_registers[24][10]~q\,
	dataf => \ALT_INV_registers[16][10]~q\,
	combout => \Mux21~0_combout\);

-- Location: FF_X28_Y7_N19
\registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][10]~q\);

-- Location: LABCELL_X31_Y7_N33
\registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][10]~feeder_combout\ = \write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[10]~input_o\,
	combout => \registers[23][10]~feeder_combout\);

-- Location: FF_X31_Y7_N35
\registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][10]~q\);

-- Location: FF_X31_Y7_N8
\registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][10]~q\);

-- Location: FF_X31_Y7_N44
\registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][10]~q\);

-- Location: LABCELL_X31_Y7_N6
\Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = ( \registers[27][10]~q\ & ( \registers[31][10]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[19][10]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][10]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][10]~q\ & ( 
-- \registers[31][10]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[19][10]~q\ & ((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[23][10]~q\)))) ) ) ) # ( \registers[27][10]~q\ & ( !\registers[31][10]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[19][10]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[23][10]~q\ & !\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[27][10]~q\ & ( !\registers[31][10]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[19][10]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[19][10]~q\,
	datac => \ALT_INV_registers[23][10]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][10]~q\,
	dataf => \ALT_INV_registers[31][10]~q\,
	combout => \Mux21~3_combout\);

-- Location: MLABCELL_X28_Y6_N0
\Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = ( \read_reg1[0]~input_o\ & ( \Mux21~3_combout\ & ( (\Mux21~1_combout\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\read_reg1[0]~input_o\ & ( \Mux21~3_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux21~0_combout\))) # (\read_reg1[1]~input_o\ & 
-- (\Mux21~2_combout\)) ) ) ) # ( \read_reg1[0]~input_o\ & ( !\Mux21~3_combout\ & ( (!\read_reg1[1]~input_o\ & \Mux21~1_combout\) ) ) ) # ( !\read_reg1[0]~input_o\ & ( !\Mux21~3_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux21~0_combout\))) # 
-- (\read_reg1[1]~input_o\ & (\Mux21~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux21~2_combout\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_Mux21~1_combout\,
	datad => \ALT_INV_Mux21~0_combout\,
	datae => \ALT_INV_read_reg1[0]~input_o\,
	dataf => \ALT_INV_Mux21~3_combout\,
	combout => \Mux21~4_combout\);

-- Location: FF_X29_Y8_N35
\registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][10]~q\);

-- Location: FF_X28_Y8_N49
\registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][10]~q\);

-- Location: FF_X29_Y8_N8
\registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][10]~q\);

-- Location: FF_X29_Y8_N13
\registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[10]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][10]~q\);

-- Location: LABCELL_X29_Y8_N6
\Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~5_combout\ = ( \registers[10][10]~q\ & ( \registers[11][10]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[8][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][10]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][10]~q\ & ( 
-- \registers[11][10]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[8][10]~q\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[9][10]~q\))) ) ) ) # ( \registers[10][10]~q\ & ( !\registers[11][10]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[8][10]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[9][10]~q\ & (!\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[10][10]~q\ & ( !\registers[11][10]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & ((\registers[8][10]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][10]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[8][10]~q\,
	datae => \ALT_INV_registers[10][10]~q\,
	dataf => \ALT_INV_registers[11][10]~q\,
	combout => \Mux21~5_combout\);

-- Location: MLABCELL_X28_Y6_N27
\Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~10_combout\ = ( \Mux21~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux21~9_combout\)) # (\Mux31~6_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux21~4_combout\)))) ) ) # ( !\Mux21~5_combout\ & ( (!\read_reg1[4]~input_o\ & (!\Mux31~6_combout\ & 
-- (\Mux21~9_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux21~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux21~9_combout\,
	datad => \ALT_INV_Mux21~4_combout\,
	dataf => \ALT_INV_Mux21~5_combout\,
	combout => \Mux21~10_combout\);

-- Location: IOIBUF_X19_Y0_N1
\write_data[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(11),
	o => \write_data[11]~input_o\);

-- Location: FF_X19_Y5_N38
\registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][11]~q\);

-- Location: MLABCELL_X13_Y5_N48
\registers[23][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][11]~feeder_combout\ = \write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[23][11]~feeder_combout\);

-- Location: FF_X13_Y5_N49
\registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][11]~q\);

-- Location: LABCELL_X10_Y5_N36
\registers[19][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[19][11]~feeder_combout\);

-- Location: FF_X10_Y5_N38
\registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][11]~q\);

-- Location: FF_X19_Y5_N32
\registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][11]~q\);

-- Location: LABCELL_X19_Y5_N30
\Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = ( \registers[27][11]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[31][11]~q\) ) ) ) # ( !\registers[27][11]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[31][11]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[27][11]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[19][11]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][11]~q\)) ) ) ) # ( !\registers[27][11]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[19][11]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][11]~q\,
	datab => \ALT_INV_registers[23][11]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[19][11]~q\,
	datae => \ALT_INV_registers[27][11]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux20~3_combout\);

-- Location: MLABCELL_X18_Y6_N30
\registers[22][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[22][11]~feeder_combout\);

-- Location: FF_X18_Y6_N31
\registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][11]~q\);

-- Location: LABCELL_X19_Y4_N21
\registers[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[18][11]~feeder_combout\);

-- Location: FF_X19_Y4_N22
\registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][11]~q\);

-- Location: FF_X17_Y5_N38
\registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][11]~q\);

-- Location: FF_X17_Y5_N44
\registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][11]~q\);

-- Location: LABCELL_X17_Y5_N36
\Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = ( \registers[26][11]~q\ & ( \registers[30][11]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[18][11]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][11]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][11]~q\ & ( 
-- \registers[30][11]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[18][11]~q\)))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[22][11]~q\))) ) ) ) # ( \registers[26][11]~q\ & ( !\registers[30][11]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[18][11]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[22][11]~q\ & (!\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[26][11]~q\ & ( !\registers[30][11]~q\ & ( (!\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & ((\registers[18][11]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[22][11]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[18][11]~q\,
	datae => \ALT_INV_registers[26][11]~q\,
	dataf => \ALT_INV_registers[30][11]~q\,
	combout => \Mux20~2_combout\);

-- Location: FF_X17_Y4_N2
\registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][11]~q\);

-- Location: FF_X17_Y4_N14
\registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][11]~q\);

-- Location: FF_X17_Y4_N38
\registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][11]~q\);

-- Location: LABCELL_X14_Y4_N54
\registers[16][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[16][11]~feeder_combout\);

-- Location: FF_X14_Y4_N55
\registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][11]~q\);

-- Location: LABCELL_X17_Y4_N36
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \registers[24][11]~q\ & ( \registers[16][11]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][11]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][11]~q\)))) ) ) ) # ( !\registers[24][11]~q\ & ( 
-- \registers[16][11]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][11]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][11]~q\))))) ) ) ) # ( \registers[24][11]~q\ & ( 
-- !\registers[16][11]~q\ & ( (!\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][11]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][11]~q\))))) ) ) ) # ( !\registers[24][11]~q\ & ( 
-- !\registers[16][11]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][11]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[20][11]~q\,
	datad => \ALT_INV_registers[28][11]~q\,
	datae => \ALT_INV_registers[24][11]~q\,
	dataf => \ALT_INV_registers[16][11]~q\,
	combout => \Mux20~0_combout\);

-- Location: FF_X18_Y5_N10
\registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][11]~q\);

-- Location: MLABCELL_X18_Y6_N24
\registers[21][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[21][11]~feeder_combout\);

-- Location: FF_X18_Y6_N26
\registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][11]~q\);

-- Location: FF_X18_Y5_N14
\registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][11]~q\);

-- Location: FF_X18_Y5_N19
\registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][11]~q\);

-- Location: MLABCELL_X18_Y5_N12
\Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = ( \registers[25][11]~q\ & ( \registers[29][11]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[17][11]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][11]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][11]~q\ & ( 
-- \registers[29][11]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & (\registers[17][11]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[21][11]~q\)) # (\read_reg1[3]~input_o\))) ) ) ) # ( \registers[25][11]~q\ & ( !\registers[29][11]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[17][11]~q\)) # (\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & ((\registers[21][11]~q\)))) ) ) ) # ( !\registers[25][11]~q\ & ( !\registers[29][11]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[17][11]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[17][11]~q\,
	datad => \ALT_INV_registers[21][11]~q\,
	datae => \ALT_INV_registers[25][11]~q\,
	dataf => \ALT_INV_registers[29][11]~q\,
	combout => \Mux20~1_combout\);

-- Location: MLABCELL_X18_Y5_N6
\Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = ( \Mux20~1_combout\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\) # (\Mux20~3_combout\) ) ) ) # ( !\Mux20~1_combout\ & ( \read_reg1[0]~input_o\ & ( (\Mux20~3_combout\ & \read_reg1[1]~input_o\) ) ) ) # ( \Mux20~1_combout\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\Mux20~0_combout\))) # (\read_reg1[1]~input_o\ & (\Mux20~2_combout\)) ) ) ) # ( !\Mux20~1_combout\ & ( !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\Mux20~0_combout\))) # 
-- (\read_reg1[1]~input_o\ & (\Mux20~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux20~3_combout\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_Mux20~2_combout\,
	datad => \ALT_INV_Mux20~0_combout\,
	datae => \ALT_INV_Mux20~1_combout\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux20~4_combout\);

-- Location: FF_X13_Y7_N35
\registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][11]~q\);

-- Location: FF_X17_Y6_N31
\registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][11]~q\);

-- Location: FF_X17_Y6_N14
\registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][11]~q\);

-- Location: FF_X17_Y6_N38
\registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][11]~q\);

-- Location: LABCELL_X17_Y6_N36
\Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~5_combout\ = ( \registers[10][11]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[9][11]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][11]~q\))) ) ) ) # ( !\registers[10][11]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[9][11]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][11]~q\))) ) ) ) # ( \registers[10][11]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[8][11]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][11]~q\ & 
-- ( !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[8][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[8][11]~q\,
	datac => \ALT_INV_registers[9][11]~q\,
	datad => \ALT_INV_registers[11][11]~q\,
	datae => \ALT_INV_registers[10][11]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux20~5_combout\);

-- Location: LABCELL_X17_Y8_N12
\registers[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[1][11]~feeder_combout\);

-- Location: FF_X17_Y8_N13
\registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][11]~q\);

-- Location: LABCELL_X17_Y8_N6
\registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[0][11]~feeder_combout\);

-- Location: FF_X17_Y8_N7
\registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][11]~q\);

-- Location: FF_X17_Y8_N49
\registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][11]~q\);

-- Location: FF_X18_Y8_N1
\registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][11]~q\);

-- Location: LABCELL_X17_Y8_N48
\Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~8_combout\ = ( \registers[2][11]~q\ & ( \registers[3][11]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][11]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][11]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][11]~q\ & ( 
-- \registers[3][11]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][11]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][11]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][11]~q\ & ( 
-- !\registers[3][11]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][11]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][11]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][11]~q\ & ( 
-- !\registers[3][11]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][11]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[1][11]~q\,
	datac => \ALT_INV_registers[0][11]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[2][11]~q\,
	dataf => \ALT_INV_registers[3][11]~q\,
	combout => \Mux20~8_combout\);

-- Location: FF_X19_Y7_N44
\registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][11]~q\);

-- Location: MLABCELL_X18_Y6_N6
\registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[4][11]~feeder_combout\);

-- Location: FF_X18_Y6_N8
\registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][11]~q\);

-- Location: FF_X19_Y7_N37
\registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][11]~q\);

-- Location: LABCELL_X19_Y7_N30
\registers[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][11]~feeder_combout\ = ( \write_data[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[11]~input_o\,
	combout => \registers[5][11]~feeder_combout\);

-- Location: FF_X19_Y7_N32
\registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][11]~q\);

-- Location: LABCELL_X19_Y7_N36
\Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~7_combout\ = ( \registers[6][11]~q\ & ( \registers[5][11]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][11]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][11]~q\))) ) ) ) # ( 
-- !\registers[6][11]~q\ & ( \registers[5][11]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][11]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][11]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][11]~q\ & ( 
-- !\registers[5][11]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][11]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][11]~q\))) ) ) ) # ( !\registers[6][11]~q\ & ( !\registers[5][11]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][11]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][11]~q\ & (\read_reg1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[7][11]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[4][11]~q\,
	datae => \ALT_INV_registers[6][11]~q\,
	dataf => \ALT_INV_registers[5][11]~q\,
	combout => \Mux20~7_combout\);

-- Location: FF_X16_Y9_N14
\registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][11]~q\);

-- Location: FF_X16_Y9_N38
\registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][11]~q\);

-- Location: FF_X18_Y8_N25
\registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][11]~q\);

-- Location: FF_X18_Y8_N20
\registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[11]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][11]~q\);

-- Location: MLABCELL_X18_Y8_N18
\Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~6_combout\ = ( \registers[14][11]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[13][11]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][11]~q\))) ) ) ) # ( !\registers[14][11]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[13][11]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][11]~q\))) ) ) ) # ( \registers[14][11]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[12][11]~q\) ) ) ) # ( !\registers[14][11]~q\ 
-- & ( !\read_reg1[0]~input_o\ & ( (\registers[12][11]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[13][11]~q\,
	datab => \ALT_INV_registers[12][11]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][11]~q\,
	datae => \ALT_INV_registers[14][11]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux20~6_combout\);

-- Location: LABCELL_X20_Y6_N39
\Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~9_combout\ = ( \Mux20~6_combout\ & ( ((!\read_reg1[2]~input_o\ & (\Mux20~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux20~7_combout\)))) # (\read_reg1[3]~input_o\) ) ) # ( !\Mux20~6_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ 
-- & (\Mux20~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux20~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_Mux20~8_combout\,
	datad => \ALT_INV_Mux20~7_combout\,
	dataf => \ALT_INV_Mux20~6_combout\,
	combout => \Mux20~9_combout\);

-- Location: LABCELL_X20_Y6_N30
\Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~10_combout\ = ( \Mux20~9_combout\ & ( (!\read_reg1[4]~input_o\ & (((!\Mux31~6_combout\) # (\Mux20~5_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux20~4_combout\)) ) ) # ( !\Mux20~9_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux20~5_combout\ & 
-- \Mux31~6_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux20~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux20~4_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux20~5_combout\,
	datad => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux20~9_combout\,
	combout => \Mux20~10_combout\);

-- Location: IOIBUF_X23_Y0_N92
\write_data[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(12),
	o => \write_data[12]~input_o\);

-- Location: FF_X24_Y5_N32
\registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][12]~q\);

-- Location: LABCELL_X19_Y4_N30
\registers[18][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][12]~feeder_combout\ = \write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[18][12]~feeder_combout\);

-- Location: FF_X19_Y4_N31
\registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][12]~q\);

-- Location: FF_X24_Y5_N29
\registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][12]~q\);

-- Location: LABCELL_X24_Y5_N51
\registers[22][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][12]~feeder_combout\ = ( \write_data[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[22][12]~feeder_combout\);

-- Location: FF_X24_Y5_N53
\registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][12]~q\);

-- Location: LABCELL_X24_Y5_N27
\Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = ( \registers[26][12]~q\ & ( \registers[22][12]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][12]~q\)) # (\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\) # ((\registers[30][12]~q\)))) ) ) ) # ( 
-- !\registers[26][12]~q\ & ( \registers[22][12]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & ((\registers[18][12]~q\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\) # ((\registers[30][12]~q\)))) ) ) ) # ( \registers[26][12]~q\ & ( 
-- !\registers[22][12]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][12]~q\)) # (\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\ & (\registers[30][12]~q\))) ) ) ) # ( !\registers[26][12]~q\ & ( !\registers[22][12]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & ((\registers[18][12]~q\)))) # (\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\ & (\registers[30][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[30][12]~q\,
	datad => \ALT_INV_registers[18][12]~q\,
	datae => \ALT_INV_registers[26][12]~q\,
	dataf => \ALT_INV_registers[22][12]~q\,
	combout => \Mux19~2_combout\);

-- Location: FF_X21_Y6_N25
\registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][12]~q\);

-- Location: FF_X25_Y5_N59
\registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][12]~q\);

-- Location: FF_X21_Y6_N20
\registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][12]~q\);

-- Location: FF_X25_Y5_N53
\registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][12]~q\);

-- Location: LABCELL_X21_Y6_N18
\Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = ( \registers[25][12]~q\ & ( \registers[17][12]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[21][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][12]~q\))) ) ) ) # ( !\registers[25][12]~q\ & ( 
-- \registers[17][12]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][12]~q\)))) ) ) ) # ( \registers[25][12]~q\ & 
-- ( !\registers[17][12]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][12]~q\)))) ) ) ) # ( 
-- !\registers[25][12]~q\ & ( !\registers[17][12]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][12]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[21][12]~q\,
	datae => \ALT_INV_registers[25][12]~q\,
	dataf => \ALT_INV_registers[17][12]~q\,
	combout => \Mux19~1_combout\);

-- Location: FF_X20_Y6_N58
\registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][12]~q\);

-- Location: FF_X26_Y4_N38
\registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][12]~q\);

-- Location: FF_X20_Y6_N35
\registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][12]~q\);

-- Location: FF_X26_Y4_N1
\registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][12]~q\);

-- Location: LABCELL_X26_Y4_N0
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \registers[24][12]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[20][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][12]~q\)) ) ) ) # ( !\registers[24][12]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[20][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][12]~q\)) ) ) ) # ( \registers[24][12]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[16][12]~q\) ) ) ) # ( !\registers[24][12]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (\registers[16][12]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][12]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[28][12]~q\,
	datad => \ALT_INV_registers[20][12]~q\,
	datae => \ALT_INV_registers[24][12]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: FF_X19_Y5_N20
\registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][12]~q\);

-- Location: LABCELL_X20_Y5_N6
\registers[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][12]~feeder_combout\ = \write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[23][12]~feeder_combout\);

-- Location: FF_X20_Y5_N8
\registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][12]~q\);

-- Location: LABCELL_X20_Y5_N42
\registers[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][12]~feeder_combout\ = ( \write_data[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[19][12]~feeder_combout\);

-- Location: FF_X20_Y5_N43
\registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][12]~q\);

-- Location: FF_X19_Y5_N14
\registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][12]~q\);

-- Location: LABCELL_X19_Y5_N12
\Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = ( \registers[27][12]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[23][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][12]~q\)) ) ) ) # ( !\registers[27][12]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[23][12]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][12]~q\)) ) ) ) # ( \registers[27][12]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[19][12]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][12]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[19][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][12]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[23][12]~q\,
	datad => \ALT_INV_registers[19][12]~q\,
	datae => \ALT_INV_registers[27][12]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux19~3_combout\);

-- Location: LABCELL_X26_Y4_N45
\Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = ( \Mux19~0_combout\ & ( \Mux19~3_combout\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\Mux19~2_combout\))) # (\read_reg1[0]~input_o\ & (((\Mux19~1_combout\) # (\read_reg1[1]~input_o\)))) ) ) ) # ( !\Mux19~0_combout\ 
-- & ( \Mux19~3_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux19~2_combout\ & (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\Mux19~1_combout\) # (\read_reg1[1]~input_o\)))) ) ) ) # ( \Mux19~0_combout\ & ( !\Mux19~3_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\Mux19~2_combout\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \Mux19~1_combout\)))) ) ) ) # ( !\Mux19~0_combout\ & ( !\Mux19~3_combout\ & ( (!\read_reg1[0]~input_o\ & 
-- (\Mux19~2_combout\ & (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \Mux19~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux19~2_combout\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_Mux19~1_combout\,
	datae => \ALT_INV_Mux19~0_combout\,
	dataf => \ALT_INV_Mux19~3_combout\,
	combout => \Mux19~4_combout\);

-- Location: FF_X28_Y8_N2
\registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][12]~q\);

-- Location: LABCELL_X26_Y8_N39
\registers[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][12]~feeder_combout\ = ( \write_data[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[9][12]~feeder_combout\);

-- Location: FF_X26_Y8_N41
\registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][12]~q\);

-- Location: FF_X28_Y8_N25
\registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][12]~q\);

-- Location: MLABCELL_X28_Y8_N33
\registers[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][12]~feeder_combout\ = \write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[8][12]~feeder_combout\);

-- Location: FF_X28_Y8_N35
\registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][12]~q\);

-- Location: MLABCELL_X28_Y8_N24
\Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~5_combout\ = ( \registers[10][12]~q\ & ( \registers[8][12]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[9][12]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][12]~q\))) ) ) ) # ( !\registers[10][12]~q\ & ( 
-- \registers[8][12]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][12]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][12]~q\)))) ) ) ) # ( \registers[10][12]~q\ & ( 
-- !\registers[8][12]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][12]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][12]~q\)))) ) ) ) # ( !\registers[10][12]~q\ & 
-- ( !\registers[8][12]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][12]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][12]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[9][12]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][12]~q\,
	dataf => \ALT_INV_registers[8][12]~q\,
	combout => \Mux19~5_combout\);

-- Location: FF_X21_Y7_N5
\registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][12]~q\);

-- Location: FF_X21_Y7_N44
\registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][12]~q\);

-- Location: FF_X21_Y7_N37
\registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][12]~q\);

-- Location: FF_X24_Y8_N22
\registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][12]~q\);

-- Location: LABCELL_X21_Y7_N36
\Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~7_combout\ = ( \registers[6][12]~q\ & ( \registers[4][12]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][12]~q\)))) ) ) ) # ( !\registers[6][12]~q\ & ( 
-- \registers[4][12]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[5][12]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][12]~q\)))) ) ) ) # ( \registers[6][12]~q\ & ( !\registers[4][12]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][12]~q\ & (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][12]~q\)))) ) ) ) # ( !\registers[6][12]~q\ & ( !\registers[4][12]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[5][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][12]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][12]~q\,
	datae => \ALT_INV_registers[6][12]~q\,
	dataf => \ALT_INV_registers[4][12]~q\,
	combout => \Mux19~7_combout\);

-- Location: FF_X20_Y9_N53
\registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][12]~q\);

-- Location: FF_X18_Y7_N56
\registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][12]~q\);

-- Location: FF_X20_Y9_N56
\registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][12]~q\);

-- Location: FF_X19_Y9_N34
\registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][12]~q\);

-- Location: LABCELL_X20_Y9_N54
\Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~8_combout\ = ( \registers[2][12]~q\ & ( \registers[3][12]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][12]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][12]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][12]~q\ & ( 
-- \registers[3][12]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][12]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][12]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][12]~q\ & ( 
-- !\registers[3][12]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][12]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][12]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][12]~q\ & ( 
-- !\registers[3][12]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][12]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][12]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[0][12]~q\,
	datae => \ALT_INV_registers[2][12]~q\,
	dataf => \ALT_INV_registers[3][12]~q\,
	combout => \Mux19~8_combout\);

-- Location: LABCELL_X20_Y8_N3
\registers[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][12]~feeder_combout\ = \write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[12]~input_o\,
	combout => \registers[13][12]~feeder_combout\);

-- Location: FF_X20_Y8_N4
\registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][12]~q\);

-- Location: FF_X21_Y8_N2
\registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][12]~q\);

-- Location: FF_X21_Y8_N25
\registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][12]~q\);

-- Location: FF_X21_Y8_N50
\registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[12]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][12]~q\);

-- Location: LABCELL_X21_Y8_N24
\Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~6_combout\ = ( \registers[14][12]~q\ & ( \registers[12][12]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[13][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][12]~q\)))) ) ) ) # ( !\registers[14][12]~q\ & ( 
-- \registers[12][12]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][12]~q\))))) ) ) ) # ( \registers[14][12]~q\ & 
-- ( !\registers[12][12]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][12]~q\))))) ) ) ) # ( 
-- !\registers[14][12]~q\ & ( !\registers[12][12]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[13][12]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[13][12]~q\,
	datac => \ALT_INV_registers[15][12]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][12]~q\,
	dataf => \ALT_INV_registers[12][12]~q\,
	combout => \Mux19~6_combout\);

-- Location: LABCELL_X21_Y8_N48
\Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~9_combout\ = ( \Mux19~6_combout\ & ( ((!\read_reg1[2]~input_o\ & ((\Mux19~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux19~7_combout\))) # (\read_reg1[3]~input_o\) ) ) # ( !\Mux19~6_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ 
-- & ((\Mux19~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux19~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux19~7_combout\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_Mux19~8_combout\,
	dataf => \ALT_INV_Mux19~6_combout\,
	combout => \Mux19~9_combout\);

-- Location: LABCELL_X21_Y8_N36
\Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~10_combout\ = ( \Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux19~5_combout\))) # (\read_reg1[4]~input_o\ & (\Mux19~4_combout\)) ) ) # ( !\Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux19~9_combout\))) # (\read_reg1[4]~input_o\ & 
-- (\Mux19~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux19~4_combout\,
	datac => \ALT_INV_Mux19~5_combout\,
	datad => \ALT_INV_Mux19~9_combout\,
	dataf => \ALT_INV_Mux31~6_combout\,
	combout => \Mux19~10_combout\);

-- Location: IOIBUF_X18_Y0_N52
\write_data[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(13),
	o => \write_data[13]~input_o\);

-- Location: LABCELL_X19_Y5_N54
\registers[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[8][13]~feeder_combout\);

-- Location: FF_X19_Y5_N55
\registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][13]~q\);

-- Location: FF_X16_Y6_N44
\registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][13]~q\);

-- Location: FF_X16_Y6_N38
\registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][13]~q\);

-- Location: LABCELL_X26_Y8_N45
\registers[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[9][13]~feeder_combout\);

-- Location: FF_X26_Y8_N47
\registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][13]~q\);

-- Location: LABCELL_X16_Y6_N36
\Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = ( \registers[10][13]~q\ & ( \registers[9][13]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[8][13]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\) # ((\registers[11][13]~q\)))) ) ) ) # ( 
-- !\registers[10][13]~q\ & ( \registers[9][13]~q\ & ( (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[8][13]~q\))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\) # ((\registers[11][13]~q\)))) ) ) ) # ( \registers[10][13]~q\ & ( 
-- !\registers[9][13]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[8][13]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (\read_reg1[1]~input_o\ & ((\registers[11][13]~q\)))) ) ) ) # ( !\registers[10][13]~q\ & ( !\registers[9][13]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[8][13]~q\))) # (\read_reg1[0]~input_o\ & (\read_reg1[1]~input_o\ & ((\registers[11][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[8][13]~q\,
	datad => \ALT_INV_registers[11][13]~q\,
	datae => \ALT_INV_registers[10][13]~q\,
	dataf => \ALT_INV_registers[9][13]~q\,
	combout => \Mux18~5_combout\);

-- Location: LABCELL_X20_Y5_N24
\registers[23][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[23][13]~feeder_combout\);

-- Location: FF_X20_Y5_N26
\registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][13]~q\);

-- Location: LABCELL_X20_Y5_N21
\registers[19][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[19][13]~feeder_combout\);

-- Location: FF_X20_Y5_N22
\registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][13]~q\);

-- Location: FF_X20_Y4_N56
\registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][13]~q\);

-- Location: FF_X20_Y4_N20
\registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][13]~q\);

-- Location: LABCELL_X20_Y4_N18
\Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = ( \registers[27][13]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[31][13]~q\) ) ) ) # ( !\registers[27][13]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[31][13]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[27][13]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[19][13]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][13]~q\)) ) ) ) # ( !\registers[27][13]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[19][13]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][13]~q\,
	datab => \ALT_INV_registers[19][13]~q\,
	datac => \ALT_INV_registers[31][13]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[27][13]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux18~3_combout\);

-- Location: LABCELL_X17_Y4_N0
\registers[20][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][13]~feeder_combout\ = \write_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[20][13]~feeder_combout\);

-- Location: FF_X17_Y4_N1
\registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][13]~q\);

-- Location: FF_X23_Y4_N8
\registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][13]~q\);

-- Location: FF_X23_Y4_N32
\registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][13]~q\);

-- Location: FF_X24_Y4_N35
\registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][13]~q\);

-- Location: MLABCELL_X23_Y4_N30
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \registers[24][13]~q\ & ( \registers[16][13]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][13]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][13]~q\)))) ) ) ) # ( !\registers[24][13]~q\ & ( 
-- \registers[16][13]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][13]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][13]~q\))))) ) ) ) # ( \registers[24][13]~q\ & 
-- ( !\registers[16][13]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][13]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][13]~q\))))) ) ) ) # ( 
-- !\registers[24][13]~q\ & ( !\registers[16][13]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][13]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[20][13]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[28][13]~q\,
	datae => \ALT_INV_registers[24][13]~q\,
	dataf => \ALT_INV_registers[16][13]~q\,
	combout => \Mux18~0_combout\);

-- Location: FF_X24_Y6_N2
\registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][13]~q\);

-- Location: FF_X25_Y5_N38
\registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][13]~q\);

-- Location: FF_X25_Y5_N2
\registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][13]~q\);

-- Location: FF_X24_Y6_N56
\registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][13]~q\);

-- Location: LABCELL_X24_Y6_N54
\Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = ( \registers[25][13]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[21][13]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][13]~q\)) ) ) ) # ( !\registers[25][13]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[21][13]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][13]~q\)) ) ) ) # ( \registers[25][13]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[17][13]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][13]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[17][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][13]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[21][13]~q\,
	datad => \ALT_INV_registers[17][13]~q\,
	datae => \ALT_INV_registers[25][13]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux18~1_combout\);

-- Location: FF_X19_Y4_N2
\registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][13]~q\);

-- Location: LABCELL_X16_Y3_N48
\registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[22][13]~feeder_combout\);

-- Location: FF_X16_Y3_N50
\registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][13]~q\);

-- Location: FF_X19_Y4_N56
\registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][13]~q\);

-- Location: FF_X19_Y4_N20
\registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][13]~q\);

-- Location: LABCELL_X19_Y4_N54
\Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = ( \registers[26][13]~q\ & ( \registers[18][13]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][13]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][13]~q\))) ) ) ) # ( !\registers[26][13]~q\ & ( 
-- \registers[18][13]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[22][13]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][13]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][13]~q\ & ( !\registers[18][13]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[22][13]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][13]~q\))) ) ) ) # ( !\registers[26][13]~q\ & ( !\registers[18][13]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[22][13]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][13]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[22][13]~q\,
	datae => \ALT_INV_registers[26][13]~q\,
	dataf => \ALT_INV_registers[18][13]~q\,
	combout => \Mux18~2_combout\);

-- Location: LABCELL_X20_Y5_N30
\Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux18~2_combout\ & ( (!\read_reg1[0]~input_o\) # (\Mux18~3_combout\) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux18~2_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux18~0_combout\)) # (\read_reg1[0]~input_o\ & 
-- ((\Mux18~1_combout\))) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux18~2_combout\ & ( (\read_reg1[0]~input_o\ & \Mux18~3_combout\) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux18~2_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux18~0_combout\)) # 
-- (\read_reg1[0]~input_o\ & ((\Mux18~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux18~3_combout\,
	datac => \ALT_INV_Mux18~0_combout\,
	datad => \ALT_INV_Mux18~1_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux18~2_combout\,
	combout => \Mux18~4_combout\);

-- Location: FF_X21_Y9_N7
\registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][13]~q\);

-- Location: LABCELL_X21_Y8_N15
\registers[12][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[12][13]~feeder_combout\);

-- Location: FF_X21_Y8_N17
\registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][13]~q\);

-- Location: FF_X21_Y9_N32
\registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][13]~q\);

-- Location: FF_X20_Y8_N52
\registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][13]~q\);

-- Location: LABCELL_X21_Y9_N30
\Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = ( \registers[14][13]~q\ & ( \registers[13][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][13]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][13]~q\))) ) ) ) # ( 
-- !\registers[14][13]~q\ & ( \registers[13][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][13]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][13]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][13]~q\ & ( 
-- !\registers[13][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[12][13]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][13]~q\))) ) ) ) # ( !\registers[14][13]~q\ & ( !\registers[13][13]~q\ & 
-- ( (!\read_reg1[1]~input_o\ & (((\registers[12][13]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[15][13]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][13]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[12][13]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][13]~q\,
	dataf => \ALT_INV_registers[13][13]~q\,
	combout => \Mux18~6_combout\);

-- Location: FF_X21_Y9_N43
\registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][13]~q\);

-- Location: FF_X20_Y9_N8
\registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][13]~q\);

-- Location: FF_X20_Y9_N43
\registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][13]~q\);

-- Location: FF_X20_Y9_N32
\registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][13]~q\);

-- Location: LABCELL_X20_Y9_N42
\Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~8_combout\ = ( \registers[2][13]~q\ & ( \registers[0][13]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[1][13]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][13]~q\))) ) ) ) # ( !\registers[2][13]~q\ & ( 
-- \registers[0][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[1][13]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[3][13]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[2][13]~q\ & ( !\registers[0][13]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[1][13]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[3][13]~q\))) ) ) ) # ( !\registers[2][13]~q\ & ( !\registers[0][13]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[1][13]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][13]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[1][13]~q\,
	datae => \ALT_INV_registers[2][13]~q\,
	dataf => \ALT_INV_registers[0][13]~q\,
	combout => \Mux18~8_combout\);

-- Location: FF_X20_Y7_N2
\registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][13]~q\);

-- Location: LABCELL_X20_Y7_N21
\registers[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][13]~feeder_combout\ = ( \write_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[13]~input_o\,
	combout => \registers[4][13]~feeder_combout\);

-- Location: FF_X20_Y7_N23
\registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][13]~q\);

-- Location: FF_X20_Y7_N55
\registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][13]~q\);

-- Location: FF_X21_Y7_N53
\registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[13]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][13]~q\);

-- Location: LABCELL_X20_Y7_N54
\Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = ( \registers[6][13]~q\ & ( \registers[5][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[4][13]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][13]~q\))) ) ) ) # ( 
-- !\registers[6][13]~q\ & ( \registers[5][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[4][13]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][13]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][13]~q\ & ( 
-- !\registers[5][13]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][13]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][13]~q\))) ) ) ) # ( !\registers[6][13]~q\ & ( !\registers[5][13]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[4][13]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][13]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][13]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[4][13]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[6][13]~q\,
	dataf => \ALT_INV_registers[5][13]~q\,
	combout => \Mux18~7_combout\);

-- Location: LABCELL_X20_Y9_N33
\Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux18~7_combout\ & ( \Mux18~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux18~7_combout\ & ( (\read_reg1[2]~input_o\) # (\Mux18~8_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux18~7_combout\ & ( 
-- \Mux18~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux18~7_combout\ & ( (\Mux18~8_combout\ & !\read_reg1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010101010101010100111111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux18~6_combout\,
	datab => \ALT_INV_Mux18~8_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux18~7_combout\,
	combout => \Mux18~9_combout\);

-- Location: LABCELL_X20_Y9_N12
\Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~10_combout\ = ( \Mux18~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\) # ((\Mux18~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux18~4_combout\)))) ) ) # ( !\Mux18~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux31~6_combout\ & 
-- (\Mux18~5_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux18~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux18~5_combout\,
	datad => \ALT_INV_Mux18~4_combout\,
	dataf => \ALT_INV_Mux18~9_combout\,
	combout => \Mux18~10_combout\);

-- Location: IOIBUF_X16_Y0_N41
\write_data[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(14),
	o => \write_data[14]~input_o\);

-- Location: FF_X12_Y5_N14
\registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][14]~q\);

-- Location: FF_X12_Y5_N32
\registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][14]~q\);

-- Location: FF_X12_Y5_N7
\registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][14]~q\);

-- Location: MLABCELL_X13_Y7_N9
\registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[8][14]~feeder_combout\);

-- Location: FF_X13_Y7_N11
\registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][14]~q\);

-- Location: LABCELL_X12_Y5_N6
\Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~5_combout\ = ( \registers[10][14]~q\ & ( \registers[8][14]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[9][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][14]~q\))) ) ) ) # ( !\registers[10][14]~q\ & ( 
-- \registers[8][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][14]~q\)))) ) ) ) # ( \registers[10][14]~q\ & ( 
-- !\registers[8][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][14]~q\)))) ) ) ) # ( !\registers[10][14]~q\ & 
-- ( !\registers[8][14]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[9][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[11][14]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[9][14]~q\,
	datae => \ALT_INV_registers[10][14]~q\,
	dataf => \ALT_INV_registers[8][14]~q\,
	combout => \Mux17~5_combout\);

-- Location: FF_X9_Y8_N2
\registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][14]~q\);

-- Location: LABCELL_X14_Y7_N3
\registers[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[4][14]~feeder_combout\);

-- Location: FF_X14_Y7_N4
\registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][14]~q\);

-- Location: FF_X9_Y8_N25
\registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][14]~q\);

-- Location: FF_X14_Y8_N34
\registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][14]~q\);

-- Location: MLABCELL_X9_Y8_N24
\Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~7_combout\ = ( \registers[6][14]~q\ & ( \registers[5][14]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][14]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][14]~q\))) ) ) ) # ( 
-- !\registers[6][14]~q\ & ( \registers[5][14]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][14]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][14]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][14]~q\ & ( 
-- !\registers[5][14]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][14]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][14]~q\))) ) ) ) # ( !\registers[6][14]~q\ & ( !\registers[5][14]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][14]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][14]~q\ & (\read_reg1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][14]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[4][14]~q\,
	datae => \ALT_INV_registers[6][14]~q\,
	dataf => \ALT_INV_registers[5][14]~q\,
	combout => \Mux17~7_combout\);

-- Location: FF_X9_Y7_N20
\registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][14]~q\);

-- Location: FF_X9_Y7_N41
\registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][14]~q\);

-- Location: FF_X9_Y7_N43
\registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][14]~q\);

-- Location: LABCELL_X12_Y9_N3
\registers[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[0][14]~feeder_combout\);

-- Location: FF_X12_Y9_N5
\registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][14]~q\);

-- Location: MLABCELL_X9_Y7_N42
\Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~8_combout\ = ( \registers[2][14]~q\ & ( \registers[0][14]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[1][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][14]~q\))) ) ) ) # ( !\registers[2][14]~q\ & ( 
-- \registers[0][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][14]~q\)))) ) ) ) # ( \registers[2][14]~q\ & ( 
-- !\registers[0][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][14]~q\)))) ) ) ) # ( !\registers[2][14]~q\ & ( 
-- !\registers[0][14]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][14]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][14]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[1][14]~q\,
	datae => \ALT_INV_registers[2][14]~q\,
	dataf => \ALT_INV_registers[0][14]~q\,
	combout => \Mux17~8_combout\);

-- Location: FF_X10_Y8_N2
\registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][14]~q\);

-- Location: FF_X10_Y8_N32
\registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][14]~q\);

-- Location: FF_X10_Y8_N26
\registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][14]~q\);

-- Location: FF_X16_Y7_N26
\registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][14]~q\);

-- Location: LABCELL_X10_Y8_N24
\Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~6_combout\ = ( \registers[14][14]~q\ & ( \registers[13][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][14]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][14]~q\)))) ) ) ) # ( 
-- !\registers[14][14]~q\ & ( \registers[13][14]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[12][14]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][14]~q\)))) ) ) ) # ( \registers[14][14]~q\ & ( 
-- !\registers[13][14]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][14]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][14]~q\)))) ) ) ) # ( !\registers[14][14]~q\ & ( !\registers[13][14]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[12][14]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][14]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][14]~q\,
	datae => \ALT_INV_registers[14][14]~q\,
	dataf => \ALT_INV_registers[13][14]~q\,
	combout => \Mux17~6_combout\);

-- Location: LABCELL_X6_Y6_N27
\Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux17~6_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux17~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux17~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux17~7_combout\)) ) ) ) # ( 
-- !\read_reg1[3]~input_o\ & ( !\Mux17~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux17~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux17~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000000000000000000000101101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_Mux17~7_combout\,
	datad => \ALT_INV_Mux17~8_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux17~6_combout\,
	combout => \Mux17~9_combout\);

-- Location: FF_X7_Y5_N2
\registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][14]~q\);

-- Location: FF_X7_Y5_N11
\registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][14]~q\);

-- Location: FF_X7_Y5_N25
\registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][14]~q\);

-- Location: LABCELL_X10_Y5_N3
\registers[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[19][14]~feeder_combout\);

-- Location: FF_X10_Y5_N5
\registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][14]~q\);

-- Location: LABCELL_X7_Y5_N24
\Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = ( \registers[27][14]~q\ & ( \registers[19][14]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][14]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][14]~q\))) ) ) ) # ( !\registers[27][14]~q\ & ( 
-- \registers[19][14]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[23][14]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][14]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[27][14]~q\ & ( !\registers[19][14]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[23][14]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][14]~q\))) ) ) ) # ( !\registers[27][14]~q\ & ( !\registers[19][14]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[23][14]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][14]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][14]~q\,
	datae => \ALT_INV_registers[27][14]~q\,
	dataf => \ALT_INV_registers[19][14]~q\,
	combout => \Mux17~3_combout\);

-- Location: FF_X5_Y6_N17
\registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][14]~q\);

-- Location: FF_X6_Y6_N14
\registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][14]~q\);

-- Location: FF_X6_Y6_N7
\registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][14]~q\);

-- Location: LABCELL_X10_Y6_N48
\registers[17][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[17][14]~feeder_combout\);

-- Location: FF_X10_Y6_N49
\registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][14]~q\);

-- Location: LABCELL_X6_Y6_N6
\Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = ( \registers[25][14]~q\ & ( \registers[17][14]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][14]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][14]~q\)))) ) ) ) # ( !\registers[25][14]~q\ & ( 
-- \registers[17][14]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[21][14]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[29][14]~q\)))) ) ) ) # ( \registers[25][14]~q\ & ( !\registers[17][14]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[21][14]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[29][14]~q\)))) ) ) ) # ( !\registers[25][14]~q\ & ( !\registers[17][14]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[21][14]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][14]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[29][14]~q\,
	datae => \ALT_INV_registers[25][14]~q\,
	dataf => \ALT_INV_registers[17][14]~q\,
	combout => \Mux17~1_combout\);

-- Location: FF_X6_Y6_N32
\registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][14]~q\);

-- Location: FF_X7_Y7_N2
\registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][14]~q\);

-- Location: FF_X7_Y7_N7
\registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][14]~q\);

-- Location: FF_X7_Y7_N26
\registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][14]~q\);

-- Location: LABCELL_X7_Y7_N15
\Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( \registers[28][14]~q\ & ( \registers[16][14]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[20][14]~q\)))) # (\read_reg1[3]~input_o\ & (((\registers[24][14]~q\)) # (\read_reg1[2]~input_o\))) ) ) ) # ( 
-- !\registers[28][14]~q\ & ( \registers[16][14]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[20][14]~q\)))) # (\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\ & (\registers[24][14]~q\))) ) ) ) # ( \registers[28][14]~q\ & ( 
-- !\registers[16][14]~q\ & ( (!\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & ((\registers[20][14]~q\)))) # (\read_reg1[3]~input_o\ & (((\registers[24][14]~q\)) # (\read_reg1[2]~input_o\))) ) ) ) # ( !\registers[28][14]~q\ & ( !\registers[16][14]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & ((\registers[20][14]~q\)))) # (\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\ & (\registers[24][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[24][14]~q\,
	datad => \ALT_INV_registers[20][14]~q\,
	datae => \ALT_INV_registers[28][14]~q\,
	dataf => \ALT_INV_registers[16][14]~q\,
	combout => \Mux17~0_combout\);

-- Location: FF_X7_Y6_N14
\registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][14]~q\);

-- Location: LABCELL_X7_Y6_N30
\registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][14]~feeder_combout\ = ( \write_data[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[18][14]~feeder_combout\);

-- Location: FF_X7_Y6_N32
\registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][14]~q\);

-- Location: FF_X7_Y6_N38
\registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[14]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][14]~q\);

-- Location: MLABCELL_X9_Y6_N30
\registers[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][14]~feeder_combout\ = \write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[14]~input_o\,
	combout => \registers[22][14]~feeder_combout\);

-- Location: FF_X9_Y6_N31
\registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][14]~q\);

-- Location: LABCELL_X7_Y6_N36
\Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = ( \registers[26][14]~q\ & ( \registers[22][14]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][14]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][14]~q\))) ) ) ) # ( 
-- !\registers[26][14]~q\ & ( \registers[22][14]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][14]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[30][14]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][14]~q\ & ( 
-- !\registers[22][14]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][14]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][14]~q\))) ) ) ) # ( !\registers[26][14]~q\ & ( !\registers[22][14]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][14]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][14]~q\ & (\read_reg1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[30][14]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[18][14]~q\,
	datae => \ALT_INV_registers[26][14]~q\,
	dataf => \ALT_INV_registers[22][14]~q\,
	combout => \Mux17~2_combout\);

-- Location: LABCELL_X6_Y6_N18
\Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = ( \read_reg1[1]~input_o\ & ( \read_reg1[0]~input_o\ & ( \Mux17~3_combout\ ) ) ) # ( !\read_reg1[1]~input_o\ & ( \read_reg1[0]~input_o\ & ( \Mux17~1_combout\ ) ) ) # ( \read_reg1[1]~input_o\ & ( !\read_reg1[0]~input_o\ & ( 
-- \Mux17~2_combout\ ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\read_reg1[0]~input_o\ & ( \Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~3_combout\,
	datab => \ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_Mux17~0_combout\,
	datad => \ALT_INV_Mux17~2_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux17~4_combout\);

-- Location: LABCELL_X6_Y6_N57
\Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~10_combout\ = ( \Mux17~4_combout\ & ( ((!\Mux31~6_combout\ & ((\Mux17~9_combout\))) # (\Mux31~6_combout\ & (\Mux17~5_combout\))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux17~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- ((\Mux17~9_combout\))) # (\Mux31~6_combout\ & (\Mux17~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux17~5_combout\,
	datad => \ALT_INV_Mux17~9_combout\,
	dataf => \ALT_INV_Mux17~4_combout\,
	combout => \Mux17~10_combout\);

-- Location: IOIBUF_X22_Y0_N52
\write_data[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(15),
	o => \write_data[15]~input_o\);

-- Location: LABCELL_X19_Y4_N18
\registers[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[18][15]~feeder_combout\);

-- Location: FF_X19_Y4_N19
\registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][15]~q\);

-- Location: LABCELL_X24_Y5_N0
\registers[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[22][15]~feeder_combout\);

-- Location: FF_X24_Y5_N1
\registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][15]~q\);

-- Location: FF_X26_Y4_N31
\registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][15]~q\);

-- Location: FF_X26_Y6_N20
\registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][15]~q\);

-- Location: LABCELL_X26_Y4_N30
\Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = ( \registers[26][15]~q\ & ( \registers[30][15]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][15]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][15]~q\ & ( 
-- \registers[30][15]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[18][15]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\registers[22][15]~q\) # (\read_reg1[3]~input_o\)))) ) ) ) # ( \registers[26][15]~q\ & ( !\registers[30][15]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[18][15]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[22][15]~q\)))) ) ) ) # ( !\registers[26][15]~q\ & ( !\registers[30][15]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[18][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[18][15]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[22][15]~q\,
	datae => \ALT_INV_registers[26][15]~q\,
	dataf => \ALT_INV_registers[30][15]~q\,
	combout => \Mux16~2_combout\);

-- Location: FF_X28_Y4_N2
\registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][15]~q\);

-- Location: LABCELL_X16_Y4_N48
\registers[16][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[16][15]~feeder_combout\);

-- Location: FF_X16_Y4_N50
\registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][15]~q\);

-- Location: FF_X26_Y4_N50
\registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][15]~q\);

-- Location: FF_X26_Y4_N26
\registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][15]~q\);

-- Location: LABCELL_X26_Y4_N48
\Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( \registers[24][15]~q\ & ( \registers[28][15]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][15]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][15]~q\ & ( 
-- \registers[28][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][15]~q\)))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[24][15]~q\ & 
-- ( !\registers[28][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][15]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( 
-- !\registers[24][15]~q\ & ( !\registers[28][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[20][15]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[16][15]~q\,
	datae => \ALT_INV_registers[24][15]~q\,
	dataf => \ALT_INV_registers[28][15]~q\,
	combout => \Mux16~0_combout\);

-- Location: LABCELL_X25_Y5_N45
\registers[17][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[17][15]~feeder_combout\);

-- Location: FF_X25_Y5_N47
\registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][15]~q\);

-- Location: LABCELL_X25_Y5_N21
\registers[21][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[21][15]~feeder_combout\);

-- Location: FF_X25_Y5_N23
\registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][15]~q\);

-- Location: FF_X26_Y5_N4
\registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][15]~q\);

-- Location: FF_X26_Y5_N8
\registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][15]~q\);

-- Location: LABCELL_X26_Y5_N3
\Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = ( \registers[25][15]~q\ & ( \registers[29][15]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[17][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][15]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][15]~q\ & ( 
-- \registers[29][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][15]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[25][15]~q\ & 
-- ( !\registers[29][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][15]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( 
-- !\registers[25][15]~q\ & ( !\registers[29][15]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[17][15]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][15]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[21][15]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[25][15]~q\,
	dataf => \ALT_INV_registers[29][15]~q\,
	combout => \Mux16~1_combout\);

-- Location: FF_X19_Y5_N8
\registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][15]~q\);

-- Location: FF_X20_Y5_N19
\registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][15]~q\);

-- Location: FF_X19_Y5_N2
\registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][15]~q\);

-- Location: FF_X20_Y5_N10
\registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][15]~q\);

-- Location: LABCELL_X19_Y5_N0
\Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = ( \registers[27][15]~q\ & ( \registers[23][15]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[19][15]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][15]~q\))) ) ) ) # ( 
-- !\registers[27][15]~q\ & ( \registers[23][15]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[19][15]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[31][15]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[27][15]~q\ & ( 
-- !\registers[23][15]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[19][15]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][15]~q\))) ) ) ) # ( !\registers[27][15]~q\ & ( !\registers[23][15]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[19][15]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][15]~q\ & (\read_reg1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[31][15]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[19][15]~q\,
	datae => \ALT_INV_registers[27][15]~q\,
	dataf => \ALT_INV_registers[23][15]~q\,
	combout => \Mux16~3_combout\);

-- Location: LABCELL_X26_Y5_N42
\Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = ( \Mux16~1_combout\ & ( \Mux16~3_combout\ & ( ((!\read_reg1[1]~input_o\ & ((\Mux16~0_combout\))) # (\read_reg1[1]~input_o\ & (\Mux16~2_combout\))) # (\read_reg1[0]~input_o\) ) ) ) # ( !\Mux16~1_combout\ & ( \Mux16~3_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\Mux16~0_combout\))) # (\read_reg1[1]~input_o\ & (\Mux16~2_combout\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) ) ) ) # ( \Mux16~1_combout\ & ( !\Mux16~3_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\Mux16~0_combout\))) # (\read_reg1[1]~input_o\ & (\Mux16~2_combout\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) ) ) ) # ( !\Mux16~1_combout\ & ( !\Mux16~3_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\Mux16~0_combout\))) # (\read_reg1[1]~input_o\ & (\Mux16~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux16~2_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_Mux16~1_combout\,
	dataf => \ALT_INV_Mux16~3_combout\,
	combout => \Mux16~4_combout\);

-- Location: FF_X25_Y6_N56
\registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][15]~q\);

-- Location: FF_X25_Y6_N47
\registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][15]~q\);

-- Location: FF_X25_Y6_N50
\registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][15]~q\);

-- Location: MLABCELL_X28_Y8_N51
\registers[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[8][15]~feeder_combout\);

-- Location: FF_X28_Y8_N52
\registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][15]~q\);

-- Location: LABCELL_X25_Y6_N48
\Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~5_combout\ = ( \registers[10][15]~q\ & ( \registers[8][15]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[9][15]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][15]~q\))) ) ) ) # ( !\registers[10][15]~q\ & ( 
-- \registers[8][15]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[9][15]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[11][15]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[10][15]~q\ & ( !\registers[8][15]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[9][15]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][15]~q\))) ) ) ) # ( !\registers[10][15]~q\ & ( !\registers[8][15]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[9][15]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][15]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[9][15]~q\,
	datae => \ALT_INV_registers[10][15]~q\,
	dataf => \ALT_INV_registers[8][15]~q\,
	combout => \Mux16~5_combout\);

-- Location: FF_X24_Y8_N58
\registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][15]~q\);

-- Location: FF_X20_Y7_N14
\registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][15]~q\);

-- Location: FF_X20_Y7_N38
\registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][15]~q\);

-- Location: FF_X26_Y9_N35
\registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][15]~q\);

-- Location: LABCELL_X20_Y7_N36
\Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~7_combout\ = ( \registers[6][15]~q\ & ( \registers[5][15]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][15]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][15]~q\)))) ) ) ) # ( 
-- !\registers[6][15]~q\ & ( \registers[5][15]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][15]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][15]~q\)))) ) ) ) # ( \registers[6][15]~q\ & ( 
-- !\registers[5][15]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[4][15]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][15]~q\)))) ) ) ) # ( !\registers[6][15]~q\ & ( !\registers[5][15]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[4][15]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][15]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][15]~q\,
	datae => \ALT_INV_registers[6][15]~q\,
	dataf => \ALT_INV_registers[5][15]~q\,
	combout => \Mux16~7_combout\);

-- Location: LABCELL_X25_Y7_N3
\registers[13][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][15]~feeder_combout\ = \write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[13][15]~feeder_combout\);

-- Location: FF_X25_Y7_N5
\registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][15]~q\);

-- Location: LABCELL_X21_Y8_N33
\registers[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][15]~feeder_combout\ = ( \write_data[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[15]~input_o\,
	combout => \registers[12][15]~feeder_combout\);

-- Location: FF_X21_Y8_N34
\registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][15]~q\);

-- Location: FF_X25_Y7_N20
\registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][15]~q\);

-- Location: FF_X25_Y7_N26
\registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][15]~q\);

-- Location: LABCELL_X25_Y7_N18
\Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~6_combout\ = ( \registers[14][15]~q\ & ( \registers[15][15]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[12][15]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][15]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[14][15]~q\ & ( 
-- \registers[15][15]~q\ & ( (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & ((\registers[12][15]~q\)))) # (\read_reg1[0]~input_o\ & (((\registers[13][15]~q\)) # (\read_reg1[1]~input_o\))) ) ) ) # ( \registers[14][15]~q\ & ( !\registers[15][15]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[12][15]~q\)) # (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\ & (\registers[13][15]~q\))) ) ) ) # ( !\registers[14][15]~q\ & ( !\registers[15][15]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & ((\registers[12][15]~q\))) # (\read_reg1[0]~input_o\ & (\registers[13][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[13][15]~q\,
	datad => \ALT_INV_registers[12][15]~q\,
	datae => \ALT_INV_registers[14][15]~q\,
	dataf => \ALT_INV_registers[15][15]~q\,
	combout => \Mux16~6_combout\);

-- Location: FF_X28_Y9_N38
\registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][15]~q\);

-- Location: FF_X29_Y9_N58
\registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][15]~q\);

-- Location: FF_X28_Y9_N2
\registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][15]~q\);

-- Location: FF_X28_Y9_N26
\registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[15]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][15]~q\);

-- Location: MLABCELL_X28_Y9_N0
\Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~8_combout\ = ( \registers[2][15]~q\ & ( \registers[1][15]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][15]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][15]~q\))) ) ) ) # ( 
-- !\registers[2][15]~q\ & ( \registers[1][15]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][15]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][15]~q\))) ) ) ) # ( \registers[2][15]~q\ & ( 
-- !\registers[1][15]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][15]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[3][15]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[2][15]~q\ & ( !\registers[1][15]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][15]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[3][15]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][15]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[0][15]~q\,
	datae => \ALT_INV_registers[2][15]~q\,
	dataf => \ALT_INV_registers[1][15]~q\,
	combout => \Mux16~8_combout\);

-- Location: LABCELL_X26_Y5_N18
\Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux16~8_combout\ & ( \Mux16~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux16~8_combout\ & ( (!\read_reg1[2]~input_o\) # (\Mux16~7_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux16~8_combout\ & 
-- ( \Mux16~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux16~8_combout\ & ( (\read_reg1[2]~input_o\ & \Mux16~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000001111111111001111110011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_Mux16~7_combout\,
	datad => \ALT_INV_Mux16~6_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux16~8_combout\,
	combout => \Mux16~9_combout\);

-- Location: LABCELL_X26_Y5_N54
\Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~10_combout\ = ( \Mux16~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\) # ((\Mux16~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux16~4_combout\)))) ) ) # ( !\Mux16~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux31~6_combout\ & 
-- ((\Mux16~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux16~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_Mux16~4_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datad => \ALT_INV_Mux16~5_combout\,
	dataf => \ALT_INV_Mux16~9_combout\,
	combout => \Mux16~10_combout\);

-- Location: IOIBUF_X24_Y0_N35
\write_data[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(16),
	o => \write_data[16]~input_o\);

-- Location: FF_X26_Y7_N2
\registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][16]~q\);

-- Location: FF_X24_Y7_N17
\registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][16]~q\);

-- Location: FF_X26_Y7_N56
\registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][16]~q\);

-- Location: FF_X26_Y7_N50
\registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][16]~q\);

-- Location: LABCELL_X26_Y7_N54
\Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = ( \registers[14][16]~q\ & ( \registers[13][16]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][16]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][16]~q\))) ) ) ) # ( 
-- !\registers[14][16]~q\ & ( \registers[13][16]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][16]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][16]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][16]~q\ & ( 
-- !\registers[13][16]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[12][16]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][16]~q\))) ) ) ) # ( !\registers[14][16]~q\ & ( !\registers[13][16]~q\ & 
-- ( (!\read_reg1[1]~input_o\ & (((\registers[12][16]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[15][16]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][16]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[12][16]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][16]~q\,
	dataf => \ALT_INV_registers[13][16]~q\,
	combout => \Mux15~6_combout\);

-- Location: FF_X29_Y9_N5
\registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][16]~q\);

-- Location: FF_X28_Y9_N53
\registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][16]~q\);

-- Location: FF_X29_Y9_N37
\registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][16]~q\);

-- Location: FF_X29_Y9_N13
\registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][16]~q\);

-- Location: LABCELL_X29_Y9_N36
\Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~8_combout\ = ( \registers[2][16]~q\ & ( \registers[3][16]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][16]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][16]~q\ & ( 
-- \registers[3][16]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][16]~q\))))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][16]~q\ & ( 
-- !\registers[3][16]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][16]~q\))))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][16]~q\ & ( 
-- !\registers[3][16]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[1][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][16]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[1][16]~q\,
	datae => \ALT_INV_registers[2][16]~q\,
	dataf => \ALT_INV_registers[3][16]~q\,
	combout => \Mux15~8_combout\);

-- Location: LABCELL_X25_Y9_N9
\registers[4][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][16]~feeder_combout\ = ( \write_data[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[16]~input_o\,
	combout => \registers[4][16]~feeder_combout\);

-- Location: FF_X25_Y9_N11
\registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][16]~q\);

-- Location: FF_X26_Y9_N2
\registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][16]~q\);

-- Location: FF_X26_Y9_N55
\registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][16]~q\);

-- Location: FF_X26_Y9_N32
\registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][16]~q\);

-- Location: LABCELL_X26_Y9_N54
\Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = ( \registers[6][16]~q\ & ( \registers[5][16]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][16]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][16]~q\)))) ) ) ) # ( 
-- !\registers[6][16]~q\ & ( \registers[5][16]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][16]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[7][16]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][16]~q\ & ( 
-- !\registers[5][16]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[4][16]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][16]~q\)))) ) ) ) # ( !\registers[6][16]~q\ & ( !\registers[5][16]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[4][16]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((\registers[7][16]~q\ & \read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][16]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[7][16]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[6][16]~q\,
	dataf => \ALT_INV_registers[5][16]~q\,
	combout => \Mux15~7_combout\);

-- Location: LABCELL_X26_Y9_N30
\Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux15~6_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & (\Mux15~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux15~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux15~6_combout\,
	datab => \ALT_INV_Mux15~8_combout\,
	datac => \ALT_INV_Mux15~7_combout\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux15~9_combout\);

-- Location: LABCELL_X29_Y5_N15
\registers[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][16]~feeder_combout\ = ( \write_data[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[16]~input_o\,
	combout => \registers[8][16]~feeder_combout\);

-- Location: FF_X29_Y5_N17
\registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][16]~q\);

-- Location: FF_X29_Y8_N1
\registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][16]~q\);

-- Location: FF_X29_Y8_N55
\registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][16]~q\);

-- Location: FF_X29_Y8_N53
\registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][16]~q\);

-- Location: LABCELL_X29_Y8_N54
\Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = ( \registers[10][16]~q\ & ( \registers[9][16]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][16]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][16]~q\)))) ) ) ) # ( 
-- !\registers[10][16]~q\ & ( \registers[9][16]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][16]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][16]~q\)))) ) ) ) # ( \registers[10][16]~q\ & ( 
-- !\registers[9][16]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][16]~q\))) # (\read_reg1[0]~input_o\ & (((\registers[11][16]~q\ & \read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[10][16]~q\ & ( !\registers[9][16]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[8][16]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((\registers[11][16]~q\ & \read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][16]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[11][16]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][16]~q\,
	dataf => \ALT_INV_registers[9][16]~q\,
	combout => \Mux15~5_combout\);

-- Location: FF_X26_Y6_N2
\registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][16]~q\);

-- Location: LABCELL_X32_Y7_N15
\registers[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][16]~feeder_combout\ = ( \write_data[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[16]~input_o\,
	combout => \registers[18][16]~feeder_combout\);

-- Location: FF_X32_Y7_N17
\registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][16]~q\);

-- Location: FF_X26_Y6_N26
\registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][16]~q\);

-- Location: FF_X26_Y6_N35
\registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][16]~q\);

-- Location: LABCELL_X26_Y6_N24
\Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = ( \registers[26][16]~q\ & ( \registers[22][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][16]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][16]~q\))) ) ) ) # ( 
-- !\registers[26][16]~q\ & ( \registers[22][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][16]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[30][16]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][16]~q\ & ( 
-- !\registers[22][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][16]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][16]~q\))) ) ) ) # ( !\registers[26][16]~q\ & ( !\registers[22][16]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][16]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][16]~q\ & (\read_reg1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][16]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[18][16]~q\,
	datae => \ALT_INV_registers[26][16]~q\,
	dataf => \ALT_INV_registers[22][16]~q\,
	combout => \Mux15~2_combout\);

-- Location: FF_X28_Y6_N40
\registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][16]~q\);

-- Location: FF_X29_Y6_N43
\registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][16]~q\);

-- Location: FF_X29_Y6_N8
\registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][16]~q\);

-- Location: FF_X29_Y6_N32
\registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][16]~q\);

-- Location: LABCELL_X29_Y6_N6
\Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = ( \registers[25][16]~q\ & ( \registers[17][16]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][16]~q\)))) ) ) ) # ( !\registers[25][16]~q\ & ( 
-- \registers[17][16]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][16]~q\))))) ) ) ) # ( \registers[25][16]~q\ & 
-- ( !\registers[17][16]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][16]~q\))))) ) ) ) # ( 
-- !\registers[25][16]~q\ & ( !\registers[17][16]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[21][16]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][16]~q\,
	datae => \ALT_INV_registers[25][16]~q\,
	dataf => \ALT_INV_registers[17][16]~q\,
	combout => \Mux15~1_combout\);

-- Location: FF_X31_Y7_N2
\registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][16]~q\);

-- Location: FF_X28_Y7_N31
\registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][16]~q\);

-- Location: FF_X31_Y7_N26
\registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][16]~q\);

-- Location: LABCELL_X31_Y7_N48
\registers[23][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][16]~feeder_combout\ = ( \write_data[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[16]~input_o\,
	combout => \registers[23][16]~feeder_combout\);

-- Location: FF_X31_Y7_N50
\registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][16]~q\);

-- Location: LABCELL_X31_Y7_N24
\Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = ( \registers[27][16]~q\ & ( \registers[23][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\) # (\registers[19][16]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][16]~q\))) ) ) ) # ( 
-- !\registers[27][16]~q\ & ( \registers[23][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\) # (\registers[19][16]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][16]~q\ & ((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[27][16]~q\ & ( 
-- !\registers[23][16]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[19][16]~q\ & !\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][16]~q\))) ) ) ) # ( !\registers[27][16]~q\ & ( !\registers[23][16]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((\registers[19][16]~q\ & !\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[31][16]~q\ & ((\read_reg1[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][16]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[19][16]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[27][16]~q\,
	dataf => \ALT_INV_registers[23][16]~q\,
	combout => \Mux15~3_combout\);

-- Location: FF_X31_Y6_N1
\registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][16]~q\);

-- Location: FF_X32_Y6_N2
\registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][16]~q\);

-- Location: FF_X32_Y6_N55
\registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[16]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][16]~q\);

-- Location: LABCELL_X32_Y6_N18
\registers[16][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][16]~feeder_combout\ = ( \write_data[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[16]~input_o\,
	combout => \registers[16][16]~feeder_combout\);

-- Location: FF_X32_Y6_N20
\registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][16]~q\);

-- Location: LABCELL_X32_Y6_N54
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \registers[24][16]~q\ & ( \registers[16][16]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][16]~q\)))) ) ) ) # ( !\registers[24][16]~q\ & ( 
-- \registers[16][16]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][16]~q\))))) ) ) ) # ( \registers[24][16]~q\ & 
-- ( !\registers[16][16]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][16]~q\))))) ) ) ) # ( 
-- !\registers[24][16]~q\ & ( !\registers[16][16]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][16]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[20][16]~q\,
	datac => \ALT_INV_registers[28][16]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[24][16]~q\,
	dataf => \ALT_INV_registers[16][16]~q\,
	combout => \Mux15~0_combout\);

-- Location: MLABCELL_X28_Y9_N48
\Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = ( \read_reg1[0]~input_o\ & ( \Mux15~0_combout\ & ( (!\read_reg1[1]~input_o\ & (\Mux15~1_combout\)) # (\read_reg1[1]~input_o\ & ((\Mux15~3_combout\))) ) ) ) # ( !\read_reg1[0]~input_o\ & ( \Mux15~0_combout\ & ( (!\read_reg1[1]~input_o\) 
-- # (\Mux15~2_combout\) ) ) ) # ( \read_reg1[0]~input_o\ & ( !\Mux15~0_combout\ & ( (!\read_reg1[1]~input_o\ & (\Mux15~1_combout\)) # (\read_reg1[1]~input_o\ & ((\Mux15~3_combout\))) ) ) ) # ( !\read_reg1[0]~input_o\ & ( !\Mux15~0_combout\ & ( 
-- (\Mux15~2_combout\ & \read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux15~2_combout\,
	datab => \ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_Mux15~3_combout\,
	datae => \ALT_INV_read_reg1[0]~input_o\,
	dataf => \ALT_INV_Mux15~0_combout\,
	combout => \Mux15~4_combout\);

-- Location: MLABCELL_X28_Y9_N15
\Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~10_combout\ = ( \Mux15~4_combout\ & ( ((!\Mux31~6_combout\ & (\Mux15~9_combout\)) # (\Mux31~6_combout\ & ((\Mux15~5_combout\)))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux15~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- (\Mux15~9_combout\)) # (\Mux31~6_combout\ & ((\Mux15~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux15~9_combout\,
	datad => \ALT_INV_Mux15~5_combout\,
	dataf => \ALT_INV_Mux15~4_combout\,
	combout => \Mux15~10_combout\);

-- Location: IOIBUF_X18_Y0_N1
\write_data[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(17),
	o => \write_data[17]~input_o\);

-- Location: FF_X20_Y5_N38
\registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][17]~q\);

-- Location: FF_X20_Y5_N25
\registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][17]~q\);

-- Location: FF_X21_Y5_N44
\registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][17]~q\);

-- Location: FF_X21_Y5_N50
\registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][17]~q\);

-- Location: LABCELL_X21_Y5_N42
\Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = ( \registers[27][17]~q\ & ( \registers[31][17]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][17]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][17]~q\ & ( 
-- \registers[31][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][17]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[27][17]~q\ & 
-- ( !\registers[31][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][17]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( 
-- !\registers[27][17]~q\ & ( !\registers[31][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[23][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][17]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][17]~q\,
	datae => \ALT_INV_registers[27][17]~q\,
	dataf => \ALT_INV_registers[31][17]~q\,
	combout => \Mux14~3_combout\);

-- Location: FF_X24_Y5_N14
\registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][17]~q\);

-- Location: FF_X25_Y5_N26
\registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][17]~q\);

-- Location: FF_X24_Y5_N7
\registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][17]~q\);

-- Location: FF_X24_Y5_N50
\registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][17]~q\);

-- Location: LABCELL_X24_Y5_N6
\Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = ( \registers[26][17]~q\ & ( \registers[22][17]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][17]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][17]~q\))) ) ) ) # ( 
-- !\registers[26][17]~q\ & ( \registers[22][17]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[18][17]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][17]~q\))) ) ) ) # ( \registers[26][17]~q\ & ( 
-- !\registers[22][17]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][17]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[30][17]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[26][17]~q\ & ( !\registers[22][17]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[18][17]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[30][17]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][17]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[18][17]~q\,
	datae => \ALT_INV_registers[26][17]~q\,
	dataf => \ALT_INV_registers[22][17]~q\,
	combout => \Mux14~2_combout\);

-- Location: FF_X20_Y6_N46
\registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][17]~q\);

-- Location: LABCELL_X17_Y4_N33
\registers[20][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][17]~feeder_combout\ = ( \write_data[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[17]~input_o\,
	combout => \registers[20][17]~feeder_combout\);

-- Location: FF_X17_Y4_N34
\registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][17]~q\);

-- Location: FF_X23_Y5_N32
\registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][17]~q\);

-- Location: FF_X23_Y5_N8
\registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][17]~q\);

-- Location: MLABCELL_X23_Y5_N30
\Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( \registers[24][17]~q\ & ( \registers[28][17]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][17]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][17]~q\ & ( 
-- \registers[28][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][17]~q\))))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[24][17]~q\ & 
-- ( !\registers[28][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][17]~q\))))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( 
-- !\registers[24][17]~q\ & ( !\registers[28][17]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][17]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[20][17]~q\,
	datae => \ALT_INV_registers[24][17]~q\,
	dataf => \ALT_INV_registers[28][17]~q\,
	combout => \Mux14~0_combout\);

-- Location: FF_X23_Y6_N38
\registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][17]~q\);

-- Location: FF_X25_Y5_N56
\registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][17]~q\);

-- Location: FF_X23_Y6_N32
\registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][17]~q\);

-- Location: FF_X25_Y5_N50
\registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][17]~q\);

-- Location: MLABCELL_X23_Y6_N30
\Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = ( \registers[25][17]~q\ & ( \registers[17][17]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[21][17]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][17]~q\))) ) ) ) # ( !\registers[25][17]~q\ & ( 
-- \registers[17][17]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][17]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][17]~q\)))) ) ) ) # ( \registers[25][17]~q\ & 
-- ( !\registers[17][17]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][17]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][17]~q\)))) ) ) ) # ( 
-- !\registers[25][17]~q\ & ( !\registers[17][17]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][17]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][17]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[21][17]~q\,
	datae => \ALT_INV_registers[25][17]~q\,
	dataf => \ALT_INV_registers[17][17]~q\,
	combout => \Mux14~1_combout\);

-- Location: LABCELL_X20_Y5_N39
\Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux14~1_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux14~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux14~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux14~1_combout\ & ( (\Mux14~0_combout\) # 
-- (\read_reg1[0]~input_o\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux14~1_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux14~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux14~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux14~1_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & \Mux14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux14~3_combout\,
	datac => \ALT_INV_Mux14~2_combout\,
	datad => \ALT_INV_Mux14~0_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux14~1_combout\,
	combout => \Mux14~4_combout\);

-- Location: FF_X21_Y8_N52
\registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][17]~q\);

-- Location: FF_X21_Y8_N56
\registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][17]~q\);

-- Location: MLABCELL_X23_Y8_N3
\registers[13][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][17]~feeder_combout\ = ( \write_data[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[17]~input_o\,
	combout => \registers[13][17]~feeder_combout\);

-- Location: FF_X23_Y8_N5
\registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][17]~q\);

-- Location: FF_X21_Y8_N20
\registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][17]~q\);

-- Location: LABCELL_X21_Y8_N18
\Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = ( \registers[14][17]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[15][17]~q\) ) ) ) # ( !\registers[14][17]~q\ & ( \read_reg1[1]~input_o\ & ( (\read_reg1[0]~input_o\ & \registers[15][17]~q\) ) ) ) # ( 
-- \registers[14][17]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & (\registers[12][17]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][17]~q\))) ) ) ) # ( !\registers[14][17]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- (\registers[12][17]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[12][17]~q\,
	datac => \ALT_INV_registers[15][17]~q\,
	datad => \ALT_INV_registers[13][17]~q\,
	datae => \ALT_INV_registers[14][17]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux14~6_combout\);

-- Location: LABCELL_X21_Y7_N24
\registers[5][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][17]~feeder_combout\ = ( \write_data[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[17]~input_o\,
	combout => \registers[5][17]~feeder_combout\);

-- Location: FF_X21_Y7_N26
\registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][17]~q\);

-- Location: FF_X21_Y7_N8
\registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][17]~q\);

-- Location: FF_X21_Y7_N32
\registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][17]~q\);

-- Location: FF_X25_Y9_N7
\registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][17]~q\);

-- Location: LABCELL_X21_Y7_N30
\Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = ( \registers[6][17]~q\ & ( \registers[4][17]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][17]~q\)))) ) ) ) # ( !\registers[6][17]~q\ & ( 
-- \registers[4][17]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[5][17]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][17]~q\)))) ) ) ) # ( \registers[6][17]~q\ & ( !\registers[4][17]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][17]~q\ & (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][17]~q\)))) ) ) ) # ( !\registers[6][17]~q\ & ( !\registers[4][17]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[5][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][17]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][17]~q\,
	datae => \ALT_INV_registers[6][17]~q\,
	dataf => \ALT_INV_registers[4][17]~q\,
	combout => \Mux14~7_combout\);

-- Location: FF_X20_Y9_N37
\registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][17]~q\);

-- Location: FF_X19_Y9_N41
\registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][17]~q\);

-- Location: FF_X20_Y9_N20
\registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][17]~q\);

-- Location: FF_X20_Y9_N17
\registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][17]~q\);

-- Location: LABCELL_X20_Y9_N18
\Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~8_combout\ = ( \registers[2][17]~q\ & ( \registers[0][17]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[1][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][17]~q\)))) ) ) ) # ( !\registers[2][17]~q\ & ( 
-- \registers[0][17]~q\ & ( (!\read_reg1[0]~input_o\ & (!\read_reg1[1]~input_o\)) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[1][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][17]~q\))))) ) ) ) # ( \registers[2][17]~q\ & ( 
-- !\registers[0][17]~q\ & ( (!\read_reg1[0]~input_o\ & (\read_reg1[1]~input_o\)) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[1][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][17]~q\))))) ) ) ) # ( !\registers[2][17]~q\ & ( 
-- !\registers[0][17]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & (\registers[1][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[1][17]~q\,
	datad => \ALT_INV_registers[3][17]~q\,
	datae => \ALT_INV_registers[2][17]~q\,
	dataf => \ALT_INV_registers[0][17]~q\,
	combout => \Mux14~8_combout\);

-- Location: LABCELL_X20_Y9_N51
\Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~9_combout\ = ( \read_reg1[2]~input_o\ & ( \Mux14~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((\Mux14~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux14~6_combout\)) ) ) ) # ( !\read_reg1[2]~input_o\ & ( \Mux14~8_combout\ & ( (!\read_reg1[3]~input_o\) 
-- # (\Mux14~6_combout\) ) ) ) # ( \read_reg1[2]~input_o\ & ( !\Mux14~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((\Mux14~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux14~6_combout\)) ) ) ) # ( !\read_reg1[2]~input_o\ & ( !\Mux14~8_combout\ & ( 
-- (\read_reg1[3]~input_o\ & \Mux14~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110111011101110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_Mux14~6_combout\,
	datac => \ALT_INV_Mux14~7_combout\,
	datae => \ALT_INV_read_reg1[2]~input_o\,
	dataf => \ALT_INV_Mux14~8_combout\,
	combout => \Mux14~9_combout\);

-- Location: FF_X26_Y8_N50
\registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][17]~q\);

-- Location: FF_X26_Y8_N32
\registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][17]~q\);

-- Location: FF_X26_Y8_N25
\registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][17]~q\);

-- Location: FF_X28_Y8_N34
\registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[17]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][17]~q\);

-- Location: LABCELL_X26_Y8_N24
\Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = ( \registers[10][17]~q\ & ( \registers[8][17]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][17]~q\)))) ) ) ) # ( !\registers[10][17]~q\ & ( 
-- \registers[8][17]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[9][17]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[11][17]~q\)))) ) ) ) # ( \registers[10][17]~q\ & ( !\registers[8][17]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[9][17]~q\ & (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][17]~q\)))) ) ) ) # ( !\registers[10][17]~q\ & ( !\registers[8][17]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[9][17]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][17]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[11][17]~q\,
	datae => \ALT_INV_registers[10][17]~q\,
	dataf => \ALT_INV_registers[8][17]~q\,
	combout => \Mux14~5_combout\);

-- Location: LABCELL_X20_Y9_N9
\Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~10_combout\ = ( \Mux14~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux14~9_combout\) # (\Mux31~6_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux14~4_combout\)) ) ) # ( !\Mux14~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((!\Mux31~6_combout\ & 
-- \Mux14~9_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux14~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101001111110101010100001100010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux14~4_combout\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux14~9_combout\,
	datad => \ALT_INV_read_reg1[4]~input_o\,
	datae => \ALT_INV_Mux14~5_combout\,
	combout => \Mux14~10_combout\);

-- Location: IOIBUF_X14_Y0_N1
\write_data[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(18),
	o => \write_data[18]~input_o\);

-- Location: FF_X14_Y7_N23
\registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][18]~q\);

-- Location: FF_X14_Y7_N32
\registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][18]~q\);

-- Location: FF_X14_Y7_N26
\registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][18]~q\);

-- Location: LABCELL_X14_Y8_N48
\registers[5][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[5][18]~feeder_combout\);

-- Location: FF_X14_Y8_N49
\registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][18]~q\);

-- Location: LABCELL_X14_Y7_N24
\Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = ( \registers[6][18]~q\ & ( \registers[5][18]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][18]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][18]~q\)))) ) ) ) # ( 
-- !\registers[6][18]~q\ & ( \registers[5][18]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[4][18]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][18]~q\)))) ) ) ) # ( \registers[6][18]~q\ & ( 
-- !\registers[5][18]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[4][18]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][18]~q\)))) ) ) ) # ( !\registers[6][18]~q\ & ( !\registers[5][18]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[4][18]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[7][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][18]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][18]~q\,
	datae => \ALT_INV_registers[6][18]~q\,
	dataf => \ALT_INV_registers[5][18]~q\,
	combout => \Mux13~7_combout\);

-- Location: FF_X16_Y7_N38
\registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][18]~q\);

-- Location: MLABCELL_X13_Y8_N42
\registers[12][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[12][18]~feeder_combout\);

-- Location: FF_X13_Y8_N44
\registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][18]~q\);

-- Location: FF_X16_Y7_N2
\registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][18]~q\);

-- Location: FF_X16_Y7_N8
\registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][18]~q\);

-- Location: LABCELL_X16_Y7_N0
\Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = ( \registers[14][18]~q\ & ( \registers[13][18]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][18]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][18]~q\))) ) ) ) # ( 
-- !\registers[14][18]~q\ & ( \registers[13][18]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][18]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][18]~q\))) ) ) ) # ( \registers[14][18]~q\ & ( 
-- !\registers[13][18]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][18]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[15][18]~q\ & ((\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[14][18]~q\ & ( !\registers[13][18]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[12][18]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[15][18]~q\ & ((\read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][18]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[12][18]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][18]~q\,
	dataf => \ALT_INV_registers[13][18]~q\,
	combout => \Mux13~6_combout\);

-- Location: FF_X17_Y7_N50
\registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][18]~q\);

-- Location: FF_X17_Y8_N16
\registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][18]~q\);

-- Location: FF_X17_Y8_N22
\registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][18]~q\);

-- Location: FF_X17_Y7_N43
\registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][18]~q\);

-- Location: LABCELL_X17_Y7_N42
\Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~8_combout\ = ( \registers[2][18]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[1][18]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][18]~q\)) ) ) ) # ( !\registers[2][18]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[1][18]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][18]~q\)) ) ) ) # ( \registers[2][18]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[0][18]~q\) ) ) ) # ( !\registers[2][18]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[0][18]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][18]~q\,
	datab => \ALT_INV_registers[1][18]~q\,
	datac => \ALT_INV_registers[0][18]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[2][18]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux13~8_combout\);

-- Location: MLABCELL_X13_Y7_N48
\Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux13~8_combout\ & ( \Mux13~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux13~8_combout\ & ( (!\read_reg1[2]~input_o\) # (\Mux13~7_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux13~8_combout\ & 
-- ( \Mux13~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux13~8_combout\ & ( (\read_reg1[2]~input_o\ & \Mux13~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111110111011101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux13~7_combout\,
	datac => \ALT_INV_Mux13~6_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux13~8_combout\,
	combout => \Mux13~9_combout\);

-- Location: FF_X13_Y4_N26
\registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][18]~q\);

-- Location: FF_X13_Y4_N37
\registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][18]~q\);

-- Location: FF_X13_Y4_N2
\registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][18]~q\);

-- Location: MLABCELL_X13_Y8_N39
\registers[22][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[22][18]~feeder_combout\);

-- Location: FF_X13_Y8_N41
\registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][18]~q\);

-- Location: MLABCELL_X13_Y4_N0
\Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = ( \registers[26][18]~q\ & ( \registers[22][18]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][18]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][18]~q\)))) ) ) ) # ( 
-- !\registers[26][18]~q\ & ( \registers[22][18]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][18]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][18]~q\)))) ) ) ) # ( \registers[26][18]~q\ & ( 
-- !\registers[22][18]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[18][18]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][18]~q\)))) ) ) ) # ( !\registers[26][18]~q\ & ( !\registers[22][18]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[18][18]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[18][18]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[30][18]~q\,
	datae => \ALT_INV_registers[26][18]~q\,
	dataf => \ALT_INV_registers[22][18]~q\,
	combout => \Mux13~2_combout\);

-- Location: FF_X12_Y6_N5
\registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][18]~q\);

-- Location: FF_X12_Y6_N25
\registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][18]~q\);

-- Location: FF_X12_Y6_N19
\registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][18]~q\);

-- Location: FF_X14_Y6_N28
\registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][18]~q\);

-- Location: LABCELL_X12_Y6_N18
\Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = ( \registers[25][18]~q\ & ( \registers[21][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[17][18]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[29][18]~q\)))) ) ) ) # ( 
-- !\registers[25][18]~q\ & ( \registers[21][18]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[17][18]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[29][18]~q\)))) ) ) ) # ( \registers[25][18]~q\ & ( 
-- !\registers[21][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[17][18]~q\))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\ & \registers[29][18]~q\)))) ) ) ) # ( !\registers[25][18]~q\ & ( !\registers[21][18]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (\registers[17][18]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\ & \registers[29][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][18]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][18]~q\,
	datae => \ALT_INV_registers[25][18]~q\,
	dataf => \ALT_INV_registers[21][18]~q\,
	combout => \Mux13~1_combout\);

-- Location: LABCELL_X10_Y5_N12
\registers[19][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[19][18]~feeder_combout\);

-- Location: FF_X10_Y5_N14
\registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][18]~q\);

-- Location: FF_X9_Y5_N2
\registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][18]~q\);

-- Location: FF_X9_Y5_N25
\registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][18]~q\);

-- Location: MLABCELL_X13_Y5_N51
\registers[23][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[23][18]~feeder_combout\);

-- Location: FF_X13_Y5_N53
\registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][18]~q\);

-- Location: MLABCELL_X9_Y5_N24
\Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = ( \registers[27][18]~q\ & ( \registers[23][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[19][18]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[31][18]~q\)))) ) ) ) # ( 
-- !\registers[27][18]~q\ & ( \registers[23][18]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[19][18]~q\ & ((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[31][18]~q\)))) ) ) ) # ( \registers[27][18]~q\ & ( 
-- !\registers[23][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[19][18]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[31][18]~q\ & \read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[27][18]~q\ & ( !\registers[23][18]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (\registers[19][18]~q\ & ((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((\registers[31][18]~q\ & \read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[19][18]~q\,
	datac => \ALT_INV_registers[31][18]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][18]~q\,
	dataf => \ALT_INV_registers[23][18]~q\,
	combout => \Mux13~3_combout\);

-- Location: FF_X14_Y4_N26
\registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][18]~q\);

-- Location: LABCELL_X14_Y4_N42
\registers[16][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[16][18]~feeder_combout\);

-- Location: FF_X14_Y4_N44
\registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][18]~q\);

-- Location: FF_X14_Y4_N20
\registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][18]~q\);

-- Location: LABCELL_X14_Y5_N0
\registers[20][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][18]~feeder_combout\ = ( \write_data[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[20][18]~feeder_combout\);

-- Location: FF_X14_Y5_N1
\registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][18]~q\);

-- Location: LABCELL_X14_Y4_N18
\Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = ( \registers[24][18]~q\ & ( \registers[20][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][18]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][18]~q\))) ) ) ) # ( 
-- !\registers[24][18]~q\ & ( \registers[20][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][18]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][18]~q\))) ) ) ) # ( \registers[24][18]~q\ & ( 
-- !\registers[20][18]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][18]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[28][18]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[24][18]~q\ & ( !\registers[20][18]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][18]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[28][18]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][18]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[16][18]~q\,
	datae => \ALT_INV_registers[24][18]~q\,
	dataf => \ALT_INV_registers[20][18]~q\,
	combout => \Mux13~0_combout\);

-- Location: LABCELL_X10_Y7_N15
\Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux13~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux13~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux13~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux13~0_combout\ & ( (!\read_reg1[0]~input_o\) 
-- # (\Mux13~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux13~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux13~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux13~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux13~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux13~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux13~2_combout\,
	datac => \ALT_INV_Mux13~1_combout\,
	datad => \ALT_INV_Mux13~3_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux13~0_combout\,
	combout => \Mux13~4_combout\);

-- Location: LABCELL_X12_Y5_N3
\registers[9][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][18]~feeder_combout\ = \write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[18]~input_o\,
	combout => \registers[9][18]~feeder_combout\);

-- Location: FF_X12_Y5_N4
\registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][18]~q\);

-- Location: FF_X16_Y6_N32
\registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][18]~q\);

-- Location: FF_X16_Y6_N25
\registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][18]~q\);

-- Location: FF_X16_Y6_N50
\registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[18]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][18]~q\);

-- Location: LABCELL_X16_Y6_N24
\Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = ( \registers[10][18]~q\ & ( \registers[8][18]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][18]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][18]~q\)))) ) ) ) # ( !\registers[10][18]~q\ & ( 
-- \registers[8][18]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[9][18]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[11][18]~q\)))) ) ) ) # ( \registers[10][18]~q\ & ( !\registers[8][18]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[9][18]~q\ & (\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][18]~q\)))) ) ) ) # ( !\registers[10][18]~q\ & ( !\registers[8][18]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[9][18]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][18]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[11][18]~q\,
	datae => \ALT_INV_registers[10][18]~q\,
	dataf => \ALT_INV_registers[8][18]~q\,
	combout => \Mux13~5_combout\);

-- Location: LABCELL_X16_Y6_N48
\Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~10_combout\ = ( \Mux13~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux31~6_combout\)) # (\Mux13~9_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux13~4_combout\)))) ) ) # ( !\Mux13~5_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux13~9_combout\ & 
-- (!\Mux31~6_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux13~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux13~9_combout\,
	datac => \ALT_INV_Mux31~6_combout\,
	datad => \ALT_INV_Mux13~4_combout\,
	dataf => \ALT_INV_Mux13~5_combout\,
	combout => \Mux13~10_combout\);

-- Location: IOIBUF_X11_Y0_N18
\write_data[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(19),
	o => \write_data[19]~input_o\);

-- Location: FF_X16_Y7_N20
\registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][19]~q\);

-- Location: LABCELL_X16_Y9_N48
\registers[12][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][19]~feeder_combout\ = ( \write_data[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[19]~input_o\,
	combout => \registers[12][19]~feeder_combout\);

-- Location: FF_X16_Y9_N50
\registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][19]~q\);

-- Location: FF_X16_Y7_N14
\registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][19]~q\);

-- Location: FF_X16_Y7_N28
\registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][19]~q\);

-- Location: LABCELL_X16_Y7_N12
\Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = ( \registers[14][19]~q\ & ( \registers[13][19]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][19]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][19]~q\))) ) ) ) # ( 
-- !\registers[14][19]~q\ & ( \registers[13][19]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[12][19]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][19]~q\))) ) ) ) # ( \registers[14][19]~q\ & ( 
-- !\registers[13][19]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][19]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[15][19]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[14][19]~q\ & ( !\registers[13][19]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[12][19]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[15][19]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][19]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[12][19]~q\,
	datae => \ALT_INV_registers[14][19]~q\,
	dataf => \ALT_INV_registers[13][19]~q\,
	combout => \Mux12~6_combout\);

-- Location: FF_X9_Y8_N34
\registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][19]~q\);

-- Location: LABCELL_X14_Y7_N0
\registers[4][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][19]~feeder_combout\ = \write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[19]~input_o\,
	combout => \registers[4][19]~feeder_combout\);

-- Location: FF_X14_Y7_N2
\registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][19]~q\);

-- Location: FF_X14_Y7_N14
\registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][19]~q\);

-- Location: FF_X14_Y7_N8
\registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][19]~q\);

-- Location: LABCELL_X14_Y7_N6
\Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = ( \registers[6][19]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[5][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][19]~q\))) ) ) ) # ( !\registers[6][19]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][19]~q\))) ) ) ) # ( \registers[6][19]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[4][19]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[6][19]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[4][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][19]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[4][19]~q\,
	datad => \ALT_INV_registers[7][19]~q\,
	datae => \ALT_INV_registers[6][19]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux12~7_combout\);

-- Location: FF_X17_Y8_N46
\registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][19]~q\);

-- Location: FF_X17_Y7_N38
\registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][19]~q\);

-- Location: FF_X17_Y7_N28
\registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][19]~q\);

-- Location: FF_X17_Y7_N31
\registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][19]~q\);

-- Location: LABCELL_X17_Y7_N30
\Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~8_combout\ = ( \registers[2][19]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[1][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][19]~q\))) ) ) ) # ( !\registers[2][19]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[1][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][19]~q\))) ) ) ) # ( \registers[2][19]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][19]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][19]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[1][19]~q\,
	datac => \ALT_INV_registers[3][19]~q\,
	datad => \ALT_INV_registers[0][19]~q\,
	datae => \ALT_INV_registers[2][19]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux12~8_combout\);

-- Location: LABCELL_X14_Y5_N27
\Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~9_combout\ = ( \Mux12~7_combout\ & ( \Mux12~8_combout\ & ( (!\read_reg1[3]~input_o\) # (\Mux12~6_combout\) ) ) ) # ( !\Mux12~7_combout\ & ( \Mux12~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & 
-- (\Mux12~6_combout\)) ) ) ) # ( \Mux12~7_combout\ & ( !\Mux12~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (\Mux12~6_combout\)) ) ) ) # ( !\Mux12~7_combout\ & ( !\Mux12~8_combout\ & ( (\Mux12~6_combout\ 
-- & \read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111000101110001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux12~6_combout\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_Mux12~7_combout\,
	dataf => \ALT_INV_Mux12~8_combout\,
	combout => \Mux12~9_combout\);

-- Location: FF_X12_Y7_N59
\registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][19]~q\);

-- Location: FF_X12_Y7_N7
\registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][19]~q\);

-- Location: FF_X12_Y7_N31
\registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][19]~q\);

-- Location: FF_X13_Y7_N47
\registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][19]~q\);

-- Location: LABCELL_X12_Y7_N30
\Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = ( \registers[10][19]~q\ & ( \registers[8][19]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[9][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][19]~q\)))) ) ) ) # ( !\registers[10][19]~q\ & ( 
-- \registers[8][19]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[9][19]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[11][19]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][19]~q\ & ( !\registers[8][19]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[9][19]~q\ & ((\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][19]~q\)))) ) ) ) # ( !\registers[10][19]~q\ & ( !\registers[8][19]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[9][19]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[11][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[9][19]~q\,
	datac => \ALT_INV_registers[11][19]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][19]~q\,
	dataf => \ALT_INV_registers[8][19]~q\,
	combout => \Mux12~5_combout\);

-- Location: FF_X9_Y6_N35
\registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][19]~q\);

-- Location: FF_X9_Y6_N2
\registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][19]~q\);

-- Location: FF_X7_Y6_N19
\registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][19]~q\);

-- Location: FF_X9_Y6_N26
\registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][19]~q\);

-- Location: MLABCELL_X9_Y6_N24
\Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = ( \registers[26][19]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[30][19]~q\) ) ) ) # ( !\registers[26][19]~q\ & ( \read_reg1[3]~input_o\ & ( (\read_reg1[2]~input_o\ & \registers[30][19]~q\) ) ) ) # ( 
-- \registers[26][19]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[18][19]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][19]~q\)) ) ) ) # ( !\registers[26][19]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[18][19]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][19]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[30][19]~q\,
	datad => \ALT_INV_registers[18][19]~q\,
	datae => \ALT_INV_registers[26][19]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux12~2_combout\);

-- Location: FF_X9_Y5_N14
\registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][19]~q\);

-- Location: LABCELL_X10_Y5_N15
\registers[19][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][19]~feeder_combout\ = ( \write_data[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[19]~input_o\,
	combout => \registers[19][19]~feeder_combout\);

-- Location: FF_X10_Y5_N17
\registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][19]~q\);

-- Location: FF_X9_Y5_N37
\registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][19]~q\);

-- Location: FF_X9_Y5_N53
\registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][19]~q\);

-- Location: MLABCELL_X9_Y5_N36
\Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = ( \registers[27][19]~q\ & ( \registers[23][19]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[19][19]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][19]~q\))) ) ) ) # ( 
-- !\registers[27][19]~q\ & ( \registers[23][19]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[19][19]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][19]~q\))) ) ) ) # ( \registers[27][19]~q\ & ( 
-- !\registers[23][19]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[19][19]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[31][19]~q\ & ((\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[27][19]~q\ & ( !\registers[23][19]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[19][19]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[31][19]~q\ & ((\read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[31][19]~q\,
	datac => \ALT_INV_registers[19][19]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][19]~q\,
	dataf => \ALT_INV_registers[23][19]~q\,
	combout => \Mux12~3_combout\);

-- Location: FF_X12_Y6_N2
\registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][19]~q\);

-- Location: FF_X12_Y6_N8
\registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][19]~q\);

-- Location: FF_X12_Y6_N32
\registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][19]~q\);

-- Location: FF_X14_Y6_N34
\registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][19]~q\);

-- Location: LABCELL_X12_Y6_N30
\Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = ( \registers[25][19]~q\ & ( \registers[21][19]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[17][19]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[29][19]~q\)))) ) ) ) # ( 
-- !\registers[25][19]~q\ & ( \registers[21][19]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[17][19]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[29][19]~q\)))) ) ) ) # ( \registers[25][19]~q\ & ( 
-- !\registers[21][19]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[17][19]~q\))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\ & \registers[29][19]~q\)))) ) ) ) # ( !\registers[25][19]~q\ & ( !\registers[21][19]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (\registers[17][19]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\ & \registers[29][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][19]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][19]~q\,
	datae => \ALT_INV_registers[25][19]~q\,
	dataf => \ALT_INV_registers[21][19]~q\,
	combout => \Mux12~1_combout\);

-- Location: FF_X17_Y5_N50
\registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][19]~q\);

-- Location: FF_X14_Y5_N8
\registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][19]~q\);

-- Location: FF_X14_Y5_N14
\registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][19]~q\);

-- Location: FF_X14_Y5_N49
\registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[19]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][19]~q\);

-- Location: LABCELL_X14_Y5_N48
\Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = ( \registers[24][19]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[28][19]~q\) ) ) ) # ( !\registers[24][19]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[28][19]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[24][19]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & (\registers[16][19]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][19]~q\))) ) ) ) # ( !\registers[24][19]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- (\registers[16][19]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][19]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[16][19]~q\,
	datad => \ALT_INV_registers[20][19]~q\,
	datae => \ALT_INV_registers[24][19]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux12~0_combout\);

-- Location: LABCELL_X14_Y5_N9
\Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux12~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux12~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux12~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux12~0_combout\ & ( (!\read_reg1[0]~input_o\) 
-- # (\Mux12~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux12~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux12~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux12~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux12~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux12~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux12~2_combout\,
	datac => \ALT_INV_Mux12~3_combout\,
	datad => \ALT_INV_Mux12~1_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux12~0_combout\,
	combout => \Mux12~4_combout\);

-- Location: LABCELL_X14_Y5_N15
\Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~10_combout\ = ( \Mux12~5_combout\ & ( \Mux12~4_combout\ & ( ((\Mux12~9_combout\) # (\read_reg1[4]~input_o\)) # (\Mux31~6_combout\) ) ) ) # ( !\Mux12~5_combout\ & ( \Mux12~4_combout\ & ( ((!\Mux31~6_combout\ & \Mux12~9_combout\)) # 
-- (\read_reg1[4]~input_o\) ) ) ) # ( \Mux12~5_combout\ & ( !\Mux12~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux12~9_combout\) # (\Mux31~6_combout\))) ) ) ) # ( !\Mux12~5_combout\ & ( !\Mux12~4_combout\ & ( (!\Mux31~6_combout\ & (!\read_reg1[4]~input_o\ 
-- & \Mux12~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010100001111000000001111101011110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datad => \ALT_INV_Mux12~9_combout\,
	datae => \ALT_INV_Mux12~5_combout\,
	dataf => \ALT_INV_Mux12~4_combout\,
	combout => \Mux12~10_combout\);

-- Location: IOIBUF_X0_Y18_N78
\write_data[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(20),
	o => \write_data[20]~input_o\);

-- Location: FF_X9_Y6_N22
\registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][20]~q\);

-- Location: LABCELL_X7_Y6_N18
\registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][20]~feeder_combout\ = \write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[20]~input_o\,
	combout => \registers[18][20]~feeder_combout\);

-- Location: FF_X7_Y6_N20
\registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][20]~q\);

-- Location: FF_X7_Y6_N25
\registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][20]~q\);

-- Location: FF_X7_Y6_N49
\registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][20]~q\);

-- Location: LABCELL_X7_Y6_N48
\Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = ( \registers[26][20]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[30][20]~q\) ) ) ) # ( !\registers[26][20]~q\ & ( \read_reg1[3]~input_o\ & ( (\read_reg1[2]~input_o\ & \registers[30][20]~q\) ) ) ) # ( 
-- \registers[26][20]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\registers[18][20]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][20]~q\)) ) ) ) # ( !\registers[26][20]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- ((\registers[18][20]~q\))) # (\read_reg1[2]~input_o\ & (\registers[22][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[22][20]~q\,
	datac => \ALT_INV_registers[18][20]~q\,
	datad => \ALT_INV_registers[30][20]~q\,
	datae => \ALT_INV_registers[26][20]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux11~2_combout\);

-- Location: FF_X7_Y7_N49
\registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][20]~q\);

-- Location: LABCELL_X7_Y7_N45
\registers[20][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][20]~feeder_combout\ = \write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[20]~input_o\,
	combout => \registers[20][20]~feeder_combout\);

-- Location: FF_X7_Y7_N46
\registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][20]~q\);

-- Location: FF_X7_Y7_N32
\registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][20]~q\);

-- Location: FF_X5_Y7_N50
\registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][20]~q\);

-- Location: LABCELL_X5_Y7_N48
\Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = ( \registers[24][20]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[20][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][20]~q\)) ) ) ) # ( !\registers[24][20]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[20][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][20]~q\)) ) ) ) # ( \registers[24][20]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[16][20]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][20]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[16][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][20]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[20][20]~q\,
	datad => \ALT_INV_registers[16][20]~q\,
	datae => \ALT_INV_registers[24][20]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux11~0_combout\);

-- Location: FF_X9_Y5_N55
\registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][20]~q\);

-- Location: FF_X10_Y5_N20
\registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][20]~q\);

-- Location: FF_X9_Y5_N20
\registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][20]~q\);

-- Location: FF_X9_Y5_N50
\registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][20]~q\);

-- Location: MLABCELL_X9_Y5_N18
\Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = ( \registers[27][20]~q\ & ( \registers[23][20]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[19][20]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][20]~q\))) ) ) ) # ( 
-- !\registers[27][20]~q\ & ( \registers[23][20]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[19][20]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][20]~q\))) ) ) ) # ( \registers[27][20]~q\ & ( 
-- !\registers[23][20]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[19][20]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[31][20]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[27][20]~q\ & ( !\registers[23][20]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[19][20]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[31][20]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[31][20]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[19][20]~q\,
	datae => \ALT_INV_registers[27][20]~q\,
	dataf => \ALT_INV_registers[23][20]~q\,
	combout => \Mux11~3_combout\);

-- Location: FF_X12_Y6_N56
\registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][20]~q\);

-- Location: LABCELL_X5_Y6_N18
\registers[21][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][20]~feeder_combout\ = ( \write_data[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[20]~input_o\,
	combout => \registers[21][20]~feeder_combout\);

-- Location: FF_X5_Y6_N20
\registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][20]~q\);

-- Location: FF_X12_Y6_N49
\registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][20]~q\);

-- Location: FF_X12_Y6_N14
\registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][20]~q\);

-- Location: LABCELL_X12_Y6_N48
\Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = ( \registers[25][20]~q\ & ( \registers[17][20]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[21][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][20]~q\))) ) ) ) # ( !\registers[25][20]~q\ & ( 
-- \registers[17][20]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][20]~q\)))) ) ) ) # ( \registers[25][20]~q\ & 
-- ( !\registers[17][20]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][20]~q\)))) ) ) ) # ( 
-- !\registers[25][20]~q\ & ( !\registers[17][20]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[21][20]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][20]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[21][20]~q\,
	datae => \ALT_INV_registers[25][20]~q\,
	dataf => \ALT_INV_registers[17][20]~q\,
	combout => \Mux11~1_combout\);

-- Location: LABCELL_X12_Y6_N15
\Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = ( \read_reg1[0]~input_o\ & ( \Mux11~1_combout\ & ( (!\read_reg1[1]~input_o\) # (\Mux11~3_combout\) ) ) ) # ( !\read_reg1[0]~input_o\ & ( \Mux11~1_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux11~0_combout\))) # (\read_reg1[1]~input_o\ 
-- & (\Mux11~2_combout\)) ) ) ) # ( \read_reg1[0]~input_o\ & ( !\Mux11~1_combout\ & ( (\read_reg1[1]~input_o\ & \Mux11~3_combout\) ) ) ) # ( !\read_reg1[0]~input_o\ & ( !\Mux11~1_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux11~0_combout\))) # 
-- (\read_reg1[1]~input_o\ & (\Mux11~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_Mux11~2_combout\,
	datac => \ALT_INV_Mux11~0_combout\,
	datad => \ALT_INV_Mux11~3_combout\,
	datae => \ALT_INV_read_reg1[0]~input_o\,
	dataf => \ALT_INV_Mux11~1_combout\,
	combout => \Mux11~4_combout\);

-- Location: FF_X12_Y9_N47
\registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][20]~q\);

-- Location: FF_X13_Y9_N32
\registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][20]~q\);

-- Location: FF_X13_Y9_N55
\registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][20]~q\);

-- Location: MLABCELL_X13_Y9_N18
\registers[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][20]~feeder_combout\ = ( \write_data[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[20]~input_o\,
	combout => \registers[1][20]~feeder_combout\);

-- Location: FF_X13_Y9_N19
\registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][20]~q\);

-- Location: MLABCELL_X13_Y9_N54
\Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~8_combout\ = ( \registers[2][20]~q\ & ( \registers[1][20]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[0][20]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[3][20]~q\)))) ) ) ) # ( 
-- !\registers[2][20]~q\ & ( \registers[1][20]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[0][20]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[3][20]~q\)))) ) ) ) # ( \registers[2][20]~q\ & ( 
-- !\registers[1][20]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[0][20]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[3][20]~q\)))) ) ) ) # ( !\registers[2][20]~q\ & ( !\registers[1][20]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[0][20]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[3][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][20]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[3][20]~q\,
	datae => \ALT_INV_registers[2][20]~q\,
	dataf => \ALT_INV_registers[1][20]~q\,
	combout => \Mux11~8_combout\);

-- Location: FF_X9_Y8_N32
\registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][20]~q\);

-- Location: FF_X12_Y9_N11
\registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][20]~q\);

-- Location: FF_X9_Y8_N13
\registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][20]~q\);

-- Location: FF_X9_Y8_N8
\registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][20]~q\);

-- Location: MLABCELL_X9_Y8_N6
\Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = ( \registers[6][20]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[7][20]~q\) ) ) ) # ( !\registers[6][20]~q\ & ( \read_reg1[1]~input_o\ & ( (\read_reg1[0]~input_o\ & \registers[7][20]~q\) ) ) ) # ( 
-- \registers[6][20]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & ((\registers[4][20]~q\))) # (\read_reg1[0]~input_o\ & (\registers[5][20]~q\)) ) ) ) # ( !\registers[6][20]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- ((\registers[4][20]~q\))) # (\read_reg1[0]~input_o\ & (\registers[5][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][20]~q\,
	datab => \ALT_INV_registers[4][20]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[7][20]~q\,
	datae => \ALT_INV_registers[6][20]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux11~7_combout\);

-- Location: FF_X10_Y8_N5
\registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][20]~q\);

-- Location: FF_X10_Y8_N14
\registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][20]~q\);

-- Location: FF_X10_Y8_N8
\registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][20]~q\);

-- Location: FF_X12_Y8_N17
\registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][20]~q\);

-- Location: LABCELL_X10_Y8_N6
\Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = ( \registers[14][20]~q\ & ( \registers[13][20]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][20]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][20]~q\)))) ) ) ) # ( 
-- !\registers[14][20]~q\ & ( \registers[13][20]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[12][20]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][20]~q\)))) ) ) ) # ( \registers[14][20]~q\ & ( 
-- !\registers[13][20]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][20]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][20]~q\)))) ) ) ) # ( !\registers[14][20]~q\ & ( !\registers[13][20]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[12][20]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][20]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][20]~q\,
	datae => \ALT_INV_registers[14][20]~q\,
	dataf => \ALT_INV_registers[13][20]~q\,
	combout => \Mux11~6_combout\);

-- Location: LABCELL_X10_Y6_N12
\Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~9_combout\ = ( \Mux11~6_combout\ & ( ((!\read_reg1[2]~input_o\ & (\Mux11~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux11~7_combout\)))) # (\read_reg1[3]~input_o\) ) ) # ( !\Mux11~6_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ 
-- & (\Mux11~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux11~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux11~8_combout\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_Mux11~7_combout\,
	dataf => \ALT_INV_Mux11~6_combout\,
	combout => \Mux11~9_combout\);

-- Location: FF_X16_Y6_N53
\registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][20]~q\);

-- Location: FF_X5_Y7_N26
\registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][20]~q\);

-- Location: FF_X16_Y6_N8
\registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][20]~q\);

-- Location: FF_X16_Y6_N14
\registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[20]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][20]~q\);

-- Location: LABCELL_X16_Y6_N6
\Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = ( \registers[10][20]~q\ & ( \registers[11][20]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[8][20]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][20]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][20]~q\ & ( 
-- \registers[11][20]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][20]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[9][20]~q\)))) ) ) ) # ( \registers[10][20]~q\ & ( !\registers[11][20]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][20]~q\))) # (\read_reg1[0]~input_o\ & (((\registers[9][20]~q\ & !\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[10][20]~q\ & ( !\registers[11][20]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[8][20]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][20]~q\,
	datab => \ALT_INV_registers[9][20]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][20]~q\,
	dataf => \ALT_INV_registers[11][20]~q\,
	combout => \Mux11~5_combout\);

-- Location: LABCELL_X10_Y6_N36
\Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~10_combout\ = ( \Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux11~5_combout\))) # (\read_reg1[4]~input_o\ & (\Mux11~4_combout\)) ) ) # ( !\Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux11~9_combout\))) # (\read_reg1[4]~input_o\ & 
-- (\Mux11~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux11~4_combout\,
	datab => \ALT_INV_Mux11~9_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datad => \ALT_INV_Mux11~5_combout\,
	dataf => \ALT_INV_Mux31~6_combout\,
	combout => \Mux11~10_combout\);

-- Location: IOIBUF_X25_Y0_N52
\write_data[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(21),
	o => \write_data[21]~input_o\);

-- Location: FF_X25_Y8_N44
\registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][21]~q\);

-- Location: FF_X25_Y8_N32
\registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][21]~q\);

-- Location: FF_X25_Y8_N7
\registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][21]~q\);

-- Location: MLABCELL_X28_Y9_N24
\registers[1][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[1][21]~feeder_combout\);

-- Location: FF_X28_Y9_N25
\registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][21]~q\);

-- Location: LABCELL_X25_Y8_N6
\Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~8_combout\ = ( \registers[2][21]~q\ & ( \registers[1][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][21]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][21]~q\))) ) ) ) # ( 
-- !\registers[2][21]~q\ & ( \registers[1][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][21]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][21]~q\))) ) ) ) # ( \registers[2][21]~q\ & ( 
-- !\registers[1][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][21]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[3][21]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[2][21]~q\ & ( !\registers[1][21]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][21]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[3][21]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[3][21]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[0][21]~q\,
	datae => \ALT_INV_registers[2][21]~q\,
	dataf => \ALT_INV_registers[1][21]~q\,
	combout => \Mux10~8_combout\);

-- Location: FF_X24_Y8_N38
\registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][21]~q\);

-- Location: LABCELL_X25_Y9_N45
\registers[4][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[4][21]~feeder_combout\);

-- Location: FF_X25_Y9_N47
\registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][21]~q\);

-- Location: FF_X24_Y8_N32
\registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][21]~q\);

-- Location: FF_X26_Y9_N41
\registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][21]~q\);

-- Location: LABCELL_X24_Y8_N30
\Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = ( \registers[6][21]~q\ & ( \registers[5][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[4][21]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[7][21]~q\))) ) ) ) # ( 
-- !\registers[6][21]~q\ & ( \registers[5][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[4][21]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[7][21]~q\))) ) ) ) # ( \registers[6][21]~q\ & ( 
-- !\registers[5][21]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[4][21]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[7][21]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[6][21]~q\ & ( !\registers[5][21]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[4][21]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[7][21]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][21]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[4][21]~q\,
	datae => \ALT_INV_registers[6][21]~q\,
	dataf => \ALT_INV_registers[5][21]~q\,
	combout => \Mux10~7_combout\);

-- Location: FF_X24_Y7_N53
\registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][21]~q\);

-- Location: FF_X25_Y7_N2
\registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][21]~q\);

-- Location: FF_X25_Y7_N37
\registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][21]~q\);

-- Location: FF_X25_Y7_N32
\registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][21]~q\);

-- Location: LABCELL_X25_Y7_N30
\Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = ( \registers[14][21]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[13][21]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][21]~q\))) ) ) ) # ( !\registers[14][21]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[13][21]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][21]~q\))) ) ) ) # ( \registers[14][21]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[12][21]~q\) ) ) ) # ( !\registers[14][21]~q\ 
-- & ( !\read_reg1[0]~input_o\ & ( (\registers[12][21]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][21]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[13][21]~q\,
	datad => \ALT_INV_registers[15][21]~q\,
	datae => \ALT_INV_registers[14][21]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux10~6_combout\);

-- Location: LABCELL_X25_Y8_N33
\Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~9_combout\ = ( \read_reg1[2]~input_o\ & ( \Mux10~6_combout\ & ( (\Mux10~7_combout\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\read_reg1[2]~input_o\ & ( \Mux10~6_combout\ & ( (\Mux10~8_combout\) # (\read_reg1[3]~input_o\) ) ) ) # ( 
-- \read_reg1[2]~input_o\ & ( !\Mux10~6_combout\ & ( (!\read_reg1[3]~input_o\ & \Mux10~7_combout\) ) ) ) # ( !\read_reg1[2]~input_o\ & ( !\Mux10~6_combout\ & ( (!\read_reg1[3]~input_o\ & \Mux10~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000001010101001011111010111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_Mux10~8_combout\,
	datad => \ALT_INV_Mux10~7_combout\,
	datae => \ALT_INV_read_reg1[2]~input_o\,
	dataf => \ALT_INV_Mux10~6_combout\,
	combout => \Mux10~9_combout\);

-- Location: FF_X31_Y7_N14
\registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][21]~q\);

-- Location: MLABCELL_X28_Y7_N21
\registers[19][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[19][21]~feeder_combout\);

-- Location: FF_X28_Y7_N22
\registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][21]~q\);

-- Location: FF_X31_Y7_N38
\registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][21]~q\);

-- Location: FF_X31_Y7_N53
\registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][21]~q\);

-- Location: LABCELL_X31_Y7_N36
\Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = ( \registers[27][21]~q\ & ( \registers[23][21]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[19][21]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][21]~q\))) ) ) ) # ( 
-- !\registers[27][21]~q\ & ( \registers[23][21]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[19][21]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[31][21]~q\))) ) ) ) # ( \registers[27][21]~q\ & ( 
-- !\registers[23][21]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[19][21]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[31][21]~q\ & ((\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[27][21]~q\ & ( !\registers[23][21]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[19][21]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[31][21]~q\ & ((\read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[31][21]~q\,
	datac => \ALT_INV_registers[19][21]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][21]~q\,
	dataf => \ALT_INV_registers[23][21]~q\,
	combout => \Mux10~3_combout\);

-- Location: FF_X28_Y5_N44
\registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][21]~q\);

-- Location: FF_X28_Y5_N26
\registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][21]~q\);

-- Location: FF_X28_Y5_N20
\registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][21]~q\);

-- Location: LABCELL_X32_Y7_N48
\registers[18][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[18][21]~feeder_combout\);

-- Location: FF_X32_Y7_N50
\registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][21]~q\);

-- Location: MLABCELL_X28_Y5_N18
\Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = ( \registers[26][21]~q\ & ( \registers[18][21]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[22][21]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][21]~q\)))) ) ) ) # ( !\registers[26][21]~q\ & ( 
-- \registers[18][21]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][21]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][21]~q\))))) ) ) ) # ( \registers[26][21]~q\ & 
-- ( !\registers[18][21]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][21]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][21]~q\))))) ) ) ) # ( 
-- !\registers[26][21]~q\ & ( !\registers[18][21]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[22][21]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[22][21]~q\,
	datac => \ALT_INV_registers[30][21]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][21]~q\,
	dataf => \ALT_INV_registers[18][21]~q\,
	combout => \Mux10~2_combout\);

-- Location: MLABCELL_X28_Y6_N42
\registers[17][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[17][21]~feeder_combout\);

-- Location: FF_X28_Y6_N43
\registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][21]~q\);

-- Location: MLABCELL_X28_Y6_N39
\registers[21][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][21]~feeder_combout\ = ( \write_data[21]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[21][21]~feeder_combout\);

-- Location: FF_X28_Y6_N41
\registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][21]~q\);

-- Location: FF_X29_Y6_N20
\registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][21]~q\);

-- Location: FF_X29_Y6_N25
\registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][21]~q\);

-- Location: LABCELL_X29_Y6_N18
\Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = ( \registers[25][21]~q\ & ( \registers[29][21]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[17][21]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][21]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][21]~q\ & ( 
-- \registers[29][21]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[17][21]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\registers[21][21]~q\) # (\read_reg1[3]~input_o\)))) ) ) ) # ( \registers[25][21]~q\ & ( !\registers[29][21]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[17][21]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[21][21]~q\)))) ) ) ) # ( !\registers[25][21]~q\ & ( !\registers[29][21]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[17][21]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[17][21]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[21][21]~q\,
	datae => \ALT_INV_registers[25][21]~q\,
	dataf => \ALT_INV_registers[29][21]~q\,
	combout => \Mux10~1_combout\);

-- Location: FF_X32_Y6_N43
\registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][21]~q\);

-- Location: FF_X32_Y6_N23
\registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][21]~q\);

-- Location: LABCELL_X31_Y6_N21
\registers[20][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][21]~feeder_combout\ = \write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[21]~input_o\,
	combout => \registers[20][21]~feeder_combout\);

-- Location: FF_X31_Y6_N23
\registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][21]~q\);

-- Location: FF_X32_Y6_N8
\registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][21]~q\);

-- Location: LABCELL_X32_Y6_N6
\Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( \registers[24][21]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[28][21]~q\) ) ) ) # ( !\registers[24][21]~q\ & ( \read_reg1[3]~input_o\ & ( (\read_reg1[2]~input_o\ & \registers[28][21]~q\) ) ) ) # ( 
-- \registers[24][21]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & (\registers[16][21]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][21]~q\))) ) ) ) # ( !\registers[24][21]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- (\registers[16][21]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][21]~q\,
	datac => \ALT_INV_registers[16][21]~q\,
	datad => \ALT_INV_registers[20][21]~q\,
	datae => \ALT_INV_registers[24][21]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: MLABCELL_X28_Y5_N45
\Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = ( \read_reg1[0]~input_o\ & ( \Mux10~0_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux10~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux10~3_combout\)) ) ) ) # ( !\read_reg1[0]~input_o\ & ( \Mux10~0_combout\ & ( (!\read_reg1[1]~input_o\) 
-- # (\Mux10~2_combout\) ) ) ) # ( \read_reg1[0]~input_o\ & ( !\Mux10~0_combout\ & ( (!\read_reg1[1]~input_o\ & ((\Mux10~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux10~3_combout\)) ) ) ) # ( !\read_reg1[0]~input_o\ & ( !\Mux10~0_combout\ & ( 
-- (\read_reg1[1]~input_o\ & \Mux10~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_Mux10~3_combout\,
	datac => \ALT_INV_Mux10~2_combout\,
	datad => \ALT_INV_Mux10~1_combout\,
	datae => \ALT_INV_read_reg1[0]~input_o\,
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => \Mux10~4_combout\);

-- Location: FF_X28_Y8_N14
\registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][21]~q\);

-- Location: FF_X28_Y8_N53
\registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][21]~q\);

-- Location: FF_X28_Y8_N8
\registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][21]~q\);

-- Location: FF_X29_Y8_N49
\registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[21]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][21]~q\);

-- Location: MLABCELL_X28_Y8_N6
\Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = ( \registers[10][21]~q\ & ( \registers[9][21]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[8][21]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][21]~q\))) ) ) ) # ( 
-- !\registers[10][21]~q\ & ( \registers[9][21]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[8][21]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[11][21]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][21]~q\ & ( 
-- !\registers[9][21]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[8][21]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][21]~q\))) ) ) ) # ( !\registers[10][21]~q\ & ( !\registers[9][21]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[8][21]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[11][21]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[11][21]~q\,
	datac => \ALT_INV_registers[8][21]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][21]~q\,
	dataf => \ALT_INV_registers[9][21]~q\,
	combout => \Mux10~5_combout\);

-- Location: LABCELL_X25_Y8_N48
\Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~10_combout\ = ( \Mux10~5_combout\ & ( \Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\) # (\Mux10~4_combout\) ) ) ) # ( !\Mux10~5_combout\ & ( \Mux31~6_combout\ & ( (\Mux10~4_combout\ & \read_reg1[4]~input_o\) ) ) ) # ( \Mux10~5_combout\ & ( 
-- !\Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux10~9_combout\)) # (\read_reg1[4]~input_o\ & ((\Mux10~4_combout\))) ) ) ) # ( !\Mux10~5_combout\ & ( !\Mux31~6_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux10~9_combout\)) # (\read_reg1[4]~input_o\ & 
-- ((\Mux10~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux10~9_combout\,
	datab => \ALT_INV_Mux10~4_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datae => \ALT_INV_Mux10~5_combout\,
	dataf => \ALT_INV_Mux31~6_combout\,
	combout => \Mux10~10_combout\);

-- Location: IOIBUF_X23_Y0_N75
\write_data[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(22),
	o => \write_data[22]~input_o\);

-- Location: FF_X19_Y4_N23
\registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][22]~q\);

-- Location: FF_X19_Y4_N44
\registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][22]~q\);

-- Location: FF_X19_Y4_N37
\registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][22]~q\);

-- Location: LABCELL_X16_Y3_N42
\registers[22][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][22]~feeder_combout\ = ( \write_data[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[22]~input_o\,
	combout => \registers[22][22]~feeder_combout\);

-- Location: FF_X16_Y3_N44
\registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][22]~q\);

-- Location: LABCELL_X19_Y4_N36
\Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = ( \registers[26][22]~q\ & ( \registers[22][22]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][22]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][22]~q\)))) ) ) ) # ( 
-- !\registers[26][22]~q\ & ( \registers[22][22]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[18][22]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][22]~q\)))) ) ) ) # ( \registers[26][22]~q\ & ( 
-- !\registers[22][22]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[18][22]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][22]~q\)))) ) ) ) # ( !\registers[26][22]~q\ & ( !\registers[22][22]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[18][22]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][22]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[30][22]~q\,
	datae => \ALT_INV_registers[26][22]~q\,
	dataf => \ALT_INV_registers[22][22]~q\,
	combout => \Mux9~2_combout\);

-- Location: FF_X17_Y4_N4
\registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][22]~q\);

-- Location: FF_X16_Y4_N52
\registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][22]~q\);

-- Location: FF_X23_Y4_N17
\registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][22]~q\);

-- Location: FF_X23_Y4_N53
\registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][22]~q\);

-- Location: MLABCELL_X23_Y4_N15
\Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( \registers[24][22]~q\ & ( \registers[28][22]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[16][22]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][22]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][22]~q\ & ( 
-- \registers[28][22]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][22]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][22]~q\)))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)))) ) ) ) # ( \registers[24][22]~q\ & 
-- ( !\registers[28][22]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][22]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][22]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)))) ) ) ) # ( 
-- !\registers[24][22]~q\ & ( !\registers[28][22]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[16][22]~q\))) # (\read_reg1[2]~input_o\ & (\registers[20][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_registers[20][22]~q\,
	datac => \ALT_INV_registers[16][22]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[24][22]~q\,
	dataf => \ALT_INV_registers[28][22]~q\,
	combout => \Mux9~0_combout\);

-- Location: FF_X19_Y5_N50
\registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][22]~q\);

-- Location: FF_X20_Y5_N14
\registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][22]~q\);

-- Location: FF_X19_Y5_N44
\registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][22]~q\);

-- Location: FF_X20_Y5_N35
\registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][22]~q\);

-- Location: LABCELL_X19_Y5_N42
\Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = ( \registers[27][22]~q\ & ( \registers[19][22]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][22]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][22]~q\))) ) ) ) # ( !\registers[27][22]~q\ & ( 
-- \registers[19][22]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[23][22]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][22]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[27][22]~q\ & ( !\registers[19][22]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[23][22]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][22]~q\))) ) ) ) # ( !\registers[27][22]~q\ & ( !\registers[19][22]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[23][22]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][22]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][22]~q\,
	datae => \ALT_INV_registers[27][22]~q\,
	dataf => \ALT_INV_registers[19][22]~q\,
	combout => \Mux9~3_combout\);

-- Location: FF_X25_Y5_N20
\registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][22]~q\);

-- Location: FF_X26_Y5_N38
\registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][22]~q\);

-- Location: FF_X25_Y5_N44
\registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][22]~q\);

-- Location: FF_X26_Y5_N32
\registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][22]~q\);

-- Location: LABCELL_X26_Y5_N30
\Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = ( \registers[25][22]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & (\registers[21][22]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][22]~q\))) ) ) ) # ( !\registers[25][22]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[21][22]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][22]~q\))) ) ) ) # ( \registers[25][22]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[17][22]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][22]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[17][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][22]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[29][22]~q\,
	datad => \ALT_INV_registers[17][22]~q\,
	datae => \ALT_INV_registers[25][22]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux9~1_combout\);

-- Location: LABCELL_X20_Y5_N15
\Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux9~1_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux9~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux9~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux9~1_combout\ & ( (\Mux9~0_combout\) # 
-- (\read_reg1[0]~input_o\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux9~1_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux9~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux9~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux9~1_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & \Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux9~2_combout\,
	datac => \ALT_INV_Mux9~0_combout\,
	datad => \ALT_INV_Mux9~3_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux9~1_combout\,
	combout => \Mux9~4_combout\);

-- Location: FF_X21_Y7_N56
\registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][22]~q\);

-- Location: LABCELL_X21_Y7_N12
\registers[5][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][22]~feeder_combout\ = ( \write_data[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[22]~input_o\,
	combout => \registers[5][22]~feeder_combout\);

-- Location: FF_X21_Y7_N14
\registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][22]~q\);

-- Location: FF_X21_Y7_N20
\registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][22]~q\);

-- Location: FF_X25_Y9_N22
\registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][22]~q\);

-- Location: LABCELL_X21_Y7_N18
\Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~7_combout\ = ( \registers[6][22]~q\ & ( \registers[4][22]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[5][22]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][22]~q\))) ) ) ) # ( !\registers[6][22]~q\ & ( 
-- \registers[4][22]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[5][22]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][22]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][22]~q\ & ( !\registers[4][22]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[5][22]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][22]~q\))) ) ) ) # ( !\registers[6][22]~q\ & ( !\registers[4][22]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[5][22]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][22]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[5][22]~q\,
	datae => \ALT_INV_registers[6][22]~q\,
	dataf => \ALT_INV_registers[4][22]~q\,
	combout => \Mux9~7_combout\);

-- Location: FF_X20_Y8_N32
\registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][22]~q\);

-- Location: LABCELL_X21_Y8_N30
\registers[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][22]~feeder_combout\ = \write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[22]~input_o\,
	combout => \registers[12][22]~feeder_combout\);

-- Location: FF_X21_Y8_N31
\registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][22]~q\);

-- Location: FF_X20_Y8_N25
\registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][22]~q\);

-- Location: FF_X26_Y7_N34
\registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][22]~q\);

-- Location: LABCELL_X20_Y8_N24
\Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = ( \registers[14][22]~q\ & ( \registers[13][22]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][22]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][22]~q\))) ) ) ) # ( 
-- !\registers[14][22]~q\ & ( \registers[13][22]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][22]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][22]~q\))) ) ) ) # ( \registers[14][22]~q\ & ( 
-- !\registers[13][22]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][22]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[15][22]~q\ & ((\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[14][22]~q\ & ( !\registers[13][22]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[12][22]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[15][22]~q\ & ((\read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[15][22]~q\,
	datac => \ALT_INV_registers[12][22]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][22]~q\,
	dataf => \ALT_INV_registers[13][22]~q\,
	combout => \Mux9~6_combout\);

-- Location: FF_X18_Y7_N38
\registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][22]~q\);

-- Location: LABCELL_X20_Y9_N36
\registers[1][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][22]~feeder_combout\ = \write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[22]~input_o\,
	combout => \registers[1][22]~feeder_combout\);

-- Location: FF_X20_Y9_N38
\registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][22]~q\);

-- Location: FF_X18_Y7_N43
\registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][22]~q\);

-- Location: FF_X18_Y7_N2
\registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][22]~q\);

-- Location: MLABCELL_X18_Y7_N0
\Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~8_combout\ = ( \registers[2][22]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[1][22]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][22]~q\)) ) ) ) # ( !\registers[2][22]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[1][22]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][22]~q\)) ) ) ) # ( \registers[2][22]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][22]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][22]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][22]~q\,
	datab => \ALT_INV_registers[1][22]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[0][22]~q\,
	datae => \ALT_INV_registers[2][22]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux9~8_combout\);

-- Location: MLABCELL_X18_Y7_N57
\Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~9_combout\ = ( \Mux9~8_combout\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & (\Mux9~7_combout\)) # (\read_reg1[3]~input_o\ & ((\Mux9~6_combout\))) ) ) ) # ( !\Mux9~8_combout\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & 
-- (\Mux9~7_combout\)) # (\read_reg1[3]~input_o\ & ((\Mux9~6_combout\))) ) ) ) # ( \Mux9~8_combout\ & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\) # (\Mux9~6_combout\) ) ) ) # ( !\Mux9~8_combout\ & ( !\read_reg1[2]~input_o\ & ( 
-- (\read_reg1[3]~input_o\ & \Mux9~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_Mux9~7_combout\,
	datad => \ALT_INV_Mux9~6_combout\,
	datae => \ALT_INV_Mux9~8_combout\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux9~9_combout\);

-- Location: FF_X26_Y8_N20
\registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][22]~q\);

-- Location: MLABCELL_X23_Y8_N39
\registers[8][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][22]~feeder_combout\ = ( \write_data[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[22]~input_o\,
	combout => \registers[8][22]~feeder_combout\);

-- Location: FF_X23_Y8_N40
\registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][22]~q\);

-- Location: FF_X26_Y8_N14
\registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][22]~q\);

-- Location: FF_X26_Y8_N11
\registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[22]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][22]~q\);

-- Location: LABCELL_X26_Y8_N12
\Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = ( \registers[10][22]~q\ & ( \registers[9][22]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[8][22]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][22]~q\))) ) ) ) # ( 
-- !\registers[10][22]~q\ & ( \registers[9][22]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[8][22]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[11][22]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[10][22]~q\ & ( 
-- !\registers[9][22]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[8][22]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][22]~q\))) ) ) ) # ( !\registers[10][22]~q\ & ( !\registers[9][22]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[8][22]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[11][22]~q\ & (\read_reg1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][22]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[8][22]~q\,
	datae => \ALT_INV_registers[10][22]~q\,
	dataf => \ALT_INV_registers[9][22]~q\,
	combout => \Mux9~5_combout\);

-- Location: MLABCELL_X18_Y7_N42
\Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~10_combout\ = ( \read_reg1[4]~input_o\ & ( \Mux9~5_combout\ & ( \Mux9~4_combout\ ) ) ) # ( !\read_reg1[4]~input_o\ & ( \Mux9~5_combout\ & ( (\Mux31~6_combout\) # (\Mux9~9_combout\) ) ) ) # ( \read_reg1[4]~input_o\ & ( !\Mux9~5_combout\ & ( 
-- \Mux9~4_combout\ ) ) ) # ( !\read_reg1[4]~input_o\ & ( !\Mux9~5_combout\ & ( (\Mux9~9_combout\ & !\Mux31~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110011001100001111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux9~4_combout\,
	datac => \ALT_INV_Mux9~9_combout\,
	datad => \ALT_INV_Mux31~6_combout\,
	datae => \ALT_INV_read_reg1[4]~input_o\,
	dataf => \ALT_INV_Mux9~5_combout\,
	combout => \Mux9~10_combout\);

-- Location: IOIBUF_X34_Y0_N35
\write_data[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(23),
	o => \write_data[23]~input_o\);

-- Location: FF_X23_Y4_N25
\registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][23]~q\);

-- Location: MLABCELL_X28_Y6_N30
\registers[17][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][23]~feeder_combout\ = ( \write_data[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[17][23]~feeder_combout\);

-- Location: FF_X28_Y6_N32
\registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][23]~q\);

-- Location: MLABCELL_X28_Y6_N18
\registers[21][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][23]~feeder_combout\ = \write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[21][23]~feeder_combout\);

-- Location: FF_X28_Y6_N19
\registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][23]~q\);

-- Location: FF_X28_Y6_N56
\registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][23]~q\);

-- Location: MLABCELL_X28_Y6_N54
\Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = ( \registers[25][23]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[21][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][23]~q\)) ) ) ) # ( !\registers[25][23]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[21][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][23]~q\)) ) ) ) # ( \registers[25][23]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[17][23]~q\) ) ) ) # ( !\registers[25][23]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (\registers[17][23]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][23]~q\,
	datab => \ALT_INV_registers[17][23]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[21][23]~q\,
	datae => \ALT_INV_registers[25][23]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux8~1_combout\);

-- Location: LABCELL_X26_Y6_N33
\registers[22][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][23]~feeder_combout\ = \write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[22][23]~feeder_combout\);

-- Location: FF_X26_Y6_N34
\registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][23]~q\);

-- Location: FF_X26_Y6_N44
\registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][23]~q\);

-- Location: FF_X26_Y6_N38
\registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][23]~q\);

-- Location: LABCELL_X32_Y7_N57
\registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][23]~feeder_combout\ = ( \write_data[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[18][23]~feeder_combout\);

-- Location: FF_X32_Y7_N59
\registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][23]~q\);

-- Location: LABCELL_X26_Y6_N36
\Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = ( \registers[26][23]~q\ & ( \registers[18][23]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[22][23]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][23]~q\)))) ) ) ) # ( !\registers[26][23]~q\ & ( 
-- \registers[18][23]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[22][23]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[30][23]~q\)))) ) ) ) # ( \registers[26][23]~q\ & ( !\registers[18][23]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[22][23]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][23]~q\)))) ) ) ) # ( !\registers[26][23]~q\ & ( !\registers[18][23]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[22][23]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][23]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[30][23]~q\,
	datae => \ALT_INV_registers[26][23]~q\,
	dataf => \ALT_INV_registers[18][23]~q\,
	combout => \Mux8~2_combout\);

-- Location: FF_X28_Y7_N23
\registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][23]~q\);

-- Location: FF_X28_Y7_N2
\registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][23]~q\);

-- Location: FF_X31_Y7_N49
\registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][23]~q\);

-- Location: FF_X28_Y7_N26
\registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][23]~q\);

-- Location: MLABCELL_X28_Y7_N24
\Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = ( \registers[27][23]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[23][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][23]~q\)) ) ) ) # ( !\registers[27][23]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[23][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][23]~q\)) ) ) ) # ( \registers[27][23]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[19][23]~q\) ) ) ) # ( !\registers[27][23]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (\registers[19][23]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][23]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[31][23]~q\,
	datad => \ALT_INV_registers[23][23]~q\,
	datae => \ALT_INV_registers[27][23]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux8~3_combout\);

-- Location: FF_X31_Y6_N32
\registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][23]~q\);

-- Location: FF_X31_Y6_N22
\registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][23]~q\);

-- Location: FF_X31_Y6_N25
\registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][23]~q\);

-- Location: FF_X32_Y6_N19
\registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][23]~q\);

-- Location: LABCELL_X31_Y6_N24
\Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( \registers[24][23]~q\ & ( \registers[16][23]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[20][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][23]~q\))) ) ) ) # ( !\registers[24][23]~q\ & ( 
-- \registers[16][23]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][23]~q\)))) ) ) ) # ( \registers[24][23]~q\ & 
-- ( !\registers[16][23]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][23]~q\)))) ) ) ) # ( 
-- !\registers[24][23]~q\ & ( !\registers[16][23]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][23]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][23]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[20][23]~q\,
	datae => \ALT_INV_registers[24][23]~q\,
	dataf => \ALT_INV_registers[16][23]~q\,
	combout => \Mux8~0_combout\);

-- Location: LABCELL_X29_Y7_N30
\Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux8~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux8~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux8~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux8~0_combout\ & ( (!\read_reg1[0]~input_o\) # 
-- (\Mux8~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux8~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux8~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux8~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux8~0_combout\ & ( (\Mux8~1_combout\ & 
-- \read_reg1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux8~1_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_Mux8~2_combout\,
	datad => \ALT_INV_Mux8~3_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => \Mux8~4_combout\);

-- Location: FF_X21_Y8_N40
\registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][23]~q\);

-- Location: LABCELL_X20_Y8_N0
\registers[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][23]~feeder_combout\ = ( \write_data[23]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[13][23]~feeder_combout\);

-- Location: FF_X20_Y8_N2
\registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][23]~q\);

-- Location: FF_X21_Y9_N20
\registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][23]~q\);

-- Location: FF_X21_Y9_N26
\registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][23]~q\);

-- Location: LABCELL_X21_Y9_N18
\Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = ( \registers[14][23]~q\ & ( \registers[15][23]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[12][23]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][23]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[14][23]~q\ & ( 
-- \registers[15][23]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[12][23]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][23]~q\))))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][23]~q\ & 
-- ( !\registers[15][23]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[12][23]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][23]~q\))))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( 
-- !\registers[14][23]~q\ & ( !\registers[15][23]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[12][23]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[13][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][23]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[13][23]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][23]~q\,
	dataf => \ALT_INV_registers[15][23]~q\,
	combout => \Mux8~6_combout\);

-- Location: FF_X25_Y9_N38
\registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][23]~q\);

-- Location: FF_X25_Y9_N56
\registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][23]~q\);

-- Location: FF_X25_Y9_N2
\registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][23]~q\);

-- Location: FF_X26_Y9_N10
\registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][23]~q\);

-- Location: LABCELL_X25_Y9_N0
\Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = ( \registers[6][23]~q\ & ( \registers[5][23]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[4][23]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][23]~q\))) ) ) ) # ( 
-- !\registers[6][23]~q\ & ( \registers[5][23]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[4][23]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][23]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][23]~q\ & ( 
-- !\registers[5][23]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][23]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][23]~q\))) ) ) ) # ( !\registers[6][23]~q\ & ( !\registers[5][23]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[4][23]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][23]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][23]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[4][23]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[6][23]~q\,
	dataf => \ALT_INV_registers[5][23]~q\,
	combout => \Mux8~7_combout\);

-- Location: FF_X20_Y9_N50
\registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][23]~q\);

-- Location: LABCELL_X20_Y9_N0
\registers[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][23]~feeder_combout\ = \write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[23]~input_o\,
	combout => \registers[0][23]~feeder_combout\);

-- Location: FF_X20_Y9_N1
\registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][23]~q\);

-- Location: FF_X21_Y9_N1
\registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][23]~q\);

-- Location: FF_X20_Y9_N25
\registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][23]~q\);

-- Location: LABCELL_X20_Y9_N24
\Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = ( \registers[2][23]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[1][23]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][23]~q\))) ) ) ) # ( !\registers[2][23]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[1][23]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][23]~q\))) ) ) ) # ( \registers[2][23]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][23]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][23]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][23]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][23]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[0][23]~q\,
	datad => \ALT_INV_registers[3][23]~q\,
	datae => \ALT_INV_registers[2][23]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux8~8_combout\);

-- Location: LABCELL_X25_Y9_N57
\Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = ( \Mux8~8_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\Mux8~7_combout\)))) # (\read_reg1[3]~input_o\ & (((\Mux8~6_combout\)))) ) ) # ( !\Mux8~8_combout\ & ( (!\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & 
-- ((\Mux8~7_combout\)))) # (\read_reg1[3]~input_o\ & (((\Mux8~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011101000111111001100000011010100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux8~6_combout\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_Mux8~7_combout\,
	datae => \ALT_INV_Mux8~8_combout\,
	combout => \Mux8~9_combout\);

-- Location: FF_X16_Y6_N2
\registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][23]~q\);

-- Location: FF_X16_Y6_N56
\registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][23]~q\);

-- Location: FF_X16_Y6_N19
\registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][23]~q\);

-- Location: FF_X26_Y8_N56
\registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[23]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][23]~q\);

-- Location: LABCELL_X16_Y6_N18
\Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = ( \registers[10][23]~q\ & ( \registers[9][23]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[8][23]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][23]~q\)))) ) ) ) # ( 
-- !\registers[10][23]~q\ & ( \registers[9][23]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[8][23]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[11][23]~q\)))) ) ) ) # ( \registers[10][23]~q\ & ( 
-- !\registers[9][23]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[8][23]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][23]~q\)))) ) ) ) # ( !\registers[10][23]~q\ & ( !\registers[9][23]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[8][23]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[11][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][23]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[11][23]~q\,
	datae => \ALT_INV_registers[10][23]~q\,
	dataf => \ALT_INV_registers[9][23]~q\,
	combout => \Mux8~5_combout\);

-- Location: LABCELL_X25_Y9_N30
\Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~10_combout\ = ( \Mux31~6_combout\ & ( \Mux8~5_combout\ & ( (!\read_reg1[4]~input_o\) # (\Mux8~4_combout\) ) ) ) # ( !\Mux31~6_combout\ & ( \Mux8~5_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux8~9_combout\))) # (\read_reg1[4]~input_o\ & 
-- (\Mux8~4_combout\)) ) ) ) # ( \Mux31~6_combout\ & ( !\Mux8~5_combout\ & ( (\read_reg1[4]~input_o\ & \Mux8~4_combout\) ) ) ) # ( !\Mux31~6_combout\ & ( !\Mux8~5_combout\ & ( (!\read_reg1[4]~input_o\ & ((\Mux8~9_combout\))) # (\read_reg1[4]~input_o\ & 
-- (\Mux8~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000110000001100000011110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux8~4_combout\,
	datad => \ALT_INV_Mux8~9_combout\,
	datae => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux8~5_combout\,
	combout => \Mux8~10_combout\);

-- Location: IOIBUF_X24_Y0_N1
\write_data[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(24),
	o => \write_data[24]~input_o\);

-- Location: FF_X20_Y9_N2
\registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][24]~q\);

-- Location: FF_X18_Y9_N14
\registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][24]~q\);

-- Location: FF_X18_Y9_N32
\registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][24]~q\);

-- Location: FF_X18_Y9_N8
\registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][24]~q\);

-- Location: MLABCELL_X18_Y9_N6
\Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~8_combout\ = ( \registers[2][24]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[1][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][24]~q\)) ) ) ) # ( !\registers[2][24]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[1][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][24]~q\)) ) ) ) # ( \registers[2][24]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[0][24]~q\) ) ) ) # ( !\registers[2][24]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[0][24]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][24]~q\,
	datab => \ALT_INV_registers[3][24]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[1][24]~q\,
	datae => \ALT_INV_registers[2][24]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux7~8_combout\);

-- Location: LABCELL_X19_Y7_N51
\registers[5][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][24]~feeder_combout\ = \write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[24]~input_o\,
	combout => \registers[5][24]~feeder_combout\);

-- Location: FF_X19_Y7_N52
\registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][24]~q\);

-- Location: FF_X20_Y7_N26
\registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][24]~q\);

-- Location: FF_X20_Y7_N49
\registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][24]~q\);

-- Location: FF_X20_Y7_N20
\registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][24]~q\);

-- Location: LABCELL_X20_Y7_N48
\Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = ( \registers[6][24]~q\ & ( \registers[4][24]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[5][24]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][24]~q\)))) ) ) ) # ( !\registers[6][24]~q\ & ( 
-- \registers[4][24]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[5][24]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[7][24]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][24]~q\ & ( !\registers[4][24]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][24]~q\ & ((\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[7][24]~q\)))) ) ) ) # ( !\registers[6][24]~q\ & ( !\registers[4][24]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[5][24]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][24]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[7][24]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[6][24]~q\,
	dataf => \ALT_INV_registers[4][24]~q\,
	combout => \Mux7~7_combout\);

-- Location: FF_X20_Y8_N43
\registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][24]~q\);

-- Location: FF_X20_Y8_N5
\registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][24]~q\);

-- Location: FF_X20_Y8_N8
\registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][24]~q\);

-- Location: LABCELL_X21_Y8_N39
\registers[12][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][24]~feeder_combout\ = ( \write_data[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[24]~input_o\,
	combout => \registers[12][24]~feeder_combout\);

-- Location: FF_X21_Y8_N41
\registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][24]~q\);

-- Location: LABCELL_X20_Y8_N6
\Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = ( \registers[14][24]~q\ & ( \registers[12][24]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[13][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][24]~q\))) ) ) ) # ( !\registers[14][24]~q\ & ( 
-- \registers[12][24]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][24]~q\)))) ) ) ) # ( \registers[14][24]~q\ & 
-- ( !\registers[12][24]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][24]~q\)))) ) ) ) # ( 
-- !\registers[14][24]~q\ & ( !\registers[12][24]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[13][24]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[15][24]~q\,
	datac => \ALT_INV_registers[13][24]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][24]~q\,
	dataf => \ALT_INV_registers[12][24]~q\,
	combout => \Mux7~6_combout\);

-- Location: LABCELL_X20_Y6_N36
\Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~9_combout\ = ( \Mux7~6_combout\ & ( ((!\read_reg1[2]~input_o\ & (\Mux7~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux7~7_combout\)))) # (\read_reg1[3]~input_o\) ) ) # ( !\Mux7~6_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & 
-- (\Mux7~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux7~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_Mux7~8_combout\,
	datad => \ALT_INV_Mux7~7_combout\,
	dataf => \ALT_INV_Mux7~6_combout\,
	combout => \Mux7~9_combout\);

-- Location: LABCELL_X25_Y4_N0
\registers[8][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][24]~feeder_combout\ = ( \write_data[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[24]~input_o\,
	combout => \registers[8][24]~feeder_combout\);

-- Location: FF_X25_Y4_N2
\registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][24]~q\);

-- Location: FF_X25_Y6_N5
\registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][24]~q\);

-- Location: FF_X25_Y6_N8
\registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][24]~q\);

-- Location: FF_X25_Y6_N14
\registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][24]~q\);

-- Location: LABCELL_X25_Y6_N6
\Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = ( \registers[10][24]~q\ & ( \registers[11][24]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[8][24]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][24]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[10][24]~q\ & ( 
-- \registers[11][24]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[8][24]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][24]~q\))))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][24]~q\ & ( 
-- !\registers[11][24]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[8][24]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][24]~q\))))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[10][24]~q\ & 
-- ( !\registers[11][24]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[8][24]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][24]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[9][24]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][24]~q\,
	dataf => \ALT_INV_registers[11][24]~q\,
	combout => \Mux7~5_combout\);

-- Location: FF_X24_Y5_N55
\registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][24]~q\);

-- Location: FF_X24_Y5_N2
\registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][24]~q\);

-- Location: FF_X24_Y5_N19
\registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][24]~q\);

-- Location: LABCELL_X25_Y5_N12
\registers[18][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][24]~feeder_combout\ = ( \write_data[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[24]~input_o\,
	combout => \registers[18][24]~feeder_combout\);

-- Location: FF_X25_Y5_N14
\registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][24]~q\);

-- Location: LABCELL_X24_Y5_N18
\Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = ( \registers[26][24]~q\ & ( \registers[18][24]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][24]~q\))) ) ) ) # ( !\registers[26][24]~q\ & ( 
-- \registers[18][24]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][24]~q\)))) ) ) ) # ( \registers[26][24]~q\ & 
-- ( !\registers[18][24]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][24]~q\)))) ) ) ) # ( 
-- !\registers[26][24]~q\ & ( !\registers[18][24]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][24]~q\,
	datac => \ALT_INV_registers[22][24]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][24]~q\,
	dataf => \ALT_INV_registers[18][24]~q\,
	combout => \Mux7~2_combout\);

-- Location: FF_X20_Y4_N32
\registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][24]~q\);

-- Location: LABCELL_X20_Y5_N9
\registers[23][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][24]~feeder_combout\ = \write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[24]~input_o\,
	combout => \registers[23][24]~feeder_combout\);

-- Location: FF_X20_Y5_N11
\registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][24]~q\);

-- Location: FF_X20_Y5_N55
\registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][24]~q\);

-- Location: FF_X20_Y5_N50
\registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][24]~q\);

-- Location: LABCELL_X20_Y5_N54
\Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = ( \registers[27][24]~q\ & ( \registers[19][24]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][24]~q\))) ) ) ) # ( !\registers[27][24]~q\ & ( 
-- \registers[19][24]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][24]~q\)))) ) ) ) # ( \registers[27][24]~q\ & ( 
-- !\registers[19][24]~q\ & ( (!\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][24]~q\)))) ) ) ) # ( !\registers[27][24]~q\ & ( 
-- !\registers[19][24]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[23][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[31][24]~q\,
	datad => \ALT_INV_registers[23][24]~q\,
	datae => \ALT_INV_registers[27][24]~q\,
	dataf => \ALT_INV_registers[19][24]~q\,
	combout => \Mux7~3_combout\);

-- Location: FF_X23_Y6_N26
\registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][24]~q\);

-- Location: FF_X25_Y5_N8
\registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][24]~q\);

-- Location: FF_X25_Y5_N32
\registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][24]~q\);

-- Location: FF_X23_Y6_N20
\registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][24]~q\);

-- Location: MLABCELL_X23_Y6_N18
\Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = ( \registers[25][24]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[21][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][24]~q\)) ) ) ) # ( !\registers[25][24]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[21][24]~q\))) # (\read_reg1[3]~input_o\ & (\registers[29][24]~q\)) ) ) ) # ( \registers[25][24]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[17][24]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[25][24]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[17][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][24]~q\,
	datab => \ALT_INV_registers[21][24]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[17][24]~q\,
	datae => \ALT_INV_registers[25][24]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux7~1_combout\);

-- Location: FF_X23_Y6_N13
\registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][24]~q\);

-- Location: FF_X20_Y6_N44
\registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][24]~q\);

-- Location: FF_X20_Y6_N25
\registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][24]~q\);

-- Location: FF_X20_Y6_N53
\registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[24]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][24]~q\);

-- Location: LABCELL_X20_Y6_N24
\Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = ( \registers[24][24]~q\ & ( \registers[20][24]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[16][24]~q\)) # (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[28][24]~q\)))) ) ) ) # ( 
-- !\registers[24][24]~q\ & ( \registers[20][24]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[16][24]~q\)) # (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & (\registers[28][24]~q\))) ) ) ) # ( \registers[24][24]~q\ & ( 
-- !\registers[20][24]~q\ & ( (!\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\ & ((\registers[16][24]~q\)))) # (\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\) # ((\registers[28][24]~q\)))) ) ) ) # ( !\registers[24][24]~q\ & ( !\registers[20][24]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\ & ((\registers[16][24]~q\)))) # (\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\ & (\registers[28][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[28][24]~q\,
	datad => \ALT_INV_registers[16][24]~q\,
	datae => \ALT_INV_registers[24][24]~q\,
	dataf => \ALT_INV_registers[20][24]~q\,
	combout => \Mux7~0_combout\);

-- Location: LABCELL_X20_Y6_N48
\Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux7~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux7~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux7~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux7~0_combout\ & ( (!\read_reg1[0]~input_o\) # 
-- (\Mux7~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux7~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux7~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux7~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux7~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~2_combout\,
	datab => \ALT_INV_Mux7~3_combout\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_Mux7~1_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux7~0_combout\,
	combout => \Mux7~4_combout\);

-- Location: LABCELL_X20_Y6_N42
\Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~10_combout\ = ( \Mux7~4_combout\ & ( ((!\Mux31~6_combout\ & (\Mux7~9_combout\)) # (\Mux31~6_combout\ & ((\Mux7~5_combout\)))) # (\read_reg1[4]~input_o\) ) ) # ( !\Mux7~4_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\ & 
-- (\Mux7~9_combout\)) # (\Mux31~6_combout\ & ((\Mux7~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111111111110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux7~9_combout\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux7~5_combout\,
	datad => \ALT_INV_read_reg1[4]~input_o\,
	dataf => \ALT_INV_Mux7~4_combout\,
	combout => \Mux7~10_combout\);

-- Location: IOIBUF_X11_Y0_N35
\write_data[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(25),
	o => \write_data[25]~input_o\);

-- Location: FF_X17_Y4_N56
\registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][25]~q\);

-- Location: FF_X16_Y4_N59
\registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][25]~q\);

-- Location: FF_X17_Y4_N50
\registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][25]~q\);

-- Location: LABCELL_X17_Y4_N30
\registers[20][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][25]~feeder_combout\ = \write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[20][25]~feeder_combout\);

-- Location: FF_X17_Y4_N31
\registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][25]~q\);

-- Location: LABCELL_X17_Y4_N48
\Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = ( \registers[24][25]~q\ & ( \registers[20][25]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][25]~q\)) # (\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\) # ((\registers[28][25]~q\)))) ) ) ) # ( 
-- !\registers[24][25]~q\ & ( \registers[20][25]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & ((\registers[16][25]~q\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\) # ((\registers[28][25]~q\)))) ) ) ) # ( \registers[24][25]~q\ & ( 
-- !\registers[20][25]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][25]~q\)) # (\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\ & (\registers[28][25]~q\))) ) ) ) # ( !\registers[24][25]~q\ & ( !\registers[20][25]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\ & ((\registers[16][25]~q\)))) # (\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\ & (\registers[28][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[28][25]~q\,
	datad => \ALT_INV_registers[16][25]~q\,
	datae => \ALT_INV_registers[24][25]~q\,
	dataf => \ALT_INV_registers[20][25]~q\,
	combout => \Mux6~0_combout\);

-- Location: MLABCELL_X18_Y6_N45
\registers[21][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][25]~feeder_combout\ = ( \write_data[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[21][25]~feeder_combout\);

-- Location: FF_X18_Y6_N46
\registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][25]~q\);

-- Location: FF_X24_Y6_N14
\registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][25]~q\);

-- Location: FF_X24_Y6_N38
\registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][25]~q\);

-- Location: FF_X24_Y6_N35
\registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][25]~q\);

-- Location: LABCELL_X24_Y6_N36
\Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = ( \registers[25][25]~q\ & ( \registers[17][25]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][25]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][25]~q\)))) ) ) ) # ( !\registers[25][25]~q\ & ( 
-- \registers[17][25]~q\ & ( (!\read_reg1[2]~input_o\ & (!\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][25]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][25]~q\))))) ) ) ) # ( \registers[25][25]~q\ & ( 
-- !\registers[17][25]~q\ & ( (!\read_reg1[2]~input_o\ & (\read_reg1[3]~input_o\)) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][25]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][25]~q\))))) ) ) ) # ( !\registers[25][25]~q\ & ( 
-- !\registers[17][25]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][25]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[21][25]~q\,
	datad => \ALT_INV_registers[29][25]~q\,
	datae => \ALT_INV_registers[25][25]~q\,
	dataf => \ALT_INV_registers[17][25]~q\,
	combout => \Mux6~1_combout\);

-- Location: FF_X19_Y4_N26
\registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][25]~q\);

-- Location: LABCELL_X24_Y5_N3
\registers[22][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][25]~feeder_combout\ = ( \write_data[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[22][25]~feeder_combout\);

-- Location: FF_X24_Y5_N4
\registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][25]~q\);

-- Location: FF_X19_Y4_N50
\registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][25]~q\);

-- Location: FF_X19_Y4_N32
\registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][25]~q\);

-- Location: LABCELL_X19_Y4_N48
\Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = ( \registers[26][25]~q\ & ( \registers[18][25]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][25]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][25]~q\))) ) ) ) # ( !\registers[26][25]~q\ & ( 
-- \registers[18][25]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[22][25]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][25]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][25]~q\ & ( !\registers[18][25]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[22][25]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][25]~q\))) ) ) ) # ( !\registers[26][25]~q\ & ( !\registers[18][25]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[22][25]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][25]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[22][25]~q\,
	datae => \ALT_INV_registers[26][25]~q\,
	dataf => \ALT_INV_registers[18][25]~q\,
	combout => \Mux6~2_combout\);

-- Location: MLABCELL_X9_Y5_N51
\registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][25]~feeder_combout\ = ( \write_data[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[23][25]~feeder_combout\);

-- Location: FF_X9_Y5_N52
\registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][25]~q\);

-- Location: FF_X20_Y4_N8
\registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][25]~q\);

-- Location: FF_X20_Y4_N44
\registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][25]~q\);

-- Location: FF_X20_Y4_N50
\registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][25]~q\);

-- Location: LABCELL_X20_Y4_N42
\Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = ( \registers[27][25]~q\ & ( \registers[31][25]~q\ & ( ((!\read_reg1[2]~input_o\ & ((\registers[19][25]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][25]~q\))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][25]~q\ & ( 
-- \registers[31][25]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][25]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][25]~q\)))) # (\read_reg1[3]~input_o\ & (\read_reg1[2]~input_o\)) ) ) ) # ( \registers[27][25]~q\ & ( 
-- !\registers[31][25]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][25]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][25]~q\)))) # (\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\)) ) ) ) # ( !\registers[27][25]~q\ & ( 
-- !\registers[31][25]~q\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & ((\registers[19][25]~q\))) # (\read_reg1[2]~input_o\ & (\registers[23][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[23][25]~q\,
	datad => \ALT_INV_registers[19][25]~q\,
	datae => \ALT_INV_registers[27][25]~q\,
	dataf => \ALT_INV_registers[31][25]~q\,
	combout => \Mux6~3_combout\);

-- Location: MLABCELL_X18_Y4_N0
\Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux6~3_combout\ & ( (\Mux6~2_combout\) # (\read_reg1[0]~input_o\) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux6~3_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux6~0_combout\)) # (\read_reg1[0]~input_o\ & 
-- ((\Mux6~1_combout\))) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux6~3_combout\ & ( (!\read_reg1[0]~input_o\ & \Mux6~2_combout\) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux6~3_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux6~0_combout\)) # 
-- (\read_reg1[0]~input_o\ & ((\Mux6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux6~0_combout\,
	datac => \ALT_INV_Mux6~1_combout\,
	datad => \ALT_INV_Mux6~2_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux6~3_combout\,
	combout => \Mux6~4_combout\);

-- Location: FF_X19_Y7_N56
\registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][25]~q\);

-- Location: LABCELL_X20_Y7_N18
\registers[4][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][25]~feeder_combout\ = \write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[4][25]~feeder_combout\);

-- Location: FF_X20_Y7_N19
\registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][25]~q\);

-- Location: FF_X19_Y7_N19
\registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][25]~q\);

-- Location: LABCELL_X19_Y7_N48
\registers[5][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][25]~feeder_combout\ = ( \write_data[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[5][25]~feeder_combout\);

-- Location: FF_X19_Y7_N50
\registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][25]~q\);

-- Location: LABCELL_X19_Y7_N18
\Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~7_combout\ = ( \registers[6][25]~q\ & ( \registers[5][25]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][25]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][25]~q\))) ) ) ) # ( 
-- !\registers[6][25]~q\ & ( \registers[5][25]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[4][25]~q\) # (\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[7][25]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][25]~q\ & ( 
-- !\registers[5][25]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][25]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][25]~q\))) ) ) ) # ( !\registers[6][25]~q\ & ( !\registers[5][25]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\ & \registers[4][25]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][25]~q\ & (\read_reg1[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][25]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[4][25]~q\,
	datae => \ALT_INV_registers[6][25]~q\,
	dataf => \ALT_INV_registers[5][25]~q\,
	combout => \Mux6~7_combout\);

-- Location: FF_X20_Y8_N55
\registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][25]~q\);

-- Location: FF_X24_Y7_N29
\registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][25]~q\);

-- Location: FF_X20_Y8_N19
\registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][25]~q\);

-- Location: FF_X20_Y8_N50
\registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][25]~q\);

-- Location: LABCELL_X20_Y8_N18
\Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = ( \registers[14][25]~q\ & ( \registers[13][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][25]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][25]~q\))) ) ) ) # ( 
-- !\registers[14][25]~q\ & ( \registers[13][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[12][25]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[15][25]~q\))) ) ) ) # ( \registers[14][25]~q\ & ( 
-- !\registers[13][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\) # (\registers[12][25]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[15][25]~q\ & ((\read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[14][25]~q\ & ( !\registers[13][25]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\registers[12][25]~q\ & !\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[15][25]~q\ & ((\read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[15][25]~q\,
	datac => \ALT_INV_registers[12][25]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[14][25]~q\,
	dataf => \ALT_INV_registers[13][25]~q\,
	combout => \Mux6~6_combout\);

-- Location: FF_X18_Y7_N20
\registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][25]~q\);

-- Location: FF_X9_Y7_N28
\registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][25]~q\);

-- Location: FF_X18_Y7_N14
\registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][25]~q\);

-- Location: FF_X18_Y7_N50
\registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][25]~q\);

-- Location: MLABCELL_X18_Y7_N12
\Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~8_combout\ = ( \registers[2][25]~q\ & ( \registers[0][25]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[1][25]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][25]~q\))) ) ) ) # ( !\registers[2][25]~q\ & ( 
-- \registers[0][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][25]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][25]~q\)))) ) ) ) # ( \registers[2][25]~q\ & ( 
-- !\registers[0][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][25]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][25]~q\)))) ) ) ) # ( !\registers[2][25]~q\ & ( 
-- !\registers[0][25]~q\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & ((\registers[1][25]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][25]~q\,
	datab => \ALT_INV_registers[1][25]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[2][25]~q\,
	dataf => \ALT_INV_registers[0][25]~q\,
	combout => \Mux6~8_combout\);

-- Location: LABCELL_X10_Y7_N21
\Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~9_combout\ = ( \read_reg1[3]~input_o\ & ( \read_reg1[2]~input_o\ & ( \Mux6~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \read_reg1[2]~input_o\ & ( \Mux6~7_combout\ ) ) ) # ( \read_reg1[3]~input_o\ & ( !\read_reg1[2]~input_o\ & ( \Mux6~6_combout\ 
-- ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\read_reg1[2]~input_o\ & ( \Mux6~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux6~7_combout\,
	datab => \ALT_INV_Mux6~6_combout\,
	datac => \ALT_INV_Mux6~8_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux6~9_combout\);

-- Location: LABCELL_X16_Y6_N51
\registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][25]~feeder_combout\ = \write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[25]~input_o\,
	combout => \registers[8][25]~feeder_combout\);

-- Location: FF_X16_Y6_N52
\registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][25]~q\);

-- Location: FF_X17_Y6_N55
\registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][25]~q\);

-- Location: FF_X17_Y6_N19
\registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][25]~q\);

-- Location: FF_X17_Y6_N35
\registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[25]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][25]~q\);

-- Location: LABCELL_X17_Y6_N18
\Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = ( \registers[10][25]~q\ & ( \registers[9][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][25]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][25]~q\)))) ) ) ) # ( 
-- !\registers[10][25]~q\ & ( \registers[9][25]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][25]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][25]~q\)))) ) ) ) # ( \registers[10][25]~q\ & ( 
-- !\registers[9][25]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][25]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[11][25]~q\)))) ) ) ) # ( !\registers[10][25]~q\ & ( !\registers[9][25]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[8][25]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[11][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][25]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[11][25]~q\,
	datae => \ALT_INV_registers[10][25]~q\,
	dataf => \ALT_INV_registers[9][25]~q\,
	combout => \Mux6~5_combout\);

-- Location: LABCELL_X17_Y6_N33
\Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~10_combout\ = ( \Mux6~5_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux6~9_combout\)) # (\Mux31~6_combout\))) # (\read_reg1[4]~input_o\ & (((\Mux6~4_combout\)))) ) ) # ( !\Mux6~5_combout\ & ( (!\read_reg1[4]~input_o\ & (!\Mux31~6_combout\ & 
-- ((\Mux6~9_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux6~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux6~4_combout\,
	datad => \ALT_INV_Mux6~9_combout\,
	dataf => \ALT_INV_Mux6~5_combout\,
	combout => \Mux6~10_combout\);

-- Location: IOIBUF_X33_Y0_N92
\write_data[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(26),
	o => \write_data[26]~input_o\);

-- Location: FF_X31_Y7_N34
\registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][26]~q\);

-- Location: FF_X28_Y7_N44
\registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][26]~q\);

-- Location: FF_X28_Y7_N38
\registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][26]~q\);

-- Location: MLABCELL_X28_Y7_N30
\registers[19][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][26]~feeder_combout\ = \write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[19][26]~feeder_combout\);

-- Location: FF_X28_Y7_N32
\registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][26]~q\);

-- Location: MLABCELL_X28_Y7_N36
\Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = ( \registers[27][26]~q\ & ( \registers[19][26]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[23][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][26]~q\)))) ) ) ) # ( !\registers[27][26]~q\ & ( 
-- \registers[19][26]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[23][26]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[31][26]~q\)))) ) ) ) # ( \registers[27][26]~q\ & ( !\registers[19][26]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[23][26]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[31][26]~q\)))) ) ) ) # ( !\registers[27][26]~q\ & ( !\registers[19][26]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[23][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][26]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[31][26]~q\,
	datae => \ALT_INV_registers[27][26]~q\,
	dataf => \ALT_INV_registers[19][26]~q\,
	combout => \Mux5~3_combout\);

-- Location: FF_X28_Y6_N20
\registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][26]~q\);

-- Location: FF_X29_Y6_N14
\registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][26]~q\);

-- Location: FF_X29_Y6_N38
\registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][26]~q\);

-- Location: FF_X29_Y6_N4
\registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][26]~q\);

-- Location: LABCELL_X29_Y6_N36
\Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = ( \registers[25][26]~q\ & ( \registers[17][26]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][26]~q\)))) ) ) ) # ( !\registers[25][26]~q\ & ( 
-- \registers[17][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][26]~q\))))) ) ) ) # ( \registers[25][26]~q\ & 
-- ( !\registers[17][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][26]~q\))))) ) ) ) # ( 
-- !\registers[25][26]~q\ & ( !\registers[17][26]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][26]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[21][26]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][26]~q\,
	datae => \ALT_INV_registers[25][26]~q\,
	dataf => \ALT_INV_registers[17][26]~q\,
	combout => \Mux5~1_combout\);

-- Location: FF_X28_Y5_N14
\registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][26]~q\);

-- Location: FF_X28_Y5_N35
\registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][26]~q\);

-- Location: FF_X28_Y5_N38
\registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][26]~q\);

-- Location: LABCELL_X32_Y7_N30
\registers[18][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[18][26]~feeder_combout\);

-- Location: FF_X32_Y7_N32
\registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][26]~q\);

-- Location: MLABCELL_X28_Y5_N36
\Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = ( \registers[26][26]~q\ & ( \registers[18][26]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[22][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][26]~q\))) ) ) ) # ( !\registers[26][26]~q\ & ( 
-- \registers[18][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][26]~q\)))) ) ) ) # ( \registers[26][26]~q\ & 
-- ( !\registers[18][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][26]~q\)))) ) ) ) # ( 
-- !\registers[26][26]~q\ & ( !\registers[18][26]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[22][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[30][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[30][26]~q\,
	datac => \ALT_INV_registers[22][26]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][26]~q\,
	dataf => \ALT_INV_registers[18][26]~q\,
	combout => \Mux5~2_combout\);

-- Location: FF_X31_Y6_N44
\registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][26]~q\);

-- Location: LABCELL_X31_Y6_N0
\registers[20][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][26]~feeder_combout\ = \write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[20][26]~feeder_combout\);

-- Location: FF_X31_Y6_N2
\registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][26]~q\);

-- Location: FF_X31_Y6_N38
\registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][26]~q\);

-- Location: LABCELL_X32_Y6_N33
\registers[16][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[16][26]~feeder_combout\);

-- Location: FF_X32_Y6_N34
\registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][26]~q\);

-- Location: LABCELL_X31_Y6_N36
\Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = ( \registers[24][26]~q\ & ( \registers[16][26]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[20][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][26]~q\))) ) ) ) # ( !\registers[24][26]~q\ & ( 
-- \registers[16][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][26]~q\)))) ) ) ) # ( \registers[24][26]~q\ & 
-- ( !\registers[16][26]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][26]~q\)))) ) ) ) # ( 
-- !\registers[24][26]~q\ & ( !\registers[16][26]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & ((\registers[20][26]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][26]~q\,
	datac => \ALT_INV_registers[20][26]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[24][26]~q\,
	dataf => \ALT_INV_registers[16][26]~q\,
	combout => \Mux5~0_combout\);

-- Location: MLABCELL_X28_Y5_N33
\Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = ( \Mux5~2_combout\ & ( \Mux5~0_combout\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\Mux5~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux5~3_combout\))) ) ) ) # ( !\Mux5~2_combout\ & ( \Mux5~0_combout\ & ( 
-- (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\Mux5~1_combout\)))) # (\read_reg1[1]~input_o\ & (\Mux5~3_combout\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \Mux5~2_combout\ & ( !\Mux5~0_combout\ & ( (!\read_reg1[1]~input_o\ & 
-- (((\read_reg1[0]~input_o\ & \Mux5~1_combout\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\Mux5~3_combout\))) ) ) ) # ( !\Mux5~2_combout\ & ( !\Mux5~0_combout\ & ( (\read_reg1[0]~input_o\ & ((!\read_reg1[1]~input_o\ & 
-- ((\Mux5~1_combout\))) # (\read_reg1[1]~input_o\ & (\Mux5~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_Mux5~3_combout\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_Mux5~1_combout\,
	datae => \ALT_INV_Mux5~2_combout\,
	dataf => \ALT_INV_Mux5~0_combout\,
	combout => \Mux5~4_combout\);

-- Location: MLABCELL_X28_Y8_N48
\registers[8][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[8][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[8][26]~feeder_combout\);

-- Location: FF_X28_Y8_N50
\registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[8][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][26]~q\);

-- Location: FF_X28_Y8_N56
\registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][26]~q\);

-- Location: FF_X28_Y8_N19
\registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][26]~q\);

-- Location: LABCELL_X32_Y7_N36
\registers[9][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[9][26]~feeder_combout\);

-- Location: FF_X32_Y7_N38
\registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][26]~q\);

-- Location: MLABCELL_X28_Y8_N18
\Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = ( \registers[10][26]~q\ & ( \registers[9][26]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][26]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][26]~q\)))) ) ) ) # ( 
-- !\registers[10][26]~q\ & ( \registers[9][26]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][26]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][26]~q\)))) ) ) ) # ( \registers[10][26]~q\ & ( 
-- !\registers[9][26]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][26]~q\))) # (\read_reg1[0]~input_o\ & (((\registers[11][26]~q\ & \read_reg1[1]~input_o\)))) ) ) ) # ( !\registers[10][26]~q\ & ( !\registers[9][26]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[8][26]~q\ & ((!\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((\registers[11][26]~q\ & \read_reg1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][26]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[11][26]~q\,
	datad => \ALT_INV_read_reg1[1]~input_o\,
	datae => \ALT_INV_registers[10][26]~q\,
	dataf => \ALT_INV_registers[9][26]~q\,
	combout => \Mux5~5_combout\);

-- Location: FF_X25_Y8_N38
\registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][26]~q\);

-- Location: LABCELL_X25_Y8_N57
\registers[0][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[0][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[0][26]~feeder_combout\);

-- Location: FF_X25_Y8_N59
\registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[0][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][26]~q\);

-- Location: FF_X25_Y8_N2
\registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][26]~q\);

-- Location: MLABCELL_X28_Y9_N21
\registers[1][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[1][26]~feeder_combout\);

-- Location: FF_X28_Y9_N23
\registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][26]~q\);

-- Location: LABCELL_X25_Y8_N0
\Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~8_combout\ = ( \registers[2][26]~q\ & ( \registers[1][26]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][26]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][26]~q\))) ) ) ) # ( 
-- !\registers[2][26]~q\ & ( \registers[1][26]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][26]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][26]~q\))) ) ) ) # ( \registers[2][26]~q\ & ( 
-- !\registers[1][26]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][26]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[3][26]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[2][26]~q\ & ( !\registers[1][26]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][26]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[3][26]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][26]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[0][26]~q\,
	datae => \ALT_INV_registers[2][26]~q\,
	dataf => \ALT_INV_registers[1][26]~q\,
	combout => \Mux5~8_combout\);

-- Location: FF_X25_Y9_N26
\registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][26]~q\);

-- Location: FF_X26_Y9_N7
\registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][26]~q\);

-- Location: FF_X25_Y9_N14
\registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][26]~q\);

-- Location: FF_X25_Y9_N50
\registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][26]~q\);

-- Location: LABCELL_X25_Y9_N48
\Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~7_combout\ = ( \registers[6][26]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[5][26]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][26]~q\)) ) ) ) # ( !\registers[6][26]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[5][26]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][26]~q\)) ) ) ) # ( \registers[6][26]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[4][26]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[6][26]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[4][26]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][26]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[5][26]~q\,
	datad => \ALT_INV_registers[4][26]~q\,
	datae => \ALT_INV_registers[6][26]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux5~7_combout\);

-- Location: FF_X26_Y7_N14
\registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][26]~q\);

-- Location: LABCELL_X32_Y7_N45
\registers[12][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[12][26]~feeder_combout\);

-- Location: FF_X32_Y7_N47
\registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][26]~q\);

-- Location: FF_X26_Y7_N38
\registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[26]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][26]~q\);

-- Location: LABCELL_X26_Y7_N30
\registers[13][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][26]~feeder_combout\ = ( \write_data[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[26]~input_o\,
	combout => \registers[13][26]~feeder_combout\);

-- Location: FF_X26_Y7_N32
\registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][26]~q\);

-- Location: LABCELL_X26_Y7_N36
\Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = ( \registers[14][26]~q\ & ( \registers[13][26]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][26]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][26]~q\))) ) ) ) # ( 
-- !\registers[14][26]~q\ & ( \registers[13][26]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\) # (\registers[12][26]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][26]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][26]~q\ & ( 
-- !\registers[13][26]~q\ & ( (!\read_reg1[1]~input_o\ & (((\registers[12][26]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][26]~q\))) ) ) ) # ( !\registers[14][26]~q\ & ( !\registers[13][26]~q\ & 
-- ( (!\read_reg1[1]~input_o\ & (((\registers[12][26]~q\ & !\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (\registers[15][26]~q\ & ((\read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[15][26]~q\,
	datac => \ALT_INV_registers[12][26]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][26]~q\,
	dataf => \ALT_INV_registers[13][26]~q\,
	combout => \Mux5~6_combout\);

-- Location: LABCELL_X25_Y9_N15
\Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~9_combout\ = ( \Mux5~6_combout\ & ( ((!\read_reg1[2]~input_o\ & (\Mux5~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux5~7_combout\)))) # (\read_reg1[3]~input_o\) ) ) # ( !\Mux5~6_combout\ & ( (!\read_reg1[3]~input_o\ & ((!\read_reg1[2]~input_o\ & 
-- (\Mux5~8_combout\)) # (\read_reg1[2]~input_o\ & ((\Mux5~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001011110111111100100000011100000010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux5~8_combout\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_Mux5~7_combout\,
	datae => \ALT_INV_Mux5~6_combout\,
	combout => \Mux5~9_combout\);

-- Location: LABCELL_X25_Y9_N18
\Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~10_combout\ = ( \Mux5~9_combout\ & ( (!\read_reg1[4]~input_o\ & (((!\Mux31~6_combout\) # (\Mux5~5_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux5~4_combout\)) ) ) # ( !\Mux5~9_combout\ & ( (!\read_reg1[4]~input_o\ & (((\Mux31~6_combout\ & 
-- \Mux5~5_combout\)))) # (\read_reg1[4]~input_o\ & (\Mux5~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111001111010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux5~4_combout\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux5~5_combout\,
	datad => \ALT_INV_read_reg1[4]~input_o\,
	dataf => \ALT_INV_Mux5~9_combout\,
	combout => \Mux5~10_combout\);

-- Location: IOIBUF_X34_Y0_N18
\write_data[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(27),
	o => \write_data[27]~input_o\);

-- Location: FF_X29_Y7_N26
\registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][27]~q\);

-- Location: FF_X26_Y8_N59
\registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][27]~q\);

-- Location: FF_X29_Y7_N19
\registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][27]~q\);

-- Location: FF_X29_Y7_N17
\registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][27]~q\);

-- Location: LABCELL_X29_Y7_N18
\Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = ( \registers[10][27]~q\ & ( \registers[8][27]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[9][27]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][27]~q\))) ) ) ) # ( !\registers[10][27]~q\ & ( 
-- \registers[8][27]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[9][27]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[11][27]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][27]~q\ & ( !\registers[8][27]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[9][27]~q\ & \read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[11][27]~q\))) ) ) ) # ( !\registers[10][27]~q\ & ( !\registers[8][27]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[9][27]~q\))) # (\read_reg1[1]~input_o\ & (\registers[11][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[11][27]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[9][27]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][27]~q\,
	dataf => \ALT_INV_registers[8][27]~q\,
	combout => \Mux4~5_combout\);

-- Location: FF_X28_Y7_N56
\registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][27]~q\);

-- Location: LABCELL_X31_Y7_N51
\registers[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][27]~feeder_combout\ = \write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[23][27]~feeder_combout\);

-- Location: FF_X31_Y7_N52
\registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][27]~q\);

-- Location: FF_X28_Y7_N50
\registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][27]~q\);

-- Location: MLABCELL_X28_Y7_N18
\registers[19][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][27]~feeder_combout\ = \write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[19][27]~feeder_combout\);

-- Location: FF_X28_Y7_N20
\registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][27]~q\);

-- Location: MLABCELL_X28_Y7_N48
\Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = ( \registers[27][27]~q\ & ( \registers[19][27]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][27]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][27]~q\))) ) ) ) # ( !\registers[27][27]~q\ & ( 
-- \registers[19][27]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[23][27]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][27]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[27][27]~q\ & ( !\registers[19][27]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[23][27]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][27]~q\))) ) ) ) # ( !\registers[27][27]~q\ & ( !\registers[19][27]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[23][27]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][27]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][27]~q\,
	datae => \ALT_INV_registers[27][27]~q\,
	dataf => \ALT_INV_registers[19][27]~q\,
	combout => \Mux4~3_combout\);

-- Location: FF_X25_Y5_N5
\registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][27]~q\);

-- Location: FF_X24_Y6_N25
\registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][27]~q\);

-- Location: FF_X24_Y6_N20
\registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][27]~q\);

-- Location: MLABCELL_X28_Y6_N9
\registers[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][27]~feeder_combout\ = \write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[21][27]~feeder_combout\);

-- Location: FF_X28_Y6_N10
\registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][27]~q\);

-- Location: LABCELL_X24_Y6_N18
\Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = ( \registers[25][27]~q\ & ( \registers[21][27]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[17][27]~q\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[29][27]~q\)))) ) ) ) # ( 
-- !\registers[25][27]~q\ & ( \registers[21][27]~q\ & ( (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\)) # (\registers[17][27]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[29][27]~q\)))) ) ) ) # ( \registers[25][27]~q\ & ( 
-- !\registers[21][27]~q\ & ( (!\read_reg1[3]~input_o\ & (\registers[17][27]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[29][27]~q\)))) ) ) ) # ( !\registers[25][27]~q\ & ( !\registers[21][27]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[17][27]~q\ & (!\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[29][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][27]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[29][27]~q\,
	datae => \ALT_INV_registers[25][27]~q\,
	dataf => \ALT_INV_registers[21][27]~q\,
	combout => \Mux4~1_combout\);

-- Location: LABCELL_X32_Y7_N21
\registers[18][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[18][27]~feeder_combout\ = ( \write_data[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[18][27]~feeder_combout\);

-- Location: FF_X32_Y7_N23
\registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[18][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][27]~q\);

-- Location: FF_X28_Y5_N32
\registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][27]~q\);

-- Location: FF_X28_Y5_N50
\registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][27]~q\);

-- Location: FF_X28_Y5_N56
\registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][27]~q\);

-- Location: MLABCELL_X28_Y5_N48
\Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = ( \registers[26][27]~q\ & ( \registers[30][27]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[18][27]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][27]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[26][27]~q\ & ( 
-- \registers[30][27]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[18][27]~q\ & ((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[22][27]~q\)))) ) ) ) # ( \registers[26][27]~q\ & ( !\registers[30][27]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[18][27]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[22][27]~q\ & !\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[26][27]~q\ & ( !\registers[30][27]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[18][27]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[22][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][27]~q\,
	datab => \ALT_INV_registers[22][27]~q\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][27]~q\,
	dataf => \ALT_INV_registers[30][27]~q\,
	combout => \Mux4~2_combout\);

-- Location: FF_X31_Y6_N55
\registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][27]~q\);

-- Location: LABCELL_X32_Y6_N21
\registers[16][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[16][27]~feeder_combout\ = ( \write_data[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[16][27]~feeder_combout\);

-- Location: FF_X32_Y6_N22
\registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[16][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][27]~q\);

-- Location: FF_X31_Y6_N49
\registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][27]~q\);

-- Location: LABCELL_X31_Y6_N18
\registers[20][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][27]~feeder_combout\ = ( \write_data[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[20][27]~feeder_combout\);

-- Location: FF_X31_Y6_N20
\registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][27]~q\);

-- Location: LABCELL_X31_Y6_N48
\Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = ( \registers[24][27]~q\ & ( \registers[20][27]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][27]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][27]~q\))) ) ) ) # ( 
-- !\registers[24][27]~q\ & ( \registers[20][27]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][27]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][27]~q\))) ) ) ) # ( \registers[24][27]~q\ & ( 
-- !\registers[20][27]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][27]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[28][27]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[24][27]~q\ & ( !\registers[20][27]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][27]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[28][27]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][27]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[16][27]~q\,
	datae => \ALT_INV_registers[24][27]~q\,
	dataf => \ALT_INV_registers[20][27]~q\,
	combout => \Mux4~0_combout\);

-- Location: LABCELL_X29_Y7_N6
\Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux4~0_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux4~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux4~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux4~0_combout\ & ( (!\read_reg1[0]~input_o\) # 
-- (\Mux4~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux4~0_combout\ & ( (!\read_reg1[0]~input_o\ & ((\Mux4~2_combout\))) # (\read_reg1[0]~input_o\ & (\Mux4~3_combout\)) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux4~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~3_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_Mux4~1_combout\,
	datad => \ALT_INV_Mux4~2_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux4~0_combout\,
	combout => \Mux4~4_combout\);

-- Location: FF_X24_Y8_N2
\registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][27]~q\);

-- Location: FF_X26_Y9_N13
\registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][27]~q\);

-- Location: FF_X24_Y8_N44
\registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][27]~q\);

-- Location: FF_X24_Y8_N50
\registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][27]~q\);

-- Location: LABCELL_X24_Y8_N42
\Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = ( \registers[6][27]~q\ & ( \registers[7][27]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[4][27]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][27]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[6][27]~q\ & ( 
-- \registers[7][27]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[4][27]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\registers[5][27]~q\) # (\read_reg1[1]~input_o\)))) ) ) ) # ( \registers[6][27]~q\ & ( !\registers[7][27]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[4][27]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[5][27]~q\)))) ) ) ) # ( !\registers[6][27]~q\ & ( !\registers[7][27]~q\ & ( (!\read_reg1[1]~input_o\ & 
-- ((!\read_reg1[0]~input_o\ & (\registers[4][27]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][27]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[5][27]~q\,
	datae => \ALT_INV_registers[6][27]~q\,
	dataf => \ALT_INV_registers[7][27]~q\,
	combout => \Mux4~7_combout\);

-- Location: FF_X28_Y9_N29
\registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][27]~q\);

-- Location: FF_X29_Y9_N2
\registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][27]~q\);

-- Location: FF_X29_Y9_N19
\registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][27]~q\);

-- Location: FF_X29_Y9_N26
\registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][27]~q\);

-- Location: LABCELL_X29_Y9_N18
\Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~8_combout\ = ( \registers[2][27]~q\ & ( \registers[3][27]~q\ & ( ((!\read_reg1[0]~input_o\ & ((\registers[0][27]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][27]~q\))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][27]~q\ & ( 
-- \registers[3][27]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][27]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][27]~q\)))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][27]~q\ & ( 
-- !\registers[3][27]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][27]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][27]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[2][27]~q\ & ( 
-- !\registers[3][27]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & ((\registers[0][27]~q\))) # (\read_reg1[0]~input_o\ & (\registers[1][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][27]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[0][27]~q\,
	datae => \ALT_INV_registers[2][27]~q\,
	dataf => \ALT_INV_registers[3][27]~q\,
	combout => \Mux4~8_combout\);

-- Location: FF_X25_Y7_N56
\registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][27]~q\);

-- Location: FF_X25_Y7_N16
\registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][27]~q\);

-- Location: FF_X25_Y7_N50
\registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[27]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][27]~q\);

-- Location: LABCELL_X32_Y7_N42
\registers[12][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][27]~feeder_combout\ = ( \write_data[27]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[27]~input_o\,
	combout => \registers[12][27]~feeder_combout\);

-- Location: FF_X32_Y7_N43
\registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][27]~q\);

-- Location: LABCELL_X25_Y7_N48
\Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = ( \registers[14][27]~q\ & ( \registers[12][27]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[13][27]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][27]~q\))) ) ) ) # ( !\registers[14][27]~q\ & ( 
-- \registers[12][27]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[13][27]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[15][27]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[14][27]~q\ & ( !\registers[12][27]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[13][27]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[15][27]~q\))) ) ) ) # ( !\registers[14][27]~q\ & ( !\registers[12][27]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[13][27]~q\))) # (\read_reg1[1]~input_o\ & (\registers[15][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[15][27]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[13][27]~q\,
	datae => \ALT_INV_registers[14][27]~q\,
	dataf => \ALT_INV_registers[12][27]~q\,
	combout => \Mux4~6_combout\);

-- Location: LABCELL_X29_Y7_N0
\Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux4~6_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux4~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux4~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux4~7_combout\)) ) ) ) # ( !\read_reg1[3]~input_o\ & 
-- ( !\Mux4~6_combout\ & ( (!\read_reg1[2]~input_o\ & ((\Mux4~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux4~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~7_combout\,
	datab => \ALT_INV_Mux4~8_combout\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux4~6_combout\,
	combout => \Mux4~9_combout\);

-- Location: LABCELL_X29_Y7_N36
\Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~10_combout\ = ( \read_reg1[4]~input_o\ & ( \Mux4~4_combout\ ) ) # ( !\read_reg1[4]~input_o\ & ( (!\Mux31~6_combout\ & ((\Mux4~9_combout\))) # (\Mux31~6_combout\ & (\Mux4~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110011001100001111010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux4~5_combout\,
	datab => \ALT_INV_Mux4~4_combout\,
	datac => \ALT_INV_Mux4~9_combout\,
	datad => \ALT_INV_Mux31~6_combout\,
	datae => \ALT_INV_read_reg1[4]~input_o\,
	combout => \Mux4~10_combout\);

-- Location: IOIBUF_X29_Y0_N52
\write_data[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(28),
	o => \write_data[28]~input_o\);

-- Location: FF_X28_Y6_N5
\registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][28]~q\);

-- Location: FF_X29_Y6_N56
\registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][28]~q\);

-- Location: FF_X28_Y6_N22
\registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][28]~q\);

-- Location: FF_X29_Y6_N50
\registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][28]~q\);

-- Location: LABCELL_X29_Y6_N30
\Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \registers[21][28]~q\ & ( \registers[17][28]~q\ & ( (!\read_reg1[3]~input_o\) # ((!\read_reg1[2]~input_o\ & (\registers[25][28]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[29][28]~q\)))) ) ) ) # ( !\registers[21][28]~q\ & ( 
-- \registers[17][28]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[25][28]~q\))) # (\read_reg1[2]~input_o\ & (((\registers[29][28]~q\ & \read_reg1[3]~input_o\)))) ) ) ) # ( \registers[21][28]~q\ & ( !\registers[17][28]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (\registers[25][28]~q\ & ((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\) # (\registers[29][28]~q\)))) ) ) ) # ( !\registers[21][28]~q\ & ( !\registers[17][28]~q\ & ( (\read_reg1[3]~input_o\ & 
-- ((!\read_reg1[2]~input_o\ & (\registers[25][28]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[29][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[25][28]~q\,
	datac => \ALT_INV_registers[29][28]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[21][28]~q\,
	dataf => \ALT_INV_registers[17][28]~q\,
	combout => \Mux3~1_combout\);

-- Location: FF_X26_Y6_N56
\registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][28]~q\);

-- Location: FF_X32_Y7_N26
\registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][28]~q\);

-- Location: FF_X26_Y6_N50
\registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][28]~q\);

-- Location: LABCELL_X26_Y6_N30
\registers[22][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][28]~feeder_combout\ = \write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[28]~input_o\,
	combout => \registers[22][28]~feeder_combout\);

-- Location: FF_X26_Y6_N31
\registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][28]~q\);

-- Location: LABCELL_X26_Y6_N48
\Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \registers[26][28]~q\ & ( \registers[22][28]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][28]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][28]~q\))) ) ) ) # ( 
-- !\registers[26][28]~q\ & ( \registers[22][28]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][28]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[30][28]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][28]~q\ & ( 
-- !\registers[22][28]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][28]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][28]~q\))) ) ) ) # ( !\registers[26][28]~q\ & ( !\registers[22][28]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][28]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][28]~q\ & (\read_reg1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][28]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[18][28]~q\,
	datae => \ALT_INV_registers[26][28]~q\,
	dataf => \ALT_INV_registers[22][28]~q\,
	combout => \Mux3~2_combout\);

-- Location: FF_X31_Y7_N56
\registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][28]~q\);

-- Location: FF_X28_Y7_N34
\registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][28]~q\);

-- Location: FF_X31_Y7_N32
\registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][28]~q\);

-- Location: FF_X31_Y7_N20
\registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][28]~q\);

-- Location: LABCELL_X31_Y7_N18
\Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \registers[27][28]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[23][28]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][28]~q\)) ) ) ) # ( !\registers[27][28]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[23][28]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][28]~q\)) ) ) ) # ( \registers[27][28]~q\ & ( !\read_reg1[2]~input_o\ & ( (\registers[19][28]~q\) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[27][28]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & \registers[19][28]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][28]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_registers[19][28]~q\,
	datad => \ALT_INV_registers[23][28]~q\,
	datae => \ALT_INV_registers[27][28]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux3~3_combout\);

-- Location: FF_X31_Y6_N4
\registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][28]~q\);

-- Location: FF_X32_Y6_N25
\registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][28]~q\);

-- Location: FF_X32_Y6_N50
\registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][28]~q\);

-- Location: FF_X32_Y6_N31
\registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][28]~q\);

-- Location: LABCELL_X32_Y6_N48
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \registers[24][28]~q\ & ( \registers[16][28]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[20][28]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][28]~q\)))) ) ) ) # ( !\registers[24][28]~q\ & ( 
-- \registers[16][28]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][28]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][28]~q\))))) ) ) ) # ( \registers[24][28]~q\ & 
-- ( !\registers[16][28]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][28]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][28]~q\))))) ) ) ) # ( 
-- !\registers[24][28]~q\ & ( !\registers[16][28]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[20][28]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[28][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[20][28]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[28][28]~q\,
	datae => \ALT_INV_registers[24][28]~q\,
	dataf => \ALT_INV_registers[16][28]~q\,
	combout => \Mux3~0_combout\);

-- Location: LABCELL_X29_Y9_N6
\Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux3~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux3~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux3~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux3~0_combout\ & ( (!\read_reg1[0]~input_o\) # 
-- (\Mux3~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux3~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux3~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux3~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux3~0_combout\ & ( (\Mux3~1_combout\ & 
-- \read_reg1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux3~1_combout\,
	datab => \ALT_INV_Mux3~2_combout\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_Mux3~3_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux3~0_combout\,
	combout => \Mux3~4_combout\);

-- Location: FF_X28_Y8_N31
\registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][28]~q\);

-- Location: FF_X29_Y8_N19
\registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][28]~q\);

-- Location: FF_X29_Y8_N44
\registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][28]~q\);

-- Location: FF_X29_Y8_N41
\registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][28]~q\);

-- Location: LABCELL_X29_Y8_N42
\Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = ( \registers[10][28]~q\ & ( \registers[9][28]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][28]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][28]~q\)))) ) ) ) # ( 
-- !\registers[10][28]~q\ & ( \registers[9][28]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][28]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[11][28]~q\)))) ) ) ) # ( \registers[10][28]~q\ & ( 
-- !\registers[9][28]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[8][28]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[11][28]~q\)))) ) ) ) # ( !\registers[10][28]~q\ & ( !\registers[9][28]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[8][28]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[11][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][28]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[11][28]~q\,
	datae => \ALT_INV_registers[10][28]~q\,
	dataf => \ALT_INV_registers[9][28]~q\,
	combout => \Mux3~5_combout\);

-- Location: FF_X32_Y7_N44
\registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][28]~q\);

-- Location: FF_X26_Y7_N26
\registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][28]~q\);

-- Location: FF_X26_Y7_N20
\registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][28]~q\);

-- Location: FF_X26_Y7_N31
\registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][28]~q\);

-- Location: LABCELL_X26_Y7_N18
\Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = ( \registers[14][28]~q\ & ( \registers[13][28]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[12][28]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[15][28]~q\)))) ) ) ) # ( 
-- !\registers[14][28]~q\ & ( \registers[13][28]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[12][28]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[15][28]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[14][28]~q\ & ( 
-- !\registers[13][28]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[12][28]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[15][28]~q\)))) ) ) ) # ( !\registers[14][28]~q\ & ( !\registers[13][28]~q\ & 
-- ( (!\read_reg1[1]~input_o\ & (\registers[12][28]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((\registers[15][28]~q\ & \read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[12][28]~q\,
	datac => \ALT_INV_registers[15][28]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[14][28]~q\,
	dataf => \ALT_INV_registers[13][28]~q\,
	combout => \Mux3~6_combout\);

-- Location: FF_X25_Y8_N26
\registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][28]~q\);

-- Location: FF_X25_Y8_N14
\registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][28]~q\);

-- Location: FF_X25_Y8_N20
\registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][28]~q\);

-- Location: FF_X28_Y9_N56
\registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][28]~q\);

-- Location: LABCELL_X25_Y8_N18
\Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = ( \registers[2][28]~q\ & ( \registers[1][28]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][28]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][28]~q\))) ) ) ) # ( 
-- !\registers[2][28]~q\ & ( \registers[1][28]~q\ & ( (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][28]~q\)))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\)) # (\registers[3][28]~q\))) ) ) ) # ( \registers[2][28]~q\ & ( 
-- !\registers[1][28]~q\ & ( (!\read_reg1[0]~input_o\ & (((\registers[0][28]~q\) # (\read_reg1[1]~input_o\)))) # (\read_reg1[0]~input_o\ & (\registers[3][28]~q\ & (\read_reg1[1]~input_o\))) ) ) ) # ( !\registers[2][28]~q\ & ( !\registers[1][28]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\ & \registers[0][28]~q\)))) # (\read_reg1[0]~input_o\ & (\registers[3][28]~q\ & (\read_reg1[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][28]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[0][28]~q\,
	datae => \ALT_INV_registers[2][28]~q\,
	dataf => \ALT_INV_registers[1][28]~q\,
	combout => \Mux3~8_combout\);

-- Location: LABCELL_X25_Y9_N21
\registers[4][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[4][28]~feeder_combout\ = ( \write_data[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[28]~input_o\,
	combout => \registers[4][28]~feeder_combout\);

-- Location: FF_X25_Y9_N23
\registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[4][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][28]~q\);

-- Location: LABCELL_X26_Y9_N6
\registers[5][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[5][28]~feeder_combout\ = \write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[28]~input_o\,
	combout => \registers[5][28]~feeder_combout\);

-- Location: FF_X26_Y9_N8
\registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[5][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][28]~q\);

-- Location: FF_X26_Y9_N20
\registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][28]~q\);

-- Location: FF_X26_Y9_N26
\registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[28]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][28]~q\);

-- Location: LABCELL_X26_Y9_N18
\Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = ( \registers[6][28]~q\ & ( \registers[7][28]~q\ & ( ((!\read_reg1[0]~input_o\ & (\registers[4][28]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][28]~q\)))) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[6][28]~q\ & ( 
-- \registers[7][28]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[4][28]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][28]~q\))))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[6][28]~q\ & ( 
-- !\registers[7][28]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[4][28]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][28]~q\))))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)))) ) ) ) # ( !\registers[6][28]~q\ & ( 
-- !\registers[7][28]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & (\registers[4][28]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[5][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[4][28]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[5][28]~q\,
	datae => \ALT_INV_registers[6][28]~q\,
	dataf => \ALT_INV_registers[7][28]~q\,
	combout => \Mux3~7_combout\);

-- Location: LABCELL_X25_Y8_N15
\Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\Mux3~7_combout\))) # (\read_reg1[3]~input_o\ & (\Mux3~6_combout\)) ) ) # ( !\read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\Mux3~8_combout\))) # (\read_reg1[3]~input_o\ 
-- & (\Mux3~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000100011011101100011011000110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[3]~input_o\,
	datab => \ALT_INV_Mux3~6_combout\,
	datac => \ALT_INV_Mux3~8_combout\,
	datad => \ALT_INV_Mux3~7_combout\,
	datae => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux3~9_combout\);

-- Location: MLABCELL_X28_Y9_N12
\Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = ( \Mux3~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\) # ((\Mux3~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux3~4_combout\)))) ) ) # ( !\Mux3~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux31~6_combout\ & 
-- ((\Mux3~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux3~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~6_combout\,
	datab => \ALT_INV_read_reg1[4]~input_o\,
	datac => \ALT_INV_Mux3~4_combout\,
	datad => \ALT_INV_Mux3~5_combout\,
	dataf => \ALT_INV_Mux3~9_combout\,
	combout => \Mux3~10_combout\);

-- Location: IOIBUF_X16_Y0_N75
\write_data[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(29),
	o => \write_data[29]~input_o\);

-- Location: FF_X12_Y5_N55
\registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][29]~q\);

-- Location: FF_X12_Y5_N2
\registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][29]~q\);

-- Location: FF_X13_Y7_N32
\registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][29]~q\);

-- Location: FF_X12_Y5_N50
\registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][29]~q\);

-- Location: LABCELL_X12_Y5_N48
\Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = ( \registers[10][29]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[11][29]~q\) ) ) ) # ( !\registers[10][29]~q\ & ( \read_reg1[1]~input_o\ & ( (\read_reg1[0]~input_o\ & \registers[11][29]~q\) ) ) ) # ( 
-- \registers[10][29]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & ((\registers[8][29]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][29]~q\)) ) ) ) # ( !\registers[10][29]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- ((\registers[8][29]~q\))) # (\read_reg1[0]~input_o\ & (\registers[9][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_registers[11][29]~q\,
	datac => \ALT_INV_registers[9][29]~q\,
	datad => \ALT_INV_registers[8][29]~q\,
	datae => \ALT_INV_registers[10][29]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux2~5_combout\);

-- Location: MLABCELL_X9_Y6_N21
\registers[22][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][29]~feeder_combout\ = \write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_write_data[29]~input_o\,
	combout => \registers[22][29]~feeder_combout\);

-- Location: FF_X9_Y6_N23
\registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][29]~q\);

-- Location: FF_X9_Y6_N14
\registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][29]~q\);

-- Location: FF_X9_Y6_N8
\registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][29]~q\);

-- Location: FF_X13_Y4_N46
\registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][29]~q\);

-- Location: MLABCELL_X9_Y6_N6
\Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \registers[26][29]~q\ & ( \registers[18][29]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[22][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][29]~q\)))) ) ) ) # ( !\registers[26][29]~q\ & ( 
-- \registers[18][29]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[22][29]~q\))) # (\read_reg1[3]~input_o\ & (((\registers[30][29]~q\ & \read_reg1[2]~input_o\)))) ) ) ) # ( \registers[26][29]~q\ & ( !\registers[18][29]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[22][29]~q\ & ((\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[30][29]~q\)))) ) ) ) # ( !\registers[26][29]~q\ & ( !\registers[18][29]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[22][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[30][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][29]~q\,
	datab => \ALT_INV_registers[30][29]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[26][29]~q\,
	dataf => \ALT_INV_registers[18][29]~q\,
	combout => \Mux2~2_combout\);

-- Location: LABCELL_X7_Y5_N9
\registers[23][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][29]~feeder_combout\ = \write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[29]~input_o\,
	combout => \registers[23][29]~feeder_combout\);

-- Location: FF_X7_Y5_N10
\registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][29]~q\);

-- Location: FF_X7_Y5_N14
\registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][29]~q\);

-- Location: FF_X7_Y5_N37
\registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][29]~q\);

-- Location: FF_X13_Y6_N5
\registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][29]~q\);

-- Location: LABCELL_X7_Y5_N36
\Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \registers[27][29]~q\ & ( \registers[19][29]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[23][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][29]~q\)))) ) ) ) # ( !\registers[27][29]~q\ & ( 
-- \registers[19][29]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[23][29]~q\))) # (\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[31][29]~q\)))) ) ) ) # ( \registers[27][29]~q\ & ( !\registers[19][29]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (\registers[23][29]~q\ & (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[31][29]~q\)))) ) ) ) # ( !\registers[27][29]~q\ & ( !\registers[19][29]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & (\registers[23][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][29]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[31][29]~q\,
	datae => \ALT_INV_registers[27][29]~q\,
	dataf => \ALT_INV_registers[19][29]~q\,
	combout => \Mux2~3_combout\);

-- Location: FF_X10_Y7_N2
\registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][29]~q\);

-- Location: FF_X7_Y7_N58
\registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][29]~q\);

-- Location: FF_X7_Y7_N47
\registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][29]~q\);

-- Location: FF_X10_Y7_N56
\registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][29]~q\);

-- Location: LABCELL_X10_Y7_N54
\Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \registers[24][29]~q\ & ( \read_reg1[2]~input_o\ & ( (!\read_reg1[3]~input_o\ & ((\registers[20][29]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][29]~q\)) ) ) ) # ( !\registers[24][29]~q\ & ( \read_reg1[2]~input_o\ & ( 
-- (!\read_reg1[3]~input_o\ & ((\registers[20][29]~q\))) # (\read_reg1[3]~input_o\ & (\registers[28][29]~q\)) ) ) ) # ( \registers[24][29]~q\ & ( !\read_reg1[2]~input_o\ & ( (\read_reg1[3]~input_o\) # (\registers[16][29]~q\) ) ) ) # ( !\registers[24][29]~q\ 
-- & ( !\read_reg1[2]~input_o\ & ( (\registers[16][29]~q\ & !\read_reg1[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[28][29]~q\,
	datab => \ALT_INV_registers[16][29]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[20][29]~q\,
	datae => \ALT_INV_registers[24][29]~q\,
	dataf => \ALT_INV_read_reg1[2]~input_o\,
	combout => \Mux2~0_combout\);

-- Location: FF_X14_Y6_N50
\registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][29]~q\);

-- Location: FF_X14_Y6_N43
\registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][29]~q\);

-- Location: FF_X14_Y6_N8
\registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][29]~q\);

-- Location: LABCELL_X10_Y6_N39
\registers[17][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][29]~feeder_combout\ = \write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[29]~input_o\,
	combout => \registers[17][29]~feeder_combout\);

-- Location: FF_X10_Y6_N41
\registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][29]~q\);

-- Location: LABCELL_X14_Y6_N6
\Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \registers[25][29]~q\ & ( \registers[17][29]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][29]~q\)))) ) ) ) # ( !\registers[25][29]~q\ & ( 
-- \registers[17][29]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][29]~q\))))) ) ) ) # ( \registers[25][29]~q\ & 
-- ( !\registers[17][29]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][29]~q\))))) ) ) ) # ( 
-- !\registers[25][29]~q\ & ( !\registers[17][29]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][29]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][29]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[29][29]~q\,
	datae => \ALT_INV_registers[25][29]~q\,
	dataf => \ALT_INV_registers[17][29]~q\,
	combout => \Mux2~1_combout\);

-- Location: MLABCELL_X9_Y5_N30
\Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux2~1_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux2~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux2~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux2~1_combout\ & ( (\Mux2~0_combout\) # 
-- (\read_reg1[0]~input_o\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux2~1_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux2~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux2~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux2~1_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & \Mux2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux2~2_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_Mux2~3_combout\,
	datad => \ALT_INV_Mux2~0_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux2~1_combout\,
	combout => \Mux2~4_combout\);

-- Location: FF_X14_Y7_N20
\registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][29]~q\);

-- Location: FF_X14_Y7_N56
\registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][29]~q\);

-- Location: FF_X9_Y8_N40
\registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][29]~q\);

-- Location: FF_X14_Y7_N50
\registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][29]~q\);

-- Location: LABCELL_X14_Y7_N48
\Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = ( \registers[6][29]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[5][29]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][29]~q\)) ) ) ) # ( !\registers[6][29]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[5][29]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][29]~q\)) ) ) ) # ( \registers[6][29]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[4][29]~q\) ) ) ) # ( !\registers[6][29]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[4][29]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][29]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[7][29]~q\,
	datad => \ALT_INV_registers[5][29]~q\,
	datae => \ALT_INV_registers[6][29]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux2~7_combout\);

-- Location: LABCELL_X10_Y8_N39
\registers[12][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][29]~feeder_combout\ = \write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[29]~input_o\,
	combout => \registers[12][29]~feeder_combout\);

-- Location: FF_X10_Y8_N40
\registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][29]~q\);

-- Location: FF_X12_Y8_N55
\registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][29]~q\);

-- Location: FF_X12_Y8_N20
\registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][29]~q\);

-- Location: LABCELL_X12_Y8_N24
\registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][29]~feeder_combout\ = ( \write_data[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[29]~input_o\,
	combout => \registers[13][29]~feeder_combout\);

-- Location: FF_X12_Y8_N26
\registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][29]~q\);

-- Location: LABCELL_X12_Y8_N18
\Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = ( \registers[14][29]~q\ & ( \registers[13][29]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[12][29]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[15][29]~q\)))) ) ) ) # ( 
-- !\registers[14][29]~q\ & ( \registers[13][29]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[12][29]~q\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[15][29]~q\)))) ) ) ) # ( \registers[14][29]~q\ & ( 
-- !\registers[13][29]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[12][29]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[15][29]~q\)))) ) ) ) # ( !\registers[14][29]~q\ & ( !\registers[13][29]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[12][29]~q\ & (!\read_reg1[0]~input_o\))) # (\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[15][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[12][29]~q\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[15][29]~q\,
	datae => \ALT_INV_registers[14][29]~q\,
	dataf => \ALT_INV_registers[13][29]~q\,
	combout => \Mux2~6_combout\);

-- Location: FF_X17_Y8_N34
\registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][29]~q\);

-- Location: FF_X17_Y7_N56
\registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][29]~q\);

-- Location: FF_X17_Y7_N14
\registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][29]~q\);

-- Location: FF_X17_Y7_N20
\registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[29]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][29]~q\);

-- Location: LABCELL_X17_Y7_N18
\Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~8_combout\ = ( \registers[2][29]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[1][29]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][29]~q\))) ) ) ) # ( !\registers[2][29]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[1][29]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[3][29]~q\))) ) ) ) # ( \registers[2][29]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][29]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][29]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_registers[1][29]~q\,
	datac => \ALT_INV_registers[3][29]~q\,
	datad => \ALT_INV_registers[0][29]~q\,
	datae => \ALT_INV_registers[2][29]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux2~8_combout\);

-- Location: MLABCELL_X13_Y6_N39
\Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux2~6_combout\ ) ) # ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & ((\Mux2~8_combout\))) # (\read_reg1[2]~input_o\ & (\Mux2~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux2~7_combout\,
	datac => \ALT_INV_Mux2~6_combout\,
	datad => \ALT_INV_Mux2~8_combout\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux2~9_combout\);

-- Location: MLABCELL_X13_Y6_N15
\Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~10_combout\ = ( \Mux31~6_combout\ & ( \Mux2~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux2~5_combout\)) # (\read_reg1[4]~input_o\ & ((\Mux2~4_combout\))) ) ) ) # ( !\Mux31~6_combout\ & ( \Mux2~9_combout\ & ( (!\read_reg1[4]~input_o\) # 
-- (\Mux2~4_combout\) ) ) ) # ( \Mux31~6_combout\ & ( !\Mux2~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux2~5_combout\)) # (\read_reg1[4]~input_o\ & ((\Mux2~4_combout\))) ) ) ) # ( !\Mux31~6_combout\ & ( !\Mux2~9_combout\ & ( (\Mux2~4_combout\ & 
-- \read_reg1[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux2~5_combout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_read_reg1[4]~input_o\,
	datae => \ALT_INV_Mux31~6_combout\,
	dataf => \ALT_INV_Mux2~9_combout\,
	combout => \Mux2~10_combout\);

-- Location: IOIBUF_X10_Y0_N41
\write_data[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(30),
	o => \write_data[30]~input_o\);

-- Location: FF_X13_Y7_N8
\registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][30]~q\);

-- Location: FF_X12_Y7_N26
\registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][30]~q\);

-- Location: FF_X12_Y7_N20
\registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][30]~q\);

-- Location: FF_X12_Y7_N17
\registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][30]~q\);

-- Location: LABCELL_X12_Y7_N18
\Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = ( \registers[10][30]~q\ & ( \registers[9][30]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[8][30]~q\))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][30]~q\)))) ) ) ) # ( 
-- !\registers[10][30]~q\ & ( \registers[9][30]~q\ & ( (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\)) # (\registers[8][30]~q\))) # (\read_reg1[1]~input_o\ & (((\registers[11][30]~q\ & \read_reg1[0]~input_o\)))) ) ) ) # ( \registers[10][30]~q\ & ( 
-- !\registers[9][30]~q\ & ( (!\read_reg1[1]~input_o\ & (\registers[8][30]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[11][30]~q\)))) ) ) ) # ( !\registers[10][30]~q\ & ( !\registers[9][30]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[8][30]~q\ & ((!\read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((\registers[11][30]~q\ & \read_reg1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][30]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[11][30]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][30]~q\,
	dataf => \ALT_INV_registers[9][30]~q\,
	combout => \Mux1~5_combout\);

-- Location: FF_X9_Y6_N56
\registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][30]~q\);

-- Location: FF_X7_Y6_N31
\registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][30]~q\);

-- Location: FF_X9_Y6_N50
\registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][30]~q\);

-- Location: FF_X9_Y6_N20
\registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][30]~q\);

-- Location: MLABCELL_X9_Y6_N48
\Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \registers[26][30]~q\ & ( \registers[22][30]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][30]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][30]~q\))) ) ) ) # ( 
-- !\registers[26][30]~q\ & ( \registers[22][30]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[18][30]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[30][30]~q\))) ) ) ) # ( \registers[26][30]~q\ & ( 
-- !\registers[22][30]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\) # (\registers[18][30]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[30][30]~q\ & ((\read_reg1[3]~input_o\)))) ) ) ) # ( !\registers[26][30]~q\ & ( !\registers[22][30]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\registers[18][30]~q\ & !\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[30][30]~q\ & ((\read_reg1[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][30]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[18][30]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[26][30]~q\,
	dataf => \ALT_INV_registers[22][30]~q\,
	combout => \Mux1~2_combout\);

-- Location: FF_X7_Y5_N56
\registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][30]~q\);

-- Location: LABCELL_X7_Y5_N6
\registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[23][30]~feeder_combout\ = ( \write_data[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[30]~input_o\,
	combout => \registers[23][30]~feeder_combout\);

-- Location: FF_X7_Y5_N8
\registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[23][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][30]~q\);

-- Location: FF_X7_Y5_N20
\registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][30]~q\);

-- Location: LABCELL_X10_Y5_N57
\registers[19][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][30]~feeder_combout\ = ( \write_data[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[30]~input_o\,
	combout => \registers[19][30]~feeder_combout\);

-- Location: FF_X10_Y5_N59
\registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][30]~q\);

-- Location: LABCELL_X7_Y5_N18
\Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \registers[27][30]~q\ & ( \registers[19][30]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & ((\registers[23][30]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][30]~q\))) ) ) ) # ( !\registers[27][30]~q\ & ( 
-- \registers[19][30]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\) # (\registers[23][30]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[31][30]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[27][30]~q\ & ( !\registers[19][30]~q\ & ( 
-- (!\read_reg1[3]~input_o\ & (((\read_reg1[2]~input_o\ & \registers[23][30]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[31][30]~q\))) ) ) ) # ( !\registers[27][30]~q\ & ( !\registers[19][30]~q\ & ( (\read_reg1[2]~input_o\ & 
-- ((!\read_reg1[3]~input_o\ & ((\registers[23][30]~q\))) # (\read_reg1[3]~input_o\ & (\registers[31][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[31][30]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[23][30]~q\,
	datae => \ALT_INV_registers[27][30]~q\,
	dataf => \ALT_INV_registers[19][30]~q\,
	combout => \Mux1~3_combout\);

-- Location: LABCELL_X14_Y6_N33
\registers[21][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][30]~feeder_combout\ = ( \write_data[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[30]~input_o\,
	combout => \registers[21][30]~feeder_combout\);

-- Location: FF_X14_Y6_N35
\registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][30]~q\);

-- Location: FF_X10_Y6_N56
\registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][30]~q\);

-- Location: FF_X10_Y6_N20
\registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][30]~q\);

-- Location: LABCELL_X10_Y6_N30
\registers[17][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][30]~feeder_combout\ = ( \write_data[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[30]~input_o\,
	combout => \registers[17][30]~feeder_combout\);

-- Location: FF_X10_Y6_N32
\registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][30]~q\);

-- Location: LABCELL_X10_Y6_N18
\Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \registers[25][30]~q\ & ( \registers[17][30]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[21][30]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][30]~q\)))) ) ) ) # ( !\registers[25][30]~q\ & ( 
-- \registers[17][30]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][30]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][30]~q\))))) ) ) ) # ( \registers[25][30]~q\ & 
-- ( !\registers[17][30]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][30]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][30]~q\))))) ) ) ) # ( 
-- !\registers[25][30]~q\ & ( !\registers[17][30]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[21][30]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[29][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][30]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[29][30]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[25][30]~q\,
	dataf => \ALT_INV_registers[17][30]~q\,
	combout => \Mux1~1_combout\);

-- Location: FF_X7_Y7_N28
\registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][30]~q\);

-- Location: FF_X10_Y7_N8
\registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][30]~q\);

-- Location: FF_X10_Y7_N43
\registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][30]~q\);

-- Location: FF_X10_Y7_N50
\registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][30]~q\);

-- Location: LABCELL_X10_Y7_N42
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \registers[24][30]~q\ & ( \registers[28][30]~q\ & ( ((!\read_reg1[2]~input_o\ & (\registers[16][30]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][30]~q\)))) # (\read_reg1[3]~input_o\) ) ) ) # ( !\registers[24][30]~q\ & ( 
-- \registers[28][30]~q\ & ( (!\read_reg1[2]~input_o\ & (\registers[16][30]~q\ & (!\read_reg1[3]~input_o\))) # (\read_reg1[2]~input_o\ & (((\registers[20][30]~q\) # (\read_reg1[3]~input_o\)))) ) ) ) # ( \registers[24][30]~q\ & ( !\registers[28][30]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)) # (\registers[16][30]~q\))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[20][30]~q\)))) ) ) ) # ( !\registers[24][30]~q\ & ( !\registers[28][30]~q\ & ( (!\read_reg1[3]~input_o\ 
-- & ((!\read_reg1[2]~input_o\ & (\registers[16][30]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[20][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[16][30]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[20][30]~q\,
	datae => \ALT_INV_registers[24][30]~q\,
	dataf => \ALT_INV_registers[28][30]~q\,
	combout => \Mux1~0_combout\);

-- Location: LABCELL_X10_Y7_N9
\Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \read_reg1[1]~input_o\ & ( \Mux1~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux1~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux1~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( \Mux1~0_combout\ & ( (!\read_reg1[0]~input_o\) # 
-- (\Mux1~1_combout\) ) ) ) # ( \read_reg1[1]~input_o\ & ( !\Mux1~0_combout\ & ( (!\read_reg1[0]~input_o\ & (\Mux1~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux1~3_combout\))) ) ) ) # ( !\read_reg1[1]~input_o\ & ( !\Mux1~0_combout\ & ( 
-- (\read_reg1[0]~input_o\ & \Mux1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[0]~input_o\,
	datab => \ALT_INV_Mux1~2_combout\,
	datac => \ALT_INV_Mux1~3_combout\,
	datad => \ALT_INV_Mux1~1_combout\,
	datae => \ALT_INV_read_reg1[1]~input_o\,
	dataf => \ALT_INV_Mux1~0_combout\,
	combout => \Mux1~4_combout\);

-- Location: FF_X10_Y8_N38
\registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][30]~q\);

-- Location: FF_X10_Y8_N55
\registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][30]~q\);

-- Location: FF_X10_Y8_N50
\registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][30]~q\);

-- Location: LABCELL_X12_Y8_N27
\registers[13][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[13][30]~feeder_combout\ = ( \write_data[30]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[30]~input_o\,
	combout => \registers[13][30]~feeder_combout\);

-- Location: FF_X12_Y8_N29
\registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[13][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][30]~q\);

-- Location: LABCELL_X10_Y8_N48
\Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = ( \registers[14][30]~q\ & ( \registers[13][30]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][30]~q\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][30]~q\)))) ) ) ) # ( 
-- !\registers[14][30]~q\ & ( \registers[13][30]~q\ & ( (!\read_reg1[0]~input_o\ & (\registers[12][30]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\registers[15][30]~q\)))) ) ) ) # ( \registers[14][30]~q\ & ( 
-- !\registers[13][30]~q\ & ( (!\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\)) # (\registers[12][30]~q\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][30]~q\)))) ) ) ) # ( !\registers[14][30]~q\ & ( !\registers[13][30]~q\ & ( 
-- (!\read_reg1[0]~input_o\ & (\registers[12][30]~q\ & (!\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \registers[15][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][30]~q\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[15][30]~q\,
	datae => \ALT_INV_registers[14][30]~q\,
	dataf => \ALT_INV_registers[13][30]~q\,
	combout => \Mux1~6_combout\);

-- Location: FF_X13_Y9_N50
\registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][30]~q\);

-- Location: FF_X13_Y9_N38
\registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][30]~q\);

-- Location: FF_X12_Y9_N26
\registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][30]~q\);

-- Location: FF_X13_Y9_N13
\registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][30]~q\);

-- Location: MLABCELL_X13_Y9_N12
\Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = ( \registers[2][30]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & ((\registers[1][30]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][30]~q\)) ) ) ) # ( !\registers[2][30]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & ((\registers[1][30]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][30]~q\)) ) ) ) # ( \registers[2][30]~q\ & ( !\read_reg1[0]~input_o\ & ( (\registers[0][30]~q\) # (\read_reg1[1]~input_o\) ) ) ) # ( !\registers[2][30]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & \registers[0][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][30]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[1][30]~q\,
	datad => \ALT_INV_registers[0][30]~q\,
	datae => \ALT_INV_registers[2][30]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux1~8_combout\);

-- Location: FF_X9_Y8_N56
\registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][30]~q\);

-- Location: FF_X9_Y8_N37
\registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][30]~q\);

-- Location: FF_X9_Y8_N49
\registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][30]~q\);

-- Location: FF_X12_Y9_N20
\registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[30]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][30]~q\);

-- Location: MLABCELL_X9_Y8_N48
\Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = ( \registers[6][30]~q\ & ( \registers[4][30]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[5][30]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][30]~q\))) ) ) ) # ( !\registers[6][30]~q\ & ( 
-- \registers[4][30]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[5][30]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[7][30]~q\ & (\read_reg1[0]~input_o\))) ) ) ) # ( \registers[6][30]~q\ & ( !\registers[4][30]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\read_reg1[0]~input_o\ & \registers[5][30]~q\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[7][30]~q\))) ) ) ) # ( !\registers[6][30]~q\ & ( !\registers[4][30]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[5][30]~q\))) # (\read_reg1[1]~input_o\ & (\registers[7][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[7][30]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_read_reg1[0]~input_o\,
	datad => \ALT_INV_registers[5][30]~q\,
	datae => \ALT_INV_registers[6][30]~q\,
	dataf => \ALT_INV_registers[4][30]~q\,
	combout => \Mux1~7_combout\);

-- Location: MLABCELL_X13_Y9_N39
\Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = ( \Mux1~7_combout\ & ( (!\read_reg1[3]~input_o\ & (((\Mux1~8_combout\)) # (\read_reg1[2]~input_o\))) # (\read_reg1[3]~input_o\ & (((\Mux1~6_combout\)))) ) ) # ( !\Mux1~7_combout\ & ( (!\read_reg1[3]~input_o\ & (!\read_reg1[2]~input_o\ & 
-- ((\Mux1~8_combout\)))) # (\read_reg1[3]~input_o\ & (((\Mux1~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011010111110011001100001010001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_Mux1~6_combout\,
	datac => \ALT_INV_Mux1~8_combout\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_Mux1~7_combout\,
	combout => \Mux1~9_combout\);

-- Location: MLABCELL_X13_Y7_N18
\Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = ( \read_reg1[4]~input_o\ & ( \Mux1~9_combout\ & ( \Mux1~4_combout\ ) ) ) # ( !\read_reg1[4]~input_o\ & ( \Mux1~9_combout\ & ( (!\Mux31~6_combout\) # (\Mux1~5_combout\) ) ) ) # ( \read_reg1[4]~input_o\ & ( !\Mux1~9_combout\ & ( 
-- \Mux1~4_combout\ ) ) ) # ( !\read_reg1[4]~input_o\ & ( !\Mux1~9_combout\ & ( (\Mux1~5_combout\ & \Mux31~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111011101110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~5_combout\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux1~4_combout\,
	datae => \ALT_INV_read_reg1[4]~input_o\,
	dataf => \ALT_INV_Mux1~9_combout\,
	combout => \Mux1~10_combout\);

-- Location: IOIBUF_X16_Y0_N92
\write_data[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write_data(31),
	o => \write_data[31]~input_o\);

-- Location: FF_X13_Y4_N56
\registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[30][31]~q\);

-- Location: FF_X13_Y4_N32
\registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[18][31]~q\);

-- Location: FF_X13_Y4_N20
\registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[26][31]~q\);

-- Location: MLABCELL_X13_Y8_N18
\registers[22][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[22][31]~feeder_combout\ = ( \write_data[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[22][31]~feeder_combout\);

-- Location: FF_X13_Y8_N20
\registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[22][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[22][31]~q\);

-- Location: MLABCELL_X13_Y4_N18
\Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = ( \registers[26][31]~q\ & ( \registers[22][31]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][31]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][31]~q\))) ) ) ) # ( 
-- !\registers[26][31]~q\ & ( \registers[22][31]~q\ & ( (!\read_reg1[3]~input_o\ & (((\registers[18][31]~q\) # (\read_reg1[2]~input_o\)))) # (\read_reg1[3]~input_o\ & (\registers[30][31]~q\ & (\read_reg1[2]~input_o\))) ) ) ) # ( \registers[26][31]~q\ & ( 
-- !\registers[22][31]~q\ & ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][31]~q\)))) # (\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\)) # (\registers[30][31]~q\))) ) ) ) # ( !\registers[26][31]~q\ & ( !\registers[22][31]~q\ & 
-- ( (!\read_reg1[3]~input_o\ & (((!\read_reg1[2]~input_o\ & \registers[18][31]~q\)))) # (\read_reg1[3]~input_o\ & (\registers[30][31]~q\ & (\read_reg1[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[30][31]~q\,
	datab => \ALT_INV_read_reg1[3]~input_o\,
	datac => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_registers[18][31]~q\,
	datae => \ALT_INV_registers[26][31]~q\,
	dataf => \ALT_INV_registers[22][31]~q\,
	combout => \Mux0~2_combout\);

-- Location: FF_X13_Y5_N50
\registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[23][31]~q\);

-- Location: FF_X13_Y5_N56
\registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[31][31]~q\);

-- Location: FF_X13_Y5_N20
\registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[27][31]~q\);

-- Location: LABCELL_X20_Y4_N24
\registers[19][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[19][31]~feeder_combout\ = ( \write_data[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[19][31]~feeder_combout\);

-- Location: FF_X20_Y4_N25
\registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[19][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[19][31]~q\);

-- Location: MLABCELL_X13_Y5_N18
\Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = ( \registers[27][31]~q\ & ( \registers[19][31]~q\ & ( (!\read_reg1[2]~input_o\) # ((!\read_reg1[3]~input_o\ & (\registers[23][31]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][31]~q\)))) ) ) ) # ( !\registers[27][31]~q\ & ( 
-- \registers[19][31]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[23][31]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][31]~q\))))) ) ) ) # ( \registers[27][31]~q\ & 
-- ( !\registers[19][31]~q\ & ( (!\read_reg1[2]~input_o\ & (((\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[23][31]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][31]~q\))))) ) ) ) # ( 
-- !\registers[27][31]~q\ & ( !\registers[19][31]~q\ & ( (\read_reg1[2]~input_o\ & ((!\read_reg1[3]~input_o\ & (\registers[23][31]~q\)) # (\read_reg1[3]~input_o\ & ((\registers[31][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][31]~q\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datac => \ALT_INV_registers[31][31]~q\,
	datad => \ALT_INV_read_reg1[3]~input_o\,
	datae => \ALT_INV_registers[27][31]~q\,
	dataf => \ALT_INV_registers[19][31]~q\,
	combout => \Mux0~3_combout\);

-- Location: FF_X16_Y4_N13
\registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[28][31]~q\);

-- Location: FF_X16_Y4_N32
\registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[16][31]~q\);

-- Location: FF_X16_Y4_N38
\registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[24][31]~q\);

-- Location: LABCELL_X17_Y4_N3
\registers[20][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[20][31]~feeder_combout\ = \write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[20][31]~feeder_combout\);

-- Location: FF_X17_Y4_N5
\registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[20][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[20][31]~q\);

-- Location: LABCELL_X16_Y4_N36
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \registers[24][31]~q\ & ( \registers[20][31]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][31]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][31]~q\))) ) ) ) # ( 
-- !\registers[24][31]~q\ & ( \registers[20][31]~q\ & ( (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][31]~q\)))) # (\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\)) # (\registers[28][31]~q\))) ) ) ) # ( \registers[24][31]~q\ & ( 
-- !\registers[20][31]~q\ & ( (!\read_reg1[2]~input_o\ & (((\registers[16][31]~q\) # (\read_reg1[3]~input_o\)))) # (\read_reg1[2]~input_o\ & (\registers[28][31]~q\ & (\read_reg1[3]~input_o\))) ) ) ) # ( !\registers[24][31]~q\ & ( !\registers[20][31]~q\ & ( 
-- (!\read_reg1[2]~input_o\ & (((!\read_reg1[3]~input_o\ & \registers[16][31]~q\)))) # (\read_reg1[2]~input_o\ & (\registers[28][31]~q\ & (\read_reg1[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[2]~input_o\,
	datab => \ALT_INV_registers[28][31]~q\,
	datac => \ALT_INV_read_reg1[3]~input_o\,
	datad => \ALT_INV_registers[16][31]~q\,
	datae => \ALT_INV_registers[24][31]~q\,
	dataf => \ALT_INV_registers[20][31]~q\,
	combout => \Mux0~0_combout\);

-- Location: FF_X14_Y6_N56
\registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[29][31]~q\);

-- Location: LABCELL_X24_Y6_N30
\registers[17][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[17][31]~feeder_combout\ = ( \write_data[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[17][31]~feeder_combout\);

-- Location: FF_X24_Y6_N31
\registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[17][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[17][31]~q\);

-- Location: LABCELL_X14_Y6_N0
\registers[21][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[21][31]~feeder_combout\ = ( \write_data[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[21][31]~feeder_combout\);

-- Location: FF_X14_Y6_N2
\registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[21][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[21][31]~q\);

-- Location: FF_X14_Y6_N20
\registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[25][31]~q\);

-- Location: LABCELL_X14_Y6_N18
\Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = ( \registers[25][31]~q\ & ( \read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\) # (\registers[29][31]~q\) ) ) ) # ( !\registers[25][31]~q\ & ( \read_reg1[3]~input_o\ & ( (\registers[29][31]~q\ & \read_reg1[2]~input_o\) ) ) ) # ( 
-- \registers[25][31]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & (\registers[17][31]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][31]~q\))) ) ) ) # ( !\registers[25][31]~q\ & ( !\read_reg1[3]~input_o\ & ( (!\read_reg1[2]~input_o\ & 
-- (\registers[17][31]~q\)) # (\read_reg1[2]~input_o\ & ((\registers[21][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[29][31]~q\,
	datab => \ALT_INV_registers[17][31]~q\,
	datac => \ALT_INV_registers[21][31]~q\,
	datad => \ALT_INV_read_reg1[2]~input_o\,
	datae => \ALT_INV_registers[25][31]~q\,
	dataf => \ALT_INV_read_reg1[3]~input_o\,
	combout => \Mux0~1_combout\);

-- Location: MLABCELL_X13_Y7_N24
\Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ( \Mux0~0_combout\ & ( \Mux0~1_combout\ & ( (!\read_reg1[1]~input_o\) # ((!\read_reg1[0]~input_o\ & (\Mux0~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux0~3_combout\)))) ) ) ) # ( !\Mux0~0_combout\ & ( \Mux0~1_combout\ & ( 
-- (!\read_reg1[0]~input_o\ & (\Mux0~2_combout\ & (\read_reg1[1]~input_o\))) # (\read_reg1[0]~input_o\ & (((!\read_reg1[1]~input_o\) # (\Mux0~3_combout\)))) ) ) ) # ( \Mux0~0_combout\ & ( !\Mux0~1_combout\ & ( (!\read_reg1[0]~input_o\ & 
-- (((!\read_reg1[1]~input_o\)) # (\Mux0~2_combout\))) # (\read_reg1[0]~input_o\ & (((\read_reg1[1]~input_o\ & \Mux0~3_combout\)))) ) ) ) # ( !\Mux0~0_combout\ & ( !\Mux0~1_combout\ & ( (\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\ & 
-- (\Mux0~2_combout\)) # (\read_reg1[0]~input_o\ & ((\Mux0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~2_combout\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_Mux0~3_combout\,
	datae => \ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_Mux0~1_combout\,
	combout => \Mux0~4_combout\);

-- Location: FF_X16_Y5_N2
\registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[8][31]~q\);

-- Location: LABCELL_X17_Y6_N0
\registers[9][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[9][31]~feeder_combout\ = \write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[9][31]~feeder_combout\);

-- Location: FF_X17_Y6_N1
\registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[9][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[9][31]~q\);

-- Location: FF_X16_Y5_N50
\registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[11][31]~q\);

-- Location: FF_X16_Y5_N14
\registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[10][31]~q\);

-- Location: LABCELL_X16_Y5_N12
\Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = ( \registers[10][31]~q\ & ( \read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\) # (\registers[11][31]~q\) ) ) ) # ( !\registers[10][31]~q\ & ( \read_reg1[1]~input_o\ & ( (\registers[11][31]~q\ & \read_reg1[0]~input_o\) ) ) ) # ( 
-- \registers[10][31]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & (\registers[8][31]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][31]~q\))) ) ) ) # ( !\registers[10][31]~q\ & ( !\read_reg1[1]~input_o\ & ( (!\read_reg1[0]~input_o\ & 
-- (\registers[8][31]~q\)) # (\read_reg1[0]~input_o\ & ((\registers[9][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][31]~q\,
	datab => \ALT_INV_registers[9][31]~q\,
	datac => \ALT_INV_registers[11][31]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[10][31]~q\,
	dataf => \ALT_INV_read_reg1[1]~input_o\,
	combout => \Mux0~5_combout\);

-- Location: FF_X16_Y8_N7
\registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[3][31]~q\);

-- Location: LABCELL_X17_Y8_N45
\registers[1][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[1][31]~feeder_combout\ = \write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[1][31]~feeder_combout\);

-- Location: FF_X17_Y8_N47
\registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[1][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[1][31]~q\);

-- Location: FF_X16_Y8_N1
\registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[2][31]~q\);

-- Location: FF_X17_Y8_N8
\registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[0][31]~q\);

-- Location: LABCELL_X16_Y8_N0
\Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = ( \registers[2][31]~q\ & ( \registers[0][31]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & ((\registers[1][31]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][31]~q\))) ) ) ) # ( !\registers[2][31]~q\ & ( 
-- \registers[0][31]~q\ & ( (!\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\) # (\registers[1][31]~q\)))) # (\read_reg1[1]~input_o\ & (\registers[3][31]~q\ & ((\read_reg1[0]~input_o\)))) ) ) ) # ( \registers[2][31]~q\ & ( !\registers[0][31]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (((\registers[1][31]~q\ & \read_reg1[0]~input_o\)))) # (\read_reg1[1]~input_o\ & (((!\read_reg1[0]~input_o\)) # (\registers[3][31]~q\))) ) ) ) # ( !\registers[2][31]~q\ & ( !\registers[0][31]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & ((\registers[1][31]~q\))) # (\read_reg1[1]~input_o\ & (\registers[3][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[3][31]~q\,
	datab => \ALT_INV_read_reg1[1]~input_o\,
	datac => \ALT_INV_registers[1][31]~q\,
	datad => \ALT_INV_read_reg1[0]~input_o\,
	datae => \ALT_INV_registers[2][31]~q\,
	dataf => \ALT_INV_registers[0][31]~q\,
	combout => \Mux0~8_combout\);

-- Location: FF_X16_Y7_N35
\registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[13][31]~q\);

-- Location: FF_X16_Y8_N25
\registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[15][31]~q\);

-- Location: FF_X16_Y7_N56
\registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[14][31]~q\);

-- Location: LABCELL_X16_Y9_N27
\registers[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \registers[12][31]~feeder_combout\ = ( \write_data[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_write_data[31]~input_o\,
	combout => \registers[12][31]~feeder_combout\);

-- Location: FF_X16_Y9_N29
\registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \registers[12][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[12][31]~q\);

-- Location: LABCELL_X16_Y7_N54
\Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = ( \registers[14][31]~q\ & ( \registers[12][31]~q\ & ( (!\read_reg1[0]~input_o\) # ((!\read_reg1[1]~input_o\ & (\registers[13][31]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][31]~q\)))) ) ) ) # ( !\registers[14][31]~q\ & ( 
-- \registers[12][31]~q\ & ( (!\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\registers[13][31]~q\)))) # (\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\ & ((\registers[15][31]~q\)))) ) ) ) # ( \registers[14][31]~q\ & ( !\registers[12][31]~q\ & ( 
-- (!\read_reg1[1]~input_o\ & (\read_reg1[0]~input_o\ & (\registers[13][31]~q\))) # (\read_reg1[1]~input_o\ & ((!\read_reg1[0]~input_o\) # ((\registers[15][31]~q\)))) ) ) ) # ( !\registers[14][31]~q\ & ( !\registers[12][31]~q\ & ( (\read_reg1[0]~input_o\ & 
-- ((!\read_reg1[1]~input_o\ & (\registers[13][31]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[15][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[1]~input_o\,
	datab => \ALT_INV_read_reg1[0]~input_o\,
	datac => \ALT_INV_registers[13][31]~q\,
	datad => \ALT_INV_registers[15][31]~q\,
	datae => \ALT_INV_registers[14][31]~q\,
	dataf => \ALT_INV_registers[12][31]~q\,
	combout => \Mux0~6_combout\);

-- Location: FF_X20_Y7_N22
\registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[4][31]~q\);

-- Location: FF_X14_Y8_N32
\registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[5][31]~q\);

-- Location: FF_X14_Y8_N26
\registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[7][31]~q\);

-- Location: FF_X14_Y8_N19
\registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \write_data[31]~input_o\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registers[6][31]~q\);

-- Location: LABCELL_X14_Y8_N18
\Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = ( \registers[6][31]~q\ & ( \read_reg1[0]~input_o\ & ( (!\read_reg1[1]~input_o\ & (\registers[5][31]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][31]~q\))) ) ) ) # ( !\registers[6][31]~q\ & ( \read_reg1[0]~input_o\ & ( 
-- (!\read_reg1[1]~input_o\ & (\registers[5][31]~q\)) # (\read_reg1[1]~input_o\ & ((\registers[7][31]~q\))) ) ) ) # ( \registers[6][31]~q\ & ( !\read_reg1[0]~input_o\ & ( (\read_reg1[1]~input_o\) # (\registers[4][31]~q\) ) ) ) # ( !\registers[6][31]~q\ & ( 
-- !\read_reg1[0]~input_o\ & ( (\registers[4][31]~q\ & !\read_reg1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][31]~q\,
	datab => \ALT_INV_registers[5][31]~q\,
	datac => \ALT_INV_read_reg1[1]~input_o\,
	datad => \ALT_INV_registers[7][31]~q\,
	datae => \ALT_INV_registers[6][31]~q\,
	dataf => \ALT_INV_read_reg1[0]~input_o\,
	combout => \Mux0~7_combout\);

-- Location: LABCELL_X16_Y8_N42
\Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = ( \read_reg1[3]~input_o\ & ( \Mux0~7_combout\ & ( \Mux0~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( \Mux0~7_combout\ & ( (\read_reg1[2]~input_o\) # (\Mux0~8_combout\) ) ) ) # ( \read_reg1[3]~input_o\ & ( !\Mux0~7_combout\ & ( 
-- \Mux0~6_combout\ ) ) ) # ( !\read_reg1[3]~input_o\ & ( !\Mux0~7_combout\ & ( (\Mux0~8_combout\ & !\read_reg1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000001111111101110111011101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~8_combout\,
	datab => \ALT_INV_read_reg1[2]~input_o\,
	datad => \ALT_INV_Mux0~6_combout\,
	datae => \ALT_INV_read_reg1[3]~input_o\,
	dataf => \ALT_INV_Mux0~7_combout\,
	combout => \Mux0~9_combout\);

-- Location: MLABCELL_X13_Y7_N54
\Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = ( \Mux0~9_combout\ & ( (!\read_reg1[4]~input_o\ & ((!\Mux31~6_combout\) # ((\Mux0~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux0~4_combout\)))) ) ) # ( !\Mux0~9_combout\ & ( (!\read_reg1[4]~input_o\ & (\Mux31~6_combout\ & 
-- ((\Mux0~5_combout\)))) # (\read_reg1[4]~input_o\ & (((\Mux0~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg1[4]~input_o\,
	datab => \ALT_INV_Mux31~6_combout\,
	datac => \ALT_INV_Mux0~4_combout\,
	datad => \ALT_INV_Mux0~5_combout\,
	dataf => \ALT_INV_Mux0~9_combout\,
	combout => \Mux0~10_combout\);

-- Location: IOIBUF_X29_Y0_N18
\read_reg2[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg2(4),
	o => \read_reg2[4]~input_o\);

-- Location: IOIBUF_X10_Y0_N92
\read_reg2[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg2(2),
	o => \read_reg2[2]~input_o\);

-- Location: IOIBUF_X0_Y18_N44
\read_reg2[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg2(3),
	o => \read_reg2[3]~input_o\);

-- Location: LABCELL_X21_Y5_N27
\Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~6_combout\ = ( \read_reg2[3]~input_o\ & ( !\read_reg2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux63~6_combout\);

-- Location: IOIBUF_X23_Y0_N41
\read_reg2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg2(0),
	o => \read_reg2[0]~input_o\);

-- Location: IOIBUF_X25_Y0_N18
\read_reg2[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_read_reg2(1),
	o => \read_reg2[1]~input_o\);

-- Location: MLABCELL_X18_Y7_N6
\Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~9_combout\ = ( \registers[3][0]~q\ & ( \registers[1][0]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[0][0]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][0]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][0]~q\ & ( 
-- \registers[1][0]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][0]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][0]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][0]~q\ & ( 
-- !\registers[1][0]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][0]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][0]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[3][0]~q\ & ( 
-- !\registers[1][0]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][0]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][0]~q\,
	datab => \ALT_INV_registers[2][0]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][0]~q\,
	dataf => \ALT_INV_registers[1][0]~q\,
	combout => \Mux63~9_combout\);

-- Location: LABCELL_X20_Y7_N42
\Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~8_combout\ = ( \registers[7][0]~q\ & ( \registers[4][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][0]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][0]~q\))) ) ) ) # ( 
-- !\registers[7][0]~q\ & ( \registers[4][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][0]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][0]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[7][0]~q\ & ( 
-- !\registers[4][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[5][0]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][0]~q\))) ) ) ) # ( !\registers[7][0]~q\ & ( !\registers[4][0]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[5][0]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][0]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[6][0]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[5][0]~q\,
	datae => \ALT_INV_registers[7][0]~q\,
	dataf => \ALT_INV_registers[4][0]~q\,
	combout => \Mux63~8_combout\);

-- Location: LABCELL_X21_Y8_N42
\Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~7_combout\ = ( \registers[15][0]~q\ & ( \registers[12][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][0]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][0]~q\))) ) ) ) # ( 
-- !\registers[15][0]~q\ & ( \registers[12][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][0]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][0]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[15][0]~q\ & ( 
-- !\registers[12][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][0]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][0]~q\))) ) ) ) # ( !\registers[15][0]~q\ & ( !\registers[12][0]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][0]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][0]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][0]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][0]~q\,
	datae => \ALT_INV_registers[15][0]~q\,
	dataf => \ALT_INV_registers[12][0]~q\,
	combout => \Mux63~7_combout\);

-- Location: LABCELL_X21_Y6_N36
\Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~10_combout\ = ( \read_reg2[2]~input_o\ & ( \Mux63~7_combout\ & ( (\Mux63~8_combout\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( \Mux63~7_combout\ & ( (\Mux63~9_combout\) # (\read_reg2[3]~input_o\) ) ) ) # ( 
-- \read_reg2[2]~input_o\ & ( !\Mux63~7_combout\ & ( (!\read_reg2[3]~input_o\ & \Mux63~8_combout\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( !\Mux63~7_combout\ & ( (!\read_reg2[3]~input_o\ & \Mux63~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001100110000111111001111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_Mux63~9_combout\,
	datad => \ALT_INV_Mux63~8_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux63~7_combout\,
	combout => \Mux63~10_combout\);

-- Location: LABCELL_X24_Y5_N42
\Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~2_combout\ = ( \registers[30][0]~q\ & ( \registers[18][0]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[22][0]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[26][0]~q\))) ) ) ) # ( 
-- !\registers[30][0]~q\ & ( \registers[18][0]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[22][0]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[26][0]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][0]~q\ & ( 
-- !\registers[18][0]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[22][0]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[26][0]~q\))) ) ) ) # ( !\registers[30][0]~q\ & ( !\registers[18][0]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[22][0]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[26][0]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[26][0]~q\,
	datac => \ALT_INV_registers[22][0]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][0]~q\,
	dataf => \ALT_INV_registers[18][0]~q\,
	combout => \Mux63~2_combout\);

-- Location: LABCELL_X21_Y6_N30
\Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = ( \registers[28][0]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[24][0]~q\) ) ) ) # ( !\registers[28][0]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[24][0]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[28][0]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[16][0]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][0]~q\))) ) ) ) # ( !\registers[28][0]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[16][0]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][0]~q\,
	datab => \ALT_INV_registers[24][0]~q\,
	datac => \ALT_INV_registers[20][0]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][0]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux63~0_combout\);

-- Location: LABCELL_X21_Y5_N6
\Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~3_combout\ = ( \registers[31][0]~q\ & ( \registers[27][0]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][0]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][0]~q\ & ( 
-- \registers[27][0]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[19][0]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[23][0]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[31][0]~q\ & ( !\registers[27][0]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[19][0]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][0]~q\))) ) ) ) # ( !\registers[31][0]~q\ & ( !\registers[27][0]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & ((\registers[19][0]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][0]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][0]~q\,
	datae => \ALT_INV_registers[31][0]~q\,
	dataf => \ALT_INV_registers[27][0]~q\,
	combout => \Mux63~3_combout\);

-- Location: LABCELL_X21_Y6_N42
\Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~1_combout\ = ( \registers[29][0]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[25][0]~q\) ) ) ) # ( !\registers[29][0]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][0]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[29][0]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[17][0]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][0]~q\))) ) ) ) # ( !\registers[29][0]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[17][0]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][0]~q\,
	datab => \ALT_INV_registers[25][0]~q\,
	datac => \ALT_INV_registers[21][0]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][0]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux63~1_combout\);

-- Location: LABCELL_X21_Y6_N0
\Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~4_combout\ = ( \read_reg2[0]~input_o\ & ( \read_reg2[1]~input_o\ & ( \Mux63~3_combout\ ) ) ) # ( !\read_reg2[0]~input_o\ & ( \read_reg2[1]~input_o\ & ( \Mux63~2_combout\ ) ) ) # ( \read_reg2[0]~input_o\ & ( !\read_reg2[1]~input_o\ & ( 
-- \Mux63~1_combout\ ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\read_reg2[1]~input_o\ & ( \Mux63~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~2_combout\,
	datab => \ALT_INV_Mux63~0_combout\,
	datac => \ALT_INV_Mux63~3_combout\,
	datad => \ALT_INV_Mux63~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux63~4_combout\);

-- Location: LABCELL_X25_Y6_N36
\Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~5_combout\ = ( \registers[11][0]~q\ & ( \registers[9][0]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[8][0]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][0]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][0]~q\ & ( 
-- \registers[9][0]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[8][0]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[10][0]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[11][0]~q\ & ( !\registers[9][0]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[8][0]~q\ & !\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][0]~q\))) ) ) ) # ( !\registers[11][0]~q\ & ( !\registers[9][0]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[8][0]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[10][0]~q\,
	datac => \ALT_INV_registers[8][0]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[11][0]~q\,
	dataf => \ALT_INV_registers[9][0]~q\,
	combout => \Mux63~5_combout\);

-- Location: LABCELL_X21_Y6_N12
\Mux63~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux63~11_combout\ = ( \Mux63~5_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux63~10_combout\)) # (\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux63~4_combout\)))) ) ) # ( !\Mux63~5_combout\ & ( (!\read_reg2[4]~input_o\ & (!\Mux63~6_combout\ & 
-- (\Mux63~10_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux63~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux63~10_combout\,
	datad => \ALT_INV_Mux63~4_combout\,
	dataf => \ALT_INV_Mux63~5_combout\,
	combout => \Mux63~11_combout\);

-- Location: LABCELL_X12_Y5_N42
\Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~5_combout\ = ( \registers[11][1]~q\ & ( \registers[8][1]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[10][1]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[9][1]~q\))) ) ) ) # ( 
-- !\registers[11][1]~q\ & ( \registers[8][1]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[10][1]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[9][1]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][1]~q\ & ( 
-- !\registers[8][1]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[10][1]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[9][1]~q\))) ) ) ) # ( !\registers[11][1]~q\ & ( !\registers[8][1]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[10][1]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[9][1]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][1]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[10][1]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][1]~q\,
	dataf => \ALT_INV_registers[8][1]~q\,
	combout => \Mux62~5_combout\);

-- Location: MLABCELL_X13_Y6_N42
\Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~3_combout\ = ( \registers[31][1]~q\ & ( \registers[27][1]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][1]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][1]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][1]~q\ & ( 
-- \registers[27][1]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[19][1]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[23][1]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[31][1]~q\ & ( !\registers[27][1]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[19][1]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][1]~q\))) ) ) ) # ( !\registers[31][1]~q\ & ( !\registers[27][1]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & ((\registers[19][1]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[23][1]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][1]~q\,
	datae => \ALT_INV_registers[31][1]~q\,
	dataf => \ALT_INV_registers[27][1]~q\,
	combout => \Mux62~3_combout\);

-- Location: LABCELL_X14_Y6_N12
\Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~1_combout\ = ( \registers[29][1]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][1]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][1]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[25][1]~q\) ) ) ) # ( 
-- \registers[29][1]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[17][1]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][1]~q\))) ) ) ) # ( !\registers[29][1]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[17][1]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[17][1]~q\,
	datac => \ALT_INV_registers[21][1]~q\,
	datad => \ALT_INV_registers[25][1]~q\,
	datae => \ALT_INV_registers[29][1]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux62~1_combout\);

-- Location: MLABCELL_X13_Y4_N12
\Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~2_combout\ = ( \registers[30][1]~q\ & ( \registers[18][1]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # ((\registers[22][1]~q\)))) # (\read_reg2[3]~input_o\ & (((\registers[26][1]~q\)) # (\read_reg2[2]~input_o\))) ) ) ) # ( 
-- !\registers[30][1]~q\ & ( \registers[18][1]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # ((\registers[22][1]~q\)))) # (\read_reg2[3]~input_o\ & (!\read_reg2[2]~input_o\ & ((\registers[26][1]~q\)))) ) ) ) # ( \registers[30][1]~q\ & ( 
-- !\registers[18][1]~q\ & ( (!\read_reg2[3]~input_o\ & (\read_reg2[2]~input_o\ & (\registers[22][1]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[26][1]~q\)) # (\read_reg2[2]~input_o\))) ) ) ) # ( !\registers[30][1]~q\ & ( !\registers[18][1]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\read_reg2[2]~input_o\ & (\registers[22][1]~q\))) # (\read_reg2[3]~input_o\ & (!\read_reg2[2]~input_o\ & ((\registers[26][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[22][1]~q\,
	datad => \ALT_INV_registers[26][1]~q\,
	datae => \ALT_INV_registers[30][1]~q\,
	dataf => \ALT_INV_registers[18][1]~q\,
	combout => \Mux62~2_combout\);

-- Location: LABCELL_X16_Y4_N6
\Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~0_combout\ = ( \registers[28][1]~q\ & ( \registers[20][1]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[16][1]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][1]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][1]~q\ & ( 
-- \registers[20][1]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][1]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][1]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][1]~q\ & ( 
-- !\registers[20][1]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][1]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][1]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[28][1]~q\ & ( 
-- !\registers[20][1]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][1]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[16][1]~q\,
	datac => \ALT_INV_registers[24][1]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][1]~q\,
	dataf => \ALT_INV_registers[20][1]~q\,
	combout => \Mux62~0_combout\);

-- Location: LABCELL_X14_Y6_N24
\Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~4_combout\ = ( \Mux62~2_combout\ & ( \Mux62~0_combout\ & ( (!\read_reg2[0]~input_o\) # ((!\read_reg2[1]~input_o\ & ((\Mux62~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux62~3_combout\))) ) ) ) # ( !\Mux62~2_combout\ & ( \Mux62~0_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\Mux62~1_combout\)))) # (\read_reg2[1]~input_o\ & (\Mux62~3_combout\ & (\read_reg2[0]~input_o\))) ) ) ) # ( \Mux62~2_combout\ & ( !\Mux62~0_combout\ & ( (!\read_reg2[1]~input_o\ & 
-- (((\read_reg2[0]~input_o\ & \Mux62~1_combout\)))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\Mux62~3_combout\))) ) ) ) # ( !\Mux62~2_combout\ & ( !\Mux62~0_combout\ & ( (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & 
-- ((\Mux62~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux62~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_Mux62~3_combout\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_Mux62~1_combout\,
	datae => \ALT_INV_Mux62~2_combout\,
	dataf => \ALT_INV_Mux62~0_combout\,
	combout => \Mux62~4_combout\);

-- Location: LABCELL_X14_Y8_N42
\Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~7_combout\ = ( \registers[7][1]~q\ & ( \registers[4][1]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][1]~q\))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][1]~q\)))) ) ) ) # ( 
-- !\registers[7][1]~q\ & ( \registers[4][1]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][1]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][1]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][1]~q\ & ( 
-- !\registers[4][1]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[5][1]~q\ & ((\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][1]~q\)))) ) ) ) # ( !\registers[7][1]~q\ & ( !\registers[4][1]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[5][1]~q\ & ((\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\registers[6][1]~q\ & !\read_reg2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][1]~q\,
	datab => \ALT_INV_registers[6][1]~q\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][1]~q\,
	dataf => \ALT_INV_registers[4][1]~q\,
	combout => \Mux62~7_combout\);

-- Location: LABCELL_X16_Y8_N30
\Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~6_combout\ = ( \registers[15][1]~q\ & ( \registers[14][1]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[12][1]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][1]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][1]~q\ & ( 
-- \registers[14][1]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[12][1]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[13][1]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][1]~q\ & ( !\registers[14][1]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[12][1]~q\ & ((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[13][1]~q\)))) ) ) ) # ( !\registers[15][1]~q\ & ( !\registers[14][1]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & (\registers[12][1]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][1]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[13][1]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][1]~q\,
	dataf => \ALT_INV_registers[14][1]~q\,
	combout => \Mux62~6_combout\);

-- Location: LABCELL_X16_Y8_N12
\Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~8_combout\ = ( \registers[3][1]~q\ & ( \registers[1][1]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[0][1]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][1]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][1]~q\ & ( 
-- \registers[1][1]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][1]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][1]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][1]~q\ & ( 
-- !\registers[1][1]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][1]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][1]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[3][1]~q\ & ( 
-- !\registers[1][1]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][1]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][1]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][1]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][1]~q\,
	dataf => \ALT_INV_registers[1][1]~q\,
	combout => \Mux62~8_combout\);

-- Location: LABCELL_X16_Y8_N48
\Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~9_combout\ = ( \read_reg2[2]~input_o\ & ( \Mux62~8_combout\ & ( (!\read_reg2[3]~input_o\ & (\Mux62~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux62~6_combout\))) ) ) ) # ( !\read_reg2[2]~input_o\ & ( \Mux62~8_combout\ & ( (!\read_reg2[3]~input_o\) 
-- # (\Mux62~6_combout\) ) ) ) # ( \read_reg2[2]~input_o\ & ( !\Mux62~8_combout\ & ( (!\read_reg2[3]~input_o\ & (\Mux62~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux62~6_combout\))) ) ) ) # ( !\read_reg2[2]~input_o\ & ( !\Mux62~8_combout\ & ( 
-- (\Mux62~6_combout\ & \read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~7_combout\,
	datab => \ALT_INV_Mux62~6_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux62~8_combout\,
	combout => \Mux62~9_combout\);

-- Location: MLABCELL_X13_Y6_N18
\Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux62~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux62~9_combout\ & ( \Mux62~4_combout\ ) ) ) # ( !\read_reg2[4]~input_o\ & ( \Mux62~9_combout\ & ( (!\Mux63~6_combout\) # (\Mux62~5_combout\) ) ) ) # ( \read_reg2[4]~input_o\ & ( !\Mux62~9_combout\ & ( 
-- \Mux62~4_combout\ ) ) ) # ( !\read_reg2[4]~input_o\ & ( !\Mux62~9_combout\ & ( (\Mux62~5_combout\ & \Mux63~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001111110101111101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux62~5_combout\,
	datab => \ALT_INV_Mux62~4_combout\,
	datac => \ALT_INV_Mux63~6_combout\,
	datae => \ALT_INV_read_reg2[4]~input_o\,
	dataf => \ALT_INV_Mux62~9_combout\,
	combout => \Mux62~10_combout\);

-- Location: LABCELL_X12_Y8_N42
\Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~6_combout\ = ( \registers[15][2]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[13][2]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][2]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[13][2]~q\) ) ) ) # ( 
-- \registers[15][2]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & ((\registers[12][2]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][2]~q\)) ) ) ) # ( !\registers[15][2]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- ((\registers[12][2]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][2]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[12][2]~q\,
	datad => \ALT_INV_registers[13][2]~q\,
	datae => \ALT_INV_registers[15][2]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux61~6_combout\);

-- Location: MLABCELL_X9_Y7_N12
\Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~8_combout\ = ( \registers[3][2]~q\ & ( \registers[2][2]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][2]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][2]~q\ & ( 
-- \registers[2][2]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][2]~q\))))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\)) ) ) ) # ( \registers[3][2]~q\ & ( 
-- !\registers[2][2]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][2]~q\))))) # (\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\)) ) ) ) # ( !\registers[3][2]~q\ & ( 
-- !\registers[2][2]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][2]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][2]~q\,
	datad => \ALT_INV_registers[1][2]~q\,
	datae => \ALT_INV_registers[3][2]~q\,
	dataf => \ALT_INV_registers[2][2]~q\,
	combout => \Mux61~8_combout\);

-- Location: LABCELL_X14_Y7_N42
\Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~7_combout\ = ( \registers[7][2]~q\ & ( \registers[5][2]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][2]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][2]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][2]~q\ & ( 
-- \registers[5][2]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][2]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][2]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][2]~q\ & ( 
-- !\registers[5][2]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][2]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][2]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][2]~q\ & ( 
-- !\registers[5][2]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][2]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][2]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[6][2]~q\,
	datae => \ALT_INV_registers[7][2]~q\,
	dataf => \ALT_INV_registers[5][2]~q\,
	combout => \Mux61~7_combout\);

-- Location: MLABCELL_X9_Y7_N33
\Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~9_combout\ = ( \read_reg2[2]~input_o\ & ( \Mux61~7_combout\ & ( (!\read_reg2[3]~input_o\) # (\Mux61~6_combout\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( \Mux61~7_combout\ & ( (!\read_reg2[3]~input_o\ & ((\Mux61~8_combout\))) # (\read_reg2[3]~input_o\ 
-- & (\Mux61~6_combout\)) ) ) ) # ( \read_reg2[2]~input_o\ & ( !\Mux61~7_combout\ & ( (\read_reg2[3]~input_o\ & \Mux61~6_combout\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( !\Mux61~7_combout\ & ( (!\read_reg2[3]~input_o\ & ((\Mux61~8_combout\))) # 
-- (\read_reg2[3]~input_o\ & (\Mux61~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000100010001000100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_Mux61~6_combout\,
	datac => \ALT_INV_Mux61~8_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux61~7_combout\,
	combout => \Mux61~9_combout\);

-- Location: LABCELL_X6_Y7_N6
\Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~5_combout\ = ( \registers[11][2]~q\ & ( \registers[8][2]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[9][2]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][2]~q\))) ) ) ) # ( 
-- !\registers[11][2]~q\ & ( \registers[8][2]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[9][2]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[10][2]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[11][2]~q\ & ( 
-- !\registers[8][2]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[9][2]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][2]~q\))) ) ) ) # ( !\registers[11][2]~q\ & ( !\registers[8][2]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[9][2]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[10][2]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[10][2]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[9][2]~q\,
	datae => \ALT_INV_registers[11][2]~q\,
	dataf => \ALT_INV_registers[8][2]~q\,
	combout => \Mux61~5_combout\);

-- Location: LABCELL_X10_Y6_N42
\Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~1_combout\ = ( \registers[29][2]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][2]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][2]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[25][2]~q\) ) ) ) # ( 
-- \registers[29][2]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[17][2]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][2]~q\)) ) ) ) # ( !\registers[29][2]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[17][2]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][2]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[17][2]~q\,
	datad => \ALT_INV_registers[25][2]~q\,
	datae => \ALT_INV_registers[29][2]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux61~1_combout\);

-- Location: LABCELL_X7_Y6_N42
\Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~2_combout\ = ( \registers[30][2]~q\ & ( \registers[22][2]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][2]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][2]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][2]~q\ & ( 
-- \registers[22][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][2]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][2]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][2]~q\ & ( 
-- !\registers[22][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][2]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][2]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[30][2]~q\ & ( 
-- !\registers[22][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][2]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][2]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[26][2]~q\,
	datae => \ALT_INV_registers[30][2]~q\,
	dataf => \ALT_INV_registers[22][2]~q\,
	combout => \Mux61~2_combout\);

-- Location: LABCELL_X10_Y7_N36
\Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~0_combout\ = ( \registers[28][2]~q\ & ( \registers[24][2]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[16][2]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][2]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][2]~q\ & ( 
-- \registers[24][2]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[16][2]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[20][2]~q\)))) ) ) ) # ( \registers[28][2]~q\ & ( !\registers[24][2]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[16][2]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[20][2]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[28][2]~q\ & ( !\registers[24][2]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[16][2]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][2]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[20][2]~q\,
	datae => \ALT_INV_registers[28][2]~q\,
	dataf => \ALT_INV_registers[24][2]~q\,
	combout => \Mux61~0_combout\);

-- Location: MLABCELL_X9_Y5_N42
\Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~3_combout\ = ( \registers[31][2]~q\ & ( \registers[23][2]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[19][2]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][2]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][2]~q\ & ( 
-- \registers[23][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][2]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][2]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][2]~q\ & ( 
-- !\registers[23][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][2]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][2]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][2]~q\ & ( 
-- !\registers[23][2]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][2]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[27][2]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][2]~q\,
	datae => \ALT_INV_registers[31][2]~q\,
	dataf => \ALT_INV_registers[23][2]~q\,
	combout => \Mux61~3_combout\);

-- Location: MLABCELL_X9_Y7_N24
\Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~4_combout\ = ( \Mux61~0_combout\ & ( \Mux61~3_combout\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\Mux61~2_combout\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\Mux61~1_combout\))) ) ) ) # ( !\Mux61~0_combout\ 
-- & ( \Mux61~3_combout\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \Mux61~2_combout\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\Mux61~1_combout\))) ) ) ) # ( \Mux61~0_combout\ & ( !\Mux61~3_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\Mux61~2_combout\)))) # (\read_reg2[0]~input_o\ & (\Mux61~1_combout\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( !\Mux61~0_combout\ & ( !\Mux61~3_combout\ & ( (!\read_reg2[0]~input_o\ & 
-- (((\read_reg2[1]~input_o\ & \Mux61~2_combout\)))) # (\read_reg2[0]~input_o\ & (\Mux61~1_combout\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux61~1_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux61~2_combout\,
	datae => \ALT_INV_Mux61~0_combout\,
	dataf => \ALT_INV_Mux61~3_combout\,
	combout => \Mux61~4_combout\);

-- Location: MLABCELL_X9_Y7_N48
\Mux61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux61~10_combout\ = ( \Mux63~6_combout\ & ( \Mux61~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux61~5_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux61~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux61~9_combout\) ) ) ) # ( \Mux63~6_combout\ & ( 
-- !\Mux61~4_combout\ & ( (\Mux61~5_combout\ & !\read_reg2[4]~input_o\) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux61~4_combout\ & ( (\Mux61~9_combout\ & !\read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux61~9_combout\,
	datab => \ALT_INV_Mux61~5_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux61~4_combout\,
	combout => \Mux61~10_combout\);

-- Location: LABCELL_X10_Y6_N0
\Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~1_combout\ = ( \registers[29][3]~q\ & ( \registers[21][3]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[17][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][3]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][3]~q\ & ( 
-- \registers[21][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][3]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[29][3]~q\ & ( 
-- !\registers[21][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][3]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[29][3]~q\ & ( 
-- !\registers[21][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][3]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[17][3]~q\,
	datae => \ALT_INV_registers[29][3]~q\,
	dataf => \ALT_INV_registers[21][3]~q\,
	combout => \Mux60~1_combout\);

-- Location: MLABCELL_X9_Y6_N42
\Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~2_combout\ = ( \registers[30][3]~q\ & ( \registers[22][3]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][3]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][3]~q\ & ( 
-- \registers[22][3]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[18][3]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[26][3]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][3]~q\ & ( !\registers[22][3]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[18][3]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[26][3]~q\)))) ) ) ) # ( !\registers[30][3]~q\ & ( !\registers[22][3]~q\ & ( (!\read_reg2[2]~input_o\ & 
-- ((!\read_reg2[3]~input_o\ & (\registers[18][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][3]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[26][3]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][3]~q\,
	dataf => \ALT_INV_registers[22][3]~q\,
	combout => \Mux60~2_combout\);

-- Location: LABCELL_X10_Y5_N42
\Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~3_combout\ = ( \registers[31][3]~q\ & ( \registers[23][3]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[19][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][3]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][3]~q\ & ( 
-- \registers[23][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][3]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][3]~q\ & ( 
-- !\registers[23][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][3]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][3]~q\ & ( 
-- !\registers[23][3]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][3]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[19][3]~q\,
	datac => \ALT_INV_registers[27][3]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[31][3]~q\,
	dataf => \ALT_INV_registers[23][3]~q\,
	combout => \Mux60~3_combout\);

-- Location: LABCELL_X16_Y4_N42
\Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~0_combout\ = ( \registers[28][3]~q\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\registers[20][3]~q\) ) ) ) # ( !\registers[28][3]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][3]~q\ & !\read_reg2[3]~input_o\) ) ) ) # ( 
-- \registers[28][3]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\registers[16][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][3]~q\)) ) ) ) # ( !\registers[28][3]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- ((\registers[16][3]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][3]~q\,
	datab => \ALT_INV_registers[24][3]~q\,
	datac => \ALT_INV_registers[16][3]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][3]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux60~0_combout\);

-- Location: LABCELL_X16_Y4_N18
\Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~4_combout\ = ( \Mux60~3_combout\ & ( \Mux60~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\Mux60~1_combout\)))) # (\read_reg2[1]~input_o\ & (((\Mux60~2_combout\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\Mux60~3_combout\ 
-- & ( \Mux60~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\Mux60~1_combout\)))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\Mux60~2_combout\)))) ) ) ) # ( \Mux60~3_combout\ & ( !\Mux60~0_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\ & (\Mux60~1_combout\))) # (\read_reg2[1]~input_o\ & (((\Mux60~2_combout\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\Mux60~3_combout\ & ( !\Mux60~0_combout\ & ( (!\read_reg2[1]~input_o\ & 
-- (\read_reg2[0]~input_o\ & (\Mux60~1_combout\))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\Mux60~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_Mux60~1_combout\,
	datad => \ALT_INV_Mux60~2_combout\,
	datae => \ALT_INV_Mux60~3_combout\,
	dataf => \ALT_INV_Mux60~0_combout\,
	combout => \Mux60~4_combout\);

-- Location: LABCELL_X12_Y7_N42
\Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~5_combout\ = ( \registers[11][3]~q\ & ( \registers[10][3]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[8][3]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][3]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[11][3]~q\ & ( 
-- \registers[10][3]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[8][3]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[9][3]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][3]~q\ & ( !\registers[10][3]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[8][3]~q\ & ((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[9][3]~q\)))) ) ) ) # ( !\registers[11][3]~q\ & ( !\registers[10][3]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & (\registers[8][3]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][3]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[9][3]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][3]~q\,
	dataf => \ALT_INV_registers[10][3]~q\,
	combout => \Mux60~5_combout\);

-- Location: LABCELL_X6_Y7_N18
\Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~7_combout\ = ( \registers[7][3]~q\ & ( \registers[4][3]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][3]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][3]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[7][3]~q\ & ( \registers[4][3]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][3]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][3]~q\)))) ) ) ) # ( \registers[7][3]~q\ & ( 
-- !\registers[4][3]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[5][3]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][3]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][3]~q\ & ( !\registers[4][3]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[5][3]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][3]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][3]~q\,
	datae => \ALT_INV_registers[7][3]~q\,
	dataf => \ALT_INV_registers[4][3]~q\,
	combout => \Mux60~7_combout\);

-- Location: MLABCELL_X13_Y9_N42
\Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~8_combout\ = ( \registers[3][3]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][3]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][3]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][3]~q\) ) ) ) # ( 
-- \registers[3][3]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[0][3]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][3]~q\)) ) ) ) # ( !\registers[3][3]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[0][3]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][3]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][3]~q\,
	datad => \ALT_INV_registers[2][3]~q\,
	datae => \ALT_INV_registers[3][3]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux60~8_combout\);

-- Location: LABCELL_X16_Y7_N48
\Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~6_combout\ = ( \registers[15][3]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[13][3]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][3]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[13][3]~q\) ) ) ) # ( 
-- \registers[15][3]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & ((\registers[12][3]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][3]~q\)) ) ) ) # ( !\registers[15][3]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- ((\registers[12][3]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[14][3]~q\,
	datac => \ALT_INV_registers[12][3]~q\,
	datad => \ALT_INV_registers[13][3]~q\,
	datae => \ALT_INV_registers[15][3]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux60~6_combout\);

-- Location: LABCELL_X16_Y7_N27
\Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~9_combout\ = ( \Mux60~6_combout\ & ( ((!\read_reg2[2]~input_o\ & ((\Mux60~8_combout\))) # (\read_reg2[2]~input_o\ & (\Mux60~7_combout\))) # (\read_reg2[3]~input_o\) ) ) # ( !\Mux60~6_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ 
-- & ((\Mux60~8_combout\))) # (\read_reg2[2]~input_o\ & (\Mux60~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_Mux60~7_combout\,
	datac => \ALT_INV_Mux60~8_combout\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux60~6_combout\,
	combout => \Mux60~9_combout\);

-- Location: LABCELL_X16_Y4_N54
\Mux60~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux60~10_combout\ = ( \Mux60~9_combout\ & ( (!\read_reg2[4]~input_o\ & (((!\Mux63~6_combout\) # (\Mux60~5_combout\)))) # (\read_reg2[4]~input_o\ & (\Mux60~4_combout\)) ) ) # ( !\Mux60~9_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux63~6_combout\ & 
-- \Mux60~5_combout\)))) # (\read_reg2[4]~input_o\ & (\Mux60~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101110011110101010100000011010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux60~4_combout\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux60~5_combout\,
	datad => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux60~9_combout\,
	combout => \Mux60~10_combout\);

-- Location: LABCELL_X16_Y5_N18
\Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~5_combout\ = ( \registers[11][4]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[10][4]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][4]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[10][4]~q\) ) ) ) # ( 
-- \registers[11][4]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[8][4]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][4]~q\))) ) ) ) # ( !\registers[11][4]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[8][4]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[8][4]~q\,
	datac => \ALT_INV_registers[9][4]~q\,
	datad => \ALT_INV_registers[10][4]~q\,
	datae => \ALT_INV_registers[11][4]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux59~5_combout\);

-- Location: LABCELL_X14_Y4_N48
\Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = ( \registers[28][4]~q\ & ( \registers[16][4]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[20][4]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[24][4]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[28][4]~q\ & ( \registers[16][4]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[20][4]~q\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[24][4]~q\)))) ) ) ) # ( \registers[28][4]~q\ & ( 
-- !\registers[16][4]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[20][4]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((\registers[24][4]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( !\registers[28][4]~q\ & ( !\registers[16][4]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[20][4]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[24][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][4]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[24][4]~q\,
	datae => \ALT_INV_registers[28][4]~q\,
	dataf => \ALT_INV_registers[16][4]~q\,
	combout => \Mux59~0_combout\);

-- Location: MLABCELL_X13_Y5_N12
\Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~3_combout\ = ( \registers[31][4]~q\ & ( \registers[19][4]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[23][4]~q\))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[27][4]~q\)))) ) ) ) # ( 
-- !\registers[31][4]~q\ & ( \registers[19][4]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[23][4]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[27][4]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][4]~q\ & ( 
-- !\registers[19][4]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[23][4]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[27][4]~q\)))) ) ) ) # ( !\registers[31][4]~q\ & ( !\registers[19][4]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[23][4]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\registers[27][4]~q\ & !\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][4]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[27][4]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][4]~q\,
	dataf => \ALT_INV_registers[19][4]~q\,
	combout => \Mux59~3_combout\);

-- Location: LABCELL_X17_Y5_N6
\Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~2_combout\ = ( \registers[30][4]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[22][4]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][4]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[22][4]~q\) ) ) ) # ( 
-- \registers[30][4]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\registers[18][4]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][4]~q\)) ) ) ) # ( !\registers[30][4]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- ((\registers[18][4]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][4]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[22][4]~q\,
	datad => \ALT_INV_registers[18][4]~q\,
	datae => \ALT_INV_registers[30][4]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux59~2_combout\);

-- Location: MLABCELL_X18_Y5_N42
\Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~1_combout\ = ( \registers[29][4]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[25][4]~q\) ) ) ) # ( !\registers[29][4]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][4]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[29][4]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[17][4]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][4]~q\)) ) ) ) # ( !\registers[29][4]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[17][4]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][4]~q\,
	datab => \ALT_INV_registers[25][4]~q\,
	datac => \ALT_INV_registers[17][4]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][4]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux59~1_combout\);

-- Location: LABCELL_X16_Y5_N24
\Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux59~1_combout\ & ( (!\read_reg2[1]~input_o\) # (\Mux59~3_combout\) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux59~1_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux59~0_combout\)) # (\read_reg2[1]~input_o\ & 
-- ((\Mux59~2_combout\))) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux59~1_combout\ & ( (\read_reg2[1]~input_o\ & \Mux59~3_combout\) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux59~1_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux59~0_combout\)) # 
-- (\read_reg2[1]~input_o\ & ((\Mux59~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_Mux59~0_combout\,
	datac => \ALT_INV_Mux59~3_combout\,
	datad => \ALT_INV_Mux59~2_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux59~1_combout\,
	combout => \Mux59~4_combout\);

-- Location: LABCELL_X17_Y9_N39
\Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~8_combout\ = ( \registers[3][4]~q\ & ( \registers[0][4]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][4]~q\))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][4]~q\)))) ) ) ) # ( 
-- !\registers[3][4]~q\ & ( \registers[0][4]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][4]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[1][4]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][4]~q\ & ( 
-- !\registers[0][4]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[2][4]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][4]~q\)))) ) ) ) # ( !\registers[3][4]~q\ & ( !\registers[0][4]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[2][4]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\registers[1][4]~q\ & !\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][4]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[1][4]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][4]~q\,
	dataf => \ALT_INV_registers[0][4]~q\,
	combout => \Mux59~8_combout\);

-- Location: LABCELL_X14_Y8_N0
\Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~7_combout\ = ( \registers[7][4]~q\ & ( \registers[5][4]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][4]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][4]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][4]~q\ & ( 
-- \registers[5][4]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][4]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][4]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][4]~q\ & ( !\registers[5][4]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][4]~q\ & ((!\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][4]~q\)))) ) ) ) # ( !\registers[7][4]~q\ & ( !\registers[5][4]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][4]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][4]~q\,
	datac => \ALT_INV_registers[6][4]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][4]~q\,
	dataf => \ALT_INV_registers[5][4]~q\,
	combout => \Mux59~7_combout\);

-- Location: LABCELL_X16_Y8_N18
\Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~6_combout\ = ( \registers[15][4]~q\ & ( \registers[14][4]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[12][4]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][4]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][4]~q\ & ( 
-- \registers[14][4]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[12][4]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[13][4]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][4]~q\ & ( !\registers[14][4]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[12][4]~q\ & ((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[13][4]~q\)))) ) ) ) # ( !\registers[15][4]~q\ & ( !\registers[14][4]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & (\registers[12][4]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][4]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[13][4]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][4]~q\,
	dataf => \ALT_INV_registers[14][4]~q\,
	combout => \Mux59~6_combout\);

-- Location: LABCELL_X16_Y8_N57
\Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~9_combout\ = ( \Mux59~6_combout\ & ( ((!\read_reg2[2]~input_o\ & (\Mux59~8_combout\)) # (\read_reg2[2]~input_o\ & ((\Mux59~7_combout\)))) # (\read_reg2[3]~input_o\) ) ) # ( !\Mux59~6_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ 
-- & (\Mux59~8_combout\)) # (\read_reg2[2]~input_o\ & ((\Mux59~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_Mux59~8_combout\,
	datad => \ALT_INV_Mux59~7_combout\,
	dataf => \ALT_INV_Mux59~6_combout\,
	combout => \Mux59~9_combout\);

-- Location: LABCELL_X16_Y5_N54
\Mux59~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux59~10_combout\ = ( \Mux59~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\) # ((\Mux59~5_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux59~4_combout\)))) ) ) # ( !\Mux59~9_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux63~6_combout\ & 
-- (\Mux59~5_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux59~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux59~5_combout\,
	datad => \ALT_INV_Mux59~4_combout\,
	dataf => \ALT_INV_Mux59~9_combout\,
	combout => \Mux59~10_combout\);

-- Location: LABCELL_X24_Y6_N42
\Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~1_combout\ = ( \registers[29][5]~q\ & ( \registers[17][5]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][5]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][5]~q\))) ) ) ) # ( 
-- !\registers[29][5]~q\ & ( \registers[17][5]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][5]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][5]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][5]~q\ & ( 
-- !\registers[17][5]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[21][5]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][5]~q\))) ) ) ) # ( !\registers[29][5]~q\ & ( !\registers[17][5]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[21][5]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[25][5]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[25][5]~q\,
	datac => \ALT_INV_registers[21][5]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][5]~q\,
	dataf => \ALT_INV_registers[17][5]~q\,
	combout => \Mux58~1_combout\);

-- Location: LABCELL_X19_Y4_N12
\Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~2_combout\ = ( \registers[30][5]~q\ & ( \registers[18][5]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[26][5]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[22][5]~q\))) ) ) ) # ( 
-- !\registers[30][5]~q\ & ( \registers[18][5]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[26][5]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[22][5]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[30][5]~q\ & ( 
-- !\registers[18][5]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[26][5]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[22][5]~q\))) ) ) ) # ( !\registers[30][5]~q\ & ( !\registers[18][5]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[26][5]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[22][5]~q\ & (!\read_reg2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[22][5]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[26][5]~q\,
	datae => \ALT_INV_registers[30][5]~q\,
	dataf => \ALT_INV_registers[18][5]~q\,
	combout => \Mux58~2_combout\);

-- Location: LABCELL_X20_Y4_N12
\Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~3_combout\ = ( \registers[31][5]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[27][5]~q\) ) ) ) # ( !\registers[31][5]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[27][5]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[31][5]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[19][5]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][5]~q\)) ) ) ) # ( !\registers[31][5]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[19][5]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[27][5]~q\,
	datab => \ALT_INV_registers[23][5]~q\,
	datac => \ALT_INV_registers[19][5]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][5]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux58~3_combout\);

-- Location: LABCELL_X17_Y4_N42
\Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = ( \registers[28][5]~q\ & ( \registers[24][5]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[16][5]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][5]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][5]~q\ & ( 
-- \registers[24][5]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][5]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][5]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][5]~q\ & ( 
-- !\registers[24][5]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][5]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][5]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( !\registers[28][5]~q\ & ( 
-- !\registers[24][5]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][5]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][5]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[20][5]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][5]~q\,
	dataf => \ALT_INV_registers[24][5]~q\,
	combout => \Mux58~0_combout\);

-- Location: MLABCELL_X18_Y4_N36
\Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~4_combout\ = ( \Mux58~0_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\Mux58~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux58~3_combout\))) ) ) ) # ( !\Mux58~0_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ 
-- & (\Mux58~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux58~3_combout\))) ) ) ) # ( \Mux58~0_combout\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\) # (\Mux58~1_combout\) ) ) ) # ( !\Mux58~0_combout\ & ( !\read_reg2[1]~input_o\ & ( 
-- (\Mux58~1_combout\ & \read_reg2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux58~1_combout\,
	datab => \ALT_INV_Mux58~2_combout\,
	datac => \ALT_INV_Mux58~3_combout\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_Mux58~0_combout\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux58~4_combout\);

-- Location: LABCELL_X17_Y6_N42
\Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~5_combout\ = ( \registers[11][5]~q\ & ( \registers[10][5]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][5]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[11][5]~q\ & ( 
-- \registers[10][5]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][5]~q\)))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[11][5]~q\ & ( 
-- !\registers[10][5]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][5]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[11][5]~q\ & ( 
-- !\registers[10][5]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[8][5]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][5]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[8][5]~q\,
	datae => \ALT_INV_registers[11][5]~q\,
	dataf => \ALT_INV_registers[10][5]~q\,
	combout => \Mux58~5_combout\);

-- Location: LABCELL_X19_Y7_N12
\Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~7_combout\ = ( \registers[7][5]~q\ & ( \registers[4][5]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][5]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][5]~q\))) ) ) ) # ( 
-- !\registers[7][5]~q\ & ( \registers[4][5]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][5]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][5]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][5]~q\ & ( 
-- !\registers[4][5]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[5][5]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][5]~q\))) ) ) ) # ( !\registers[7][5]~q\ & ( !\registers[4][5]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[5][5]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[6][5]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][5]~q\,
	datac => \ALT_INV_registers[5][5]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][5]~q\,
	dataf => \ALT_INV_registers[4][5]~q\,
	combout => \Mux58~7_combout\);

-- Location: LABCELL_X19_Y6_N42
\Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~8_combout\ = ( \registers[3][5]~q\ & ( \registers[1][5]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[0][5]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][5]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][5]~q\ & ( 
-- \registers[1][5]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[0][5]~q\)) # (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\registers[2][5]~q\)))) ) ) ) # ( \registers[3][5]~q\ & ( !\registers[1][5]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & (\registers[0][5]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[2][5]~q\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\registers[3][5]~q\ & ( !\registers[1][5]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[0][5]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][5]~q\,
	datad => \ALT_INV_registers[2][5]~q\,
	datae => \ALT_INV_registers[3][5]~q\,
	dataf => \ALT_INV_registers[1][5]~q\,
	combout => \Mux58~8_combout\);

-- Location: LABCELL_X20_Y8_N12
\Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~6_combout\ = ( \registers[15][5]~q\ & ( \registers[12][5]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[14][5]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[13][5]~q\))) ) ) ) # ( 
-- !\registers[15][5]~q\ & ( \registers[12][5]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[14][5]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[13][5]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[15][5]~q\ & ( 
-- !\registers[12][5]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[14][5]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[13][5]~q\))) ) ) ) # ( !\registers[15][5]~q\ & ( !\registers[12][5]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[14][5]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[13][5]~q\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[13][5]~q\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[14][5]~q\,
	datae => \ALT_INV_registers[15][5]~q\,
	dataf => \ALT_INV_registers[12][5]~q\,
	combout => \Mux58~6_combout\);

-- Location: LABCELL_X19_Y6_N18
\Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~9_combout\ = ( \Mux58~6_combout\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\Mux58~7_combout\) ) ) ) # ( !\Mux58~6_combout\ & ( \read_reg2[2]~input_o\ & ( (\Mux58~7_combout\ & !\read_reg2[3]~input_o\) ) ) ) # ( \Mux58~6_combout\ & ( 
-- !\read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\Mux58~8_combout\) ) ) ) # ( !\Mux58~6_combout\ & ( !\read_reg2[2]~input_o\ & ( (\Mux58~8_combout\ & !\read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux58~7_combout\,
	datab => \ALT_INV_Mux58~8_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_Mux58~6_combout\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux58~9_combout\);

-- Location: LABCELL_X19_Y6_N54
\Mux58~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux58~10_combout\ = ( \Mux63~6_combout\ & ( \Mux58~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux58~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux58~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux58~9_combout\ & ( (!\read_reg2[4]~input_o\) # 
-- (\Mux58~4_combout\) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux58~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux58~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux58~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux58~9_combout\ & ( (\Mux58~4_combout\ & 
-- \read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux58~4_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux58~5_combout\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux58~9_combout\,
	combout => \Mux58~10_combout\);

-- Location: LABCELL_X7_Y6_N0
\Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~2_combout\ = ( \registers[30][6]~q\ & ( \registers[22][6]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][6]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][6]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][6]~q\ & ( 
-- \registers[22][6]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][6]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][6]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][6]~q\ & ( 
-- !\registers[22][6]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][6]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][6]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[30][6]~q\ & ( 
-- !\registers[22][6]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][6]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][6]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[18][6]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[30][6]~q\,
	dataf => \ALT_INV_registers[22][6]~q\,
	combout => \Mux57~2_combout\);

-- Location: LABCELL_X6_Y6_N42
\Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~1_combout\ = ( \registers[29][6]~q\ & ( \registers[17][6]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][6]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][6]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[29][6]~q\ & ( \registers[17][6]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][6]~q\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[25][6]~q\)))) ) ) ) # ( \registers[29][6]~q\ & ( 
-- !\registers[17][6]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[21][6]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((\registers[25][6]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( !\registers[29][6]~q\ & ( !\registers[17][6]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[21][6]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[25][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][6]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[25][6]~q\,
	datae => \ALT_INV_registers[29][6]~q\,
	dataf => \ALT_INV_registers[17][6]~q\,
	combout => \Mux57~1_combout\);

-- Location: LABCELL_X7_Y5_N48
\Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~3_combout\ = ( \registers[31][6]~q\ & ( \registers[19][6]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[23][6]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[27][6]~q\))) ) ) ) # ( 
-- !\registers[31][6]~q\ & ( \registers[19][6]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[23][6]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[27][6]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][6]~q\ & ( 
-- !\registers[19][6]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[23][6]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[27][6]~q\))) ) ) ) # ( !\registers[31][6]~q\ & ( !\registers[19][6]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[23][6]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[27][6]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[27][6]~q\,
	datac => \ALT_INV_registers[23][6]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][6]~q\,
	dataf => \ALT_INV_registers[19][6]~q\,
	combout => \Mux57~3_combout\);

-- Location: LABCELL_X7_Y7_N18
\Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~0_combout\ = ( \registers[28][6]~q\ & ( \registers[24][6]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[16][6]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][6]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][6]~q\ & ( 
-- \registers[24][6]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[16][6]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[20][6]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[28][6]~q\ & ( !\registers[24][6]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[16][6]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][6]~q\))) ) ) ) # ( !\registers[28][6]~q\ & ( !\registers[24][6]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & ((\registers[16][6]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[20][6]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[16][6]~q\,
	datae => \ALT_INV_registers[28][6]~q\,
	dataf => \ALT_INV_registers[24][6]~q\,
	combout => \Mux57~0_combout\);

-- Location: LABCELL_X6_Y7_N24
\Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux57~0_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux57~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux57~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux57~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux57~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux57~0_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux57~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux57~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux57~0_combout\ & ( 
-- (\Mux57~2_combout\ & \read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux57~2_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_Mux57~1_combout\,
	datad => \ALT_INV_Mux57~3_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux57~0_combout\,
	combout => \Mux57~4_combout\);

-- Location: MLABCELL_X9_Y7_N0
\Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~8_combout\ = ( \registers[3][6]~q\ & ( \registers[1][6]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[0][6]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][6]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][6]~q\ & ( 
-- \registers[1][6]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[0][6]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[2][6]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[3][6]~q\ & ( !\registers[1][6]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[0][6]~q\ & !\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[2][6]~q\))) ) ) ) # ( !\registers[3][6]~q\ & ( !\registers[1][6]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[0][6]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][6]~q\,
	datab => \ALT_INV_registers[0][6]~q\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[3][6]~q\,
	dataf => \ALT_INV_registers[1][6]~q\,
	combout => \Mux57~8_combout\);

-- Location: MLABCELL_X9_Y8_N18
\Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~7_combout\ = ( \registers[7][6]~q\ & ( \registers[6][6]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[4][6]~q\))) # (\read_reg2[0]~input_o\ & (\registers[5][6]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[7][6]~q\ & ( 
-- \registers[6][6]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[4][6]~q\))) # (\read_reg2[0]~input_o\ & (\registers[5][6]~q\)))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][6]~q\ & ( 
-- !\registers[6][6]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[4][6]~q\))) # (\read_reg2[0]~input_o\ & (\registers[5][6]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][6]~q\ & ( 
-- !\registers[6][6]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\registers[4][6]~q\))) # (\read_reg2[0]~input_o\ & (\registers[5][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[5][6]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[4][6]~q\,
	datae => \ALT_INV_registers[7][6]~q\,
	dataf => \ALT_INV_registers[6][6]~q\,
	combout => \Mux57~7_combout\);

-- Location: LABCELL_X10_Y8_N18
\Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~6_combout\ = ( \registers[15][6]~q\ & ( \registers[12][6]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[13][6]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[14][6]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[15][6]~q\ & ( \registers[12][6]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[13][6]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][6]~q\)))) ) ) ) # ( \registers[15][6]~q\ & ( 
-- !\registers[12][6]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[13][6]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][6]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][6]~q\ & ( !\registers[12][6]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[13][6]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[13][6]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][6]~q\,
	datae => \ALT_INV_registers[15][6]~q\,
	dataf => \ALT_INV_registers[12][6]~q\,
	combout => \Mux57~6_combout\);

-- Location: LABCELL_X7_Y7_N54
\Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~9_combout\ = ( \Mux57~6_combout\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\Mux57~7_combout\) ) ) ) # ( !\Mux57~6_combout\ & ( \read_reg2[2]~input_o\ & ( (\Mux57~7_combout\ & !\read_reg2[3]~input_o\) ) ) ) # ( \Mux57~6_combout\ & ( 
-- !\read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\Mux57~8_combout\) ) ) ) # ( !\Mux57~6_combout\ & ( !\read_reg2[2]~input_o\ & ( (\Mux57~8_combout\ & !\read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux57~8_combout\,
	datab => \ALT_INV_Mux57~7_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_Mux57~6_combout\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux57~9_combout\);

-- Location: LABCELL_X12_Y5_N24
\Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~5_combout\ = ( \registers[11][6]~q\ & ( \registers[10][6]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[8][6]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][6]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[11][6]~q\ & ( 
-- \registers[10][6]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[8][6]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[9][6]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][6]~q\ & ( !\registers[10][6]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[8][6]~q\ & ((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[9][6]~q\)))) ) ) ) # ( !\registers[11][6]~q\ & ( !\registers[10][6]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & (\registers[8][6]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][6]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[9][6]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][6]~q\,
	dataf => \ALT_INV_registers[10][6]~q\,
	combout => \Mux57~5_combout\);

-- Location: LABCELL_X7_Y7_N39
\Mux57~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux57~10_combout\ = ( \Mux57~5_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux57~9_combout\)) # (\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux57~4_combout\)))) ) ) # ( !\Mux57~5_combout\ & ( (!\read_reg2[4]~input_o\ & (!\Mux63~6_combout\ & 
-- ((\Mux57~9_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux57~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100011000000111010001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_Mux57~4_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datad => \ALT_INV_Mux57~9_combout\,
	dataf => \ALT_INV_Mux57~5_combout\,
	combout => \Mux57~10_combout\);

-- Location: MLABCELL_X28_Y8_N42
\Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~5_combout\ = ( \registers[11][7]~q\ & ( \registers[8][7]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[10][7]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[9][7]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( 
-- !\registers[11][7]~q\ & ( \registers[8][7]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[10][7]~q\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[9][7]~q\)))) ) ) ) # ( \registers[11][7]~q\ & ( 
-- !\registers[8][7]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[10][7]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((\registers[9][7]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][7]~q\ & ( !\registers[8][7]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[10][7]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[9][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[10][7]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[9][7]~q\,
	datae => \ALT_INV_registers[11][7]~q\,
	dataf => \ALT_INV_registers[8][7]~q\,
	combout => \Mux56~5_combout\);

-- Location: LABCELL_X25_Y7_N42
\Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~6_combout\ = ( \registers[15][7]~q\ & ( \registers[14][7]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[12][7]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][7]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][7]~q\ & ( 
-- \registers[14][7]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[12][7]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[13][7]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][7]~q\ & ( !\registers[14][7]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[12][7]~q\ & !\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[13][7]~q\))) ) ) ) # ( !\registers[15][7]~q\ & ( !\registers[14][7]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & ((\registers[12][7]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[13][7]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[12][7]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][7]~q\,
	dataf => \ALT_INV_registers[14][7]~q\,
	combout => \Mux56~6_combout\);

-- Location: LABCELL_X24_Y8_N12
\Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~7_combout\ = ( \registers[7][7]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[5][7]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[7][7]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[5][7]~q\) ) ) ) # ( 
-- \registers[7][7]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & ((\registers[4][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][7]~q\)) ) ) ) # ( !\registers[7][7]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- ((\registers[4][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][7]~q\,
	datac => \ALT_INV_registers[4][7]~q\,
	datad => \ALT_INV_registers[5][7]~q\,
	datae => \ALT_INV_registers[7][7]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux56~7_combout\);

-- Location: MLABCELL_X28_Y9_N42
\Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~8_combout\ = ( \registers[3][7]~q\ & ( \registers[1][7]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[0][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][7]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][7]~q\ & ( 
-- \registers[1][7]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][7]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][7]~q\ & ( 
-- !\registers[1][7]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][7]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[3][7]~q\ & ( 
-- !\registers[1][7]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[0][7]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][7]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][7]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][7]~q\,
	dataf => \ALT_INV_registers[1][7]~q\,
	combout => \Mux56~8_combout\);

-- Location: LABCELL_X24_Y8_N27
\Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~9_combout\ = ( \read_reg2[3]~input_o\ & ( \Mux56~8_combout\ & ( \Mux56~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( \Mux56~8_combout\ & ( (!\read_reg2[2]~input_o\) # (\Mux56~7_combout\) ) ) ) # ( \read_reg2[3]~input_o\ & ( !\Mux56~8_combout\ & 
-- ( \Mux56~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( !\Mux56~8_combout\ & ( (\Mux56~7_combout\ & \read_reg2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010101010111111111001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux56~6_combout\,
	datab => \ALT_INV_Mux56~7_combout\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_Mux56~8_combout\,
	combout => \Mux56~9_combout\);

-- Location: LABCELL_X26_Y6_N12
\Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~2_combout\ = ( \registers[30][7]~q\ & ( \registers[22][7]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][7]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][7]~q\ & ( 
-- \registers[22][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][7]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][7]~q\ & ( 
-- !\registers[22][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][7]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[30][7]~q\ & ( 
-- !\registers[22][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][7]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[26][7]~q\,
	datae => \ALT_INV_registers[30][7]~q\,
	dataf => \ALT_INV_registers[22][7]~q\,
	combout => \Mux56~2_combout\);

-- Location: MLABCELL_X28_Y7_N12
\Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~3_combout\ = ( \registers[31][7]~q\ & ( \registers[23][7]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[19][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][7]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][7]~q\ & ( 
-- \registers[23][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][7]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][7]~q\ & ( 
-- !\registers[23][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][7]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][7]~q\ & ( 
-- !\registers[23][7]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][7]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][7]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[27][7]~q\,
	datae => \ALT_INV_registers[31][7]~q\,
	dataf => \ALT_INV_registers[23][7]~q\,
	combout => \Mux56~3_combout\);

-- Location: LABCELL_X24_Y6_N48
\Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~1_combout\ = ( \registers[29][7]~q\ & ( \registers[17][7]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][7]~q\))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][7]~q\)))) ) ) ) # ( 
-- !\registers[29][7]~q\ & ( \registers[17][7]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][7]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][7]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][7]~q\ & ( 
-- !\registers[17][7]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[21][7]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][7]~q\)))) ) ) ) # ( !\registers[29][7]~q\ & ( !\registers[17][7]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[21][7]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\registers[25][7]~q\ & !\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[21][7]~q\,
	datac => \ALT_INV_registers[25][7]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][7]~q\,
	dataf => \ALT_INV_registers[17][7]~q\,
	combout => \Mux56~1_combout\);

-- Location: LABCELL_X31_Y6_N12
\Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~0_combout\ = ( \registers[28][7]~q\ & ( \registers[16][7]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[24][7]~q\))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[20][7]~q\)))) ) ) ) # ( 
-- !\registers[28][7]~q\ & ( \registers[16][7]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[24][7]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[20][7]~q\ & !\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][7]~q\ & ( 
-- !\registers[16][7]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[24][7]~q\ & ((\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[20][7]~q\)))) ) ) ) # ( !\registers[28][7]~q\ & ( !\registers[16][7]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[24][7]~q\ & ((\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\registers[20][7]~q\ & !\read_reg2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[24][7]~q\,
	datac => \ALT_INV_registers[20][7]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][7]~q\,
	dataf => \ALT_INV_registers[16][7]~q\,
	combout => \Mux56~0_combout\);

-- Location: LABCELL_X29_Y9_N54
\Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~4_combout\ = ( \Mux56~1_combout\ & ( \Mux56~0_combout\ & ( (!\read_reg2[1]~input_o\) # ((!\read_reg2[0]~input_o\ & (\Mux56~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux56~3_combout\)))) ) ) ) # ( !\Mux56~1_combout\ & ( \Mux56~0_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\Mux56~2_combout\))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \Mux56~3_combout\)))) ) ) ) # ( \Mux56~1_combout\ & ( !\Mux56~0_combout\ & ( (!\read_reg2[0]~input_o\ & 
-- (\Mux56~2_combout\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\Mux56~3_combout\)))) ) ) ) # ( !\Mux56~1_combout\ & ( !\Mux56~0_combout\ & ( (\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & 
-- (\Mux56~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux56~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux56~2_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux56~3_combout\,
	datae => \ALT_INV_Mux56~1_combout\,
	dataf => \ALT_INV_Mux56~0_combout\,
	combout => \Mux56~4_combout\);

-- Location: LABCELL_X29_Y8_N51
\Mux56~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux56~10_combout\ = ( \Mux63~6_combout\ & ( \Mux56~4_combout\ & ( (\Mux56~5_combout\) # (\read_reg2[4]~input_o\) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux56~4_combout\ & ( (\Mux56~9_combout\) # (\read_reg2[4]~input_o\) ) ) ) # ( \Mux63~6_combout\ & ( 
-- !\Mux56~4_combout\ & ( (!\read_reg2[4]~input_o\ & \Mux56~5_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux56~4_combout\ & ( (!\read_reg2[4]~input_o\ & \Mux56~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000010100000101001010101111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux56~5_combout\,
	datad => \ALT_INV_Mux56~9_combout\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux56~4_combout\,
	combout => \Mux56~10_combout\);

-- Location: LABCELL_X17_Y6_N24
\Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~5_combout\ = ( \registers[11][8]~q\ & ( \registers[8][8]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\) # ((\registers[10][8]~q\)))) # (\read_reg2[0]~input_o\ & (((\registers[9][8]~q\)) # (\read_reg2[1]~input_o\))) ) ) ) # ( 
-- !\registers[11][8]~q\ & ( \registers[8][8]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\) # ((\registers[10][8]~q\)))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\ & (\registers[9][8]~q\))) ) ) ) # ( \registers[11][8]~q\ & ( 
-- !\registers[8][8]~q\ & ( (!\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\ & ((\registers[10][8]~q\)))) # (\read_reg2[0]~input_o\ & (((\registers[9][8]~q\)) # (\read_reg2[1]~input_o\))) ) ) ) # ( !\registers[11][8]~q\ & ( !\registers[8][8]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\ & ((\registers[10][8]~q\)))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\ & (\registers[9][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[9][8]~q\,
	datad => \ALT_INV_registers[10][8]~q\,
	datae => \ALT_INV_registers[11][8]~q\,
	dataf => \ALT_INV_registers[8][8]~q\,
	combout => \Mux55~5_combout\);

-- Location: LABCELL_X17_Y5_N18
\Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~2_combout\ = ( \registers[30][8]~q\ & ( \registers[26][8]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[18][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][8]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][8]~q\ & ( 
-- \registers[26][8]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][8]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][8]~q\ & ( 
-- !\registers[26][8]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][8]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( !\registers[30][8]~q\ & ( 
-- !\registers[26][8]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][8]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[18][8]~q\,
	datae => \ALT_INV_registers[30][8]~q\,
	dataf => \ALT_INV_registers[26][8]~q\,
	combout => \Mux55~2_combout\);

-- Location: LABCELL_X17_Y4_N24
\Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = ( \registers[28][8]~q\ & ( \registers[20][8]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][8]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][8]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][8]~q\ & ( 
-- \registers[20][8]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[16][8]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[24][8]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][8]~q\ & ( !\registers[20][8]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[16][8]~q\ & !\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][8]~q\))) ) ) ) # ( !\registers[28][8]~q\ & ( !\registers[20][8]~q\ & ( (!\read_reg2[2]~input_o\ & 
-- ((!\read_reg2[3]~input_o\ & ((\registers[16][8]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][8]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[16][8]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][8]~q\,
	dataf => \ALT_INV_registers[20][8]~q\,
	combout => \Mux55~0_combout\);

-- Location: MLABCELL_X13_Y5_N30
\Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~3_combout\ = ( \registers[31][8]~q\ & ( \registers[27][8]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][8]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][8]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][8]~q\ & ( 
-- \registers[27][8]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[19][8]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][8]~q\)))) ) ) ) # ( \registers[31][8]~q\ & ( !\registers[27][8]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[19][8]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][8]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][8]~q\ & ( !\registers[27][8]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[19][8]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[19][8]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][8]~q\,
	datae => \ALT_INV_registers[31][8]~q\,
	dataf => \ALT_INV_registers[27][8]~q\,
	combout => \Mux55~3_combout\);

-- Location: LABCELL_X12_Y6_N42
\Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~1_combout\ = ( \registers[29][8]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[25][8]~q\) ) ) ) # ( !\registers[29][8]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][8]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[29][8]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[17][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][8]~q\)) ) ) ) # ( !\registers[29][8]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[17][8]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][8]~q\,
	datab => \ALT_INV_registers[21][8]~q\,
	datac => \ALT_INV_registers[17][8]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][8]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux55~1_combout\);

-- Location: MLABCELL_X18_Y8_N36
\Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~4_combout\ = ( \Mux55~1_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\Mux55~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux55~3_combout\))) ) ) ) # ( !\Mux55~1_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ 
-- & (\Mux55~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux55~3_combout\))) ) ) ) # ( \Mux55~1_combout\ & ( !\read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\Mux55~0_combout\) ) ) ) # ( !\Mux55~1_combout\ & ( !\read_reg2[1]~input_o\ & ( 
-- (\Mux55~0_combout\ & !\read_reg2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux55~2_combout\,
	datab => \ALT_INV_Mux55~0_combout\,
	datac => \ALT_INV_Mux55~3_combout\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_Mux55~1_combout\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux55~4_combout\);

-- Location: MLABCELL_X18_Y8_N42
\Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~8_combout\ = ( \registers[3][8]~q\ & ( \read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\registers[2][8]~q\) ) ) ) # ( !\registers[3][8]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][8]~q\ & !\read_reg2[0]~input_o\) ) ) ) # ( 
-- \registers[3][8]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[0][8]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][8]~q\))) ) ) ) # ( !\registers[3][8]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[0][8]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][8]~q\,
	datab => \ALT_INV_registers[0][8]~q\,
	datac => \ALT_INV_registers[1][8]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[3][8]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux55~8_combout\);

-- Location: LABCELL_X19_Y7_N0
\Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~7_combout\ = ( \registers[7][8]~q\ & ( \registers[4][8]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][8]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][8]~q\))) ) ) ) # ( 
-- !\registers[7][8]~q\ & ( \registers[4][8]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][8]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][8]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][8]~q\ & ( 
-- !\registers[4][8]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[6][8]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][8]~q\))) ) ) ) # ( !\registers[7][8]~q\ & ( !\registers[4][8]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[6][8]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[5][8]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][8]~q\,
	datab => \ALT_INV_registers[6][8]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[7][8]~q\,
	dataf => \ALT_INV_registers[4][8]~q\,
	combout => \Mux55~7_combout\);

-- Location: MLABCELL_X18_Y8_N6
\Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~6_combout\ = ( \registers[15][8]~q\ & ( \read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\registers[14][8]~q\) ) ) ) # ( !\registers[15][8]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[14][8]~q\ & !\read_reg2[0]~input_o\) ) ) ) # ( 
-- \registers[15][8]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[12][8]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][8]~q\)) ) ) ) # ( !\registers[15][8]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[12][8]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][8]~q\,
	datab => \ALT_INV_registers[13][8]~q\,
	datac => \ALT_INV_registers[12][8]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[15][8]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux55~6_combout\);

-- Location: MLABCELL_X18_Y8_N15
\Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~9_combout\ = ( \Mux55~6_combout\ & ( \read_reg2[2]~input_o\ & ( (\Mux55~7_combout\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\Mux55~6_combout\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \Mux55~7_combout\) ) ) ) # ( \Mux55~6_combout\ & ( 
-- !\read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\Mux55~8_combout\) ) ) ) # ( !\Mux55~6_combout\ & ( !\read_reg2[2]~input_o\ & ( (\Mux55~8_combout\ & !\read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux55~8_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux55~7_combout\,
	datae => \ALT_INV_Mux55~6_combout\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux55~9_combout\);

-- Location: MLABCELL_X18_Y8_N51
\Mux55~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux55~10_combout\ = ( \Mux55~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\) # ((\Mux55~5_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux55~4_combout\)))) ) ) # ( !\Mux55~9_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux63~6_combout\ & 
-- (\Mux55~5_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux55~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux55~5_combout\,
	datad => \ALT_INV_Mux55~4_combout\,
	dataf => \ALT_INV_Mux55~9_combout\,
	combout => \Mux55~10_combout\);

-- Location: LABCELL_X16_Y5_N6
\Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~5_combout\ = ( \registers[11][9]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[10][9]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][9]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[10][9]~q\) ) ) ) # ( 
-- \registers[11][9]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[8][9]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][9]~q\))) ) ) ) # ( !\registers[11][9]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[8][9]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][9]~q\,
	datab => \ALT_INV_registers[9][9]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[10][9]~q\,
	datae => \ALT_INV_registers[11][9]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux54~5_combout\);

-- Location: LABCELL_X12_Y8_N6
\Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~6_combout\ = ( \registers[15][9]~q\ & ( \registers[12][9]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\) # ((\registers[14][9]~q\)))) # (\read_reg2[0]~input_o\ & (((\registers[13][9]~q\)) # (\read_reg2[1]~input_o\))) ) ) ) # ( 
-- !\registers[15][9]~q\ & ( \registers[12][9]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\) # ((\registers[14][9]~q\)))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\ & ((\registers[13][9]~q\)))) ) ) ) # ( \registers[15][9]~q\ & ( 
-- !\registers[12][9]~q\ & ( (!\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\ & (\registers[14][9]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[13][9]~q\)) # (\read_reg2[1]~input_o\))) ) ) ) # ( !\registers[15][9]~q\ & ( !\registers[12][9]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\ & (\registers[14][9]~q\))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\ & ((\registers[13][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[14][9]~q\,
	datad => \ALT_INV_registers[13][9]~q\,
	datae => \ALT_INV_registers[15][9]~q\,
	dataf => \ALT_INV_registers[12][9]~q\,
	combout => \Mux54~6_combout\);

-- Location: LABCELL_X14_Y8_N12
\Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~7_combout\ = ( \registers[7][9]~q\ & ( \registers[5][9]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][9]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][9]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][9]~q\ & ( 
-- \registers[5][9]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][9]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][9]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][9]~q\ & ( !\registers[5][9]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][9]~q\ & ((!\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][9]~q\)))) ) ) ) # ( !\registers[7][9]~q\ & ( !\registers[5][9]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][9]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][9]~q\,
	datac => \ALT_INV_registers[6][9]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][9]~q\,
	dataf => \ALT_INV_registers[5][9]~q\,
	combout => \Mux54~7_combout\);

-- Location: LABCELL_X17_Y7_N6
\Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~8_combout\ = ( \registers[3][9]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][9]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][9]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][9]~q\) ) ) ) # ( 
-- \registers[3][9]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[0][9]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][9]~q\)) ) ) ) # ( !\registers[3][9]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[0][9]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[1][9]~q\,
	datac => \ALT_INV_registers[2][9]~q\,
	datad => \ALT_INV_registers[0][9]~q\,
	datae => \ALT_INV_registers[3][9]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux54~8_combout\);

-- Location: LABCELL_X17_Y7_N24
\Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~9_combout\ = ( \Mux54~8_combout\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\Mux54~7_combout\)))) # (\read_reg2[3]~input_o\ & (\Mux54~6_combout\)) ) ) # ( !\Mux54~8_combout\ & ( (!\read_reg2[3]~input_o\ & (((\Mux54~7_combout\ & 
-- \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\Mux54~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101111100110101010100000011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux54~6_combout\,
	datab => \ALT_INV_Mux54~7_combout\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_Mux54~8_combout\,
	combout => \Mux54~9_combout\);

-- Location: MLABCELL_X18_Y5_N30
\Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~1_combout\ = ( \registers[29][9]~q\ & ( \registers[17][9]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][9]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][9]~q\))) ) ) ) # ( 
-- !\registers[29][9]~q\ & ( \registers[17][9]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][9]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][9]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][9]~q\ & ( 
-- !\registers[17][9]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[21][9]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][9]~q\))) ) ) ) # ( !\registers[29][9]~q\ & ( !\registers[17][9]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[21][9]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[25][9]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][9]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[21][9]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][9]~q\,
	dataf => \ALT_INV_registers[17][9]~q\,
	combout => \Mux54~1_combout\);

-- Location: MLABCELL_X13_Y5_N42
\Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~3_combout\ = ( \registers[31][9]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[27][9]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][9]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[27][9]~q\) ) ) ) # ( 
-- \registers[31][9]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[19][9]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][9]~q\))) ) ) ) # ( !\registers[31][9]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[19][9]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[19][9]~q\,
	datac => \ALT_INV_registers[23][9]~q\,
	datad => \ALT_INV_registers[27][9]~q\,
	datae => \ALT_INV_registers[31][9]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux54~3_combout\);

-- Location: LABCELL_X14_Y4_N36
\Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = ( \registers[28][9]~q\ & ( \registers[20][9]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][9]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][9]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][9]~q\ & ( 
-- \registers[20][9]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[16][9]~q\) # (\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[24][9]~q\ & (!\read_reg2[2]~input_o\))) ) ) ) # ( \registers[28][9]~q\ & ( !\registers[20][9]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[16][9]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][9]~q\))) ) ) ) # ( !\registers[28][9]~q\ & ( !\registers[20][9]~q\ & ( (!\read_reg2[2]~input_o\ & 
-- ((!\read_reg2[3]~input_o\ & ((\registers[16][9]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][9]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[16][9]~q\,
	datae => \ALT_INV_registers[28][9]~q\,
	dataf => \ALT_INV_registers[20][9]~q\,
	combout => \Mux54~0_combout\);

-- Location: LABCELL_X17_Y5_N30
\Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~2_combout\ = ( \registers[30][9]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[22][9]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][9]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[22][9]~q\) ) ) ) # ( 
-- \registers[30][9]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[18][9]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][9]~q\))) ) ) ) # ( !\registers[30][9]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[18][9]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][9]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[26][9]~q\,
	datad => \ALT_INV_registers[22][9]~q\,
	datae => \ALT_INV_registers[30][9]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux54~2_combout\);

-- Location: LABCELL_X17_Y5_N24
\Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~4_combout\ = ( \read_reg2[1]~input_o\ & ( \Mux54~2_combout\ & ( (!\read_reg2[0]~input_o\) # (\Mux54~3_combout\) ) ) ) # ( !\read_reg2[1]~input_o\ & ( \Mux54~2_combout\ & ( (!\read_reg2[0]~input_o\ & ((\Mux54~0_combout\))) # (\read_reg2[0]~input_o\ 
-- & (\Mux54~1_combout\)) ) ) ) # ( \read_reg2[1]~input_o\ & ( !\Mux54~2_combout\ & ( (\read_reg2[0]~input_o\ & \Mux54~3_combout\) ) ) ) # ( !\read_reg2[1]~input_o\ & ( !\Mux54~2_combout\ & ( (!\read_reg2[0]~input_o\ & ((\Mux54~0_combout\))) # 
-- (\read_reg2[0]~input_o\ & (\Mux54~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux54~1_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_Mux54~3_combout\,
	datad => \ALT_INV_Mux54~0_combout\,
	datae => \ALT_INV_read_reg2[1]~input_o\,
	dataf => \ALT_INV_Mux54~2_combout\,
	combout => \Mux54~4_combout\);

-- Location: LABCELL_X16_Y5_N57
\Mux54~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux54~10_combout\ = ( \Mux54~4_combout\ & ( ((!\Mux63~6_combout\ & ((\Mux54~9_combout\))) # (\Mux63~6_combout\ & (\Mux54~5_combout\))) # (\read_reg2[4]~input_o\) ) ) # ( !\Mux54~4_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\ & 
-- ((\Mux54~9_combout\))) # (\Mux63~6_combout\ & (\Mux54~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux54~5_combout\,
	datad => \ALT_INV_Mux54~9_combout\,
	dataf => \ALT_INV_Mux54~4_combout\,
	combout => \Mux54~10_combout\);

-- Location: LABCELL_X29_Y5_N36
\Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~1_combout\ = ( \registers[29][10]~q\ & ( \registers[25][10]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[17][10]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][10]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[29][10]~q\ & ( 
-- \registers[25][10]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[17][10]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[21][10]~q\)))) ) ) ) # ( \registers[29][10]~q\ & ( !\registers[25][10]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[17][10]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[21][10]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[29][10]~q\ & ( !\registers[25][10]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[17][10]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[17][10]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[21][10]~q\,
	datae => \ALT_INV_registers[29][10]~q\,
	dataf => \ALT_INV_registers[25][10]~q\,
	combout => \Mux53~1_combout\);

-- Location: LABCELL_X31_Y7_N42
\Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~3_combout\ = ( \registers[31][10]~q\ & ( \registers[27][10]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][10]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][10]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][10]~q\ & ( 
-- \registers[27][10]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][10]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][10]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][10]~q\ & 
-- ( !\registers[27][10]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][10]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][10]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[31][10]~q\ & ( !\registers[27][10]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][10]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][10]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[19][10]~q\,
	datae => \ALT_INV_registers[31][10]~q\,
	dataf => \ALT_INV_registers[27][10]~q\,
	combout => \Mux53~3_combout\);

-- Location: MLABCELL_X28_Y5_N6
\Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~2_combout\ = ( \registers[30][10]~q\ & ( \registers[18][10]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[22][10]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[26][10]~q\))) ) ) ) # ( 
-- !\registers[30][10]~q\ & ( \registers[18][10]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[22][10]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[26][10]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][10]~q\ & ( 
-- !\registers[18][10]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[22][10]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[26][10]~q\))) ) ) ) # ( !\registers[30][10]~q\ & ( !\registers[18][10]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[22][10]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[26][10]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][10]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[22][10]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][10]~q\,
	dataf => \ALT_INV_registers[18][10]~q\,
	combout => \Mux53~2_combout\);

-- Location: LABCELL_X32_Y6_N12
\Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = ( \registers[28][10]~q\ & ( \registers[16][10]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][10]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][10]~q\))) ) ) ) # ( 
-- !\registers[28][10]~q\ & ( \registers[16][10]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][10]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][10]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][10]~q\ & ( 
-- !\registers[16][10]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[24][10]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][10]~q\))) ) ) ) # ( !\registers[28][10]~q\ & ( !\registers[16][10]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\registers[24][10]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[20][10]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[20][10]~q\,
	datac => \ALT_INV_registers[24][10]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][10]~q\,
	dataf => \ALT_INV_registers[16][10]~q\,
	combout => \Mux53~0_combout\);

-- Location: LABCELL_X29_Y5_N21
\Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~4_combout\ = ( \Mux53~2_combout\ & ( \Mux53~0_combout\ & ( (!\read_reg2[0]~input_o\) # ((!\read_reg2[1]~input_o\ & (\Mux53~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux53~3_combout\)))) ) ) ) # ( !\Mux53~2_combout\ & ( \Mux53~0_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\Mux53~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux53~3_combout\))))) ) ) ) # ( \Mux53~2_combout\ & ( !\Mux53~0_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\Mux53~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux53~3_combout\))))) ) ) ) # ( !\Mux53~2_combout\ & ( !\Mux53~0_combout\ & ( 
-- (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\Mux53~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux53~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_Mux53~1_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux53~3_combout\,
	datae => \ALT_INV_Mux53~2_combout\,
	dataf => \ALT_INV_Mux53~0_combout\,
	combout => \Mux53~4_combout\);

-- Location: LABCELL_X26_Y9_N48
\Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~7_combout\ = ( \registers[7][10]~q\ & ( \registers[5][10]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[4][10]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][10]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][10]~q\ & ( 
-- \registers[5][10]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[4][10]~q\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[6][10]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[7][10]~q\ & ( !\registers[5][10]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[4][10]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][10]~q\))) ) ) ) # ( !\registers[7][10]~q\ & ( !\registers[5][10]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[4][10]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][10]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[4][10]~q\,
	datae => \ALT_INV_registers[7][10]~q\,
	dataf => \ALT_INV_registers[5][10]~q\,
	combout => \Mux53~7_combout\);

-- Location: LABCELL_X26_Y7_N42
\Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~6_combout\ = ( \registers[15][10]~q\ & ( \registers[13][10]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][10]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][10]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][10]~q\ & ( 
-- \registers[13][10]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][10]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][10]~q\)))) ) ) ) # ( \registers[15][10]~q\ & ( !\registers[13][10]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][10]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][10]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][10]~q\ & ( !\registers[13][10]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][10]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][10]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][10]~q\,
	datae => \ALT_INV_registers[15][10]~q\,
	dataf => \ALT_INV_registers[13][10]~q\,
	combout => \Mux53~6_combout\);

-- Location: LABCELL_X29_Y9_N48
\Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~8_combout\ = ( \registers[3][10]~q\ & ( \registers[2][10]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][10]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][10]~q\ & ( 
-- \registers[2][10]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[0][10]~q\) # (\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[1][10]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[3][10]~q\ & ( !\registers[2][10]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[0][10]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][10]~q\))) ) ) ) # ( !\registers[3][10]~q\ & ( !\registers[2][10]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & ((\registers[0][10]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][10]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[0][10]~q\,
	datae => \ALT_INV_registers[3][10]~q\,
	dataf => \ALT_INV_registers[2][10]~q\,
	combout => \Mux53~8_combout\);

-- Location: LABCELL_X31_Y9_N3
\Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~9_combout\ = ( \read_reg2[3]~input_o\ & ( \Mux53~8_combout\ & ( \Mux53~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( \Mux53~8_combout\ & ( (!\read_reg2[2]~input_o\) # (\Mux53~7_combout\) ) ) ) # ( \read_reg2[3]~input_o\ & ( !\Mux53~8_combout\ & 
-- ( \Mux53~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( !\Mux53~8_combout\ & ( (\read_reg2[2]~input_o\ & \Mux53~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111110111011101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_Mux53~7_combout\,
	datac => \ALT_INV_Mux53~6_combout\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_Mux53~8_combout\,
	combout => \Mux53~9_combout\);

-- Location: LABCELL_X29_Y8_N12
\Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~5_combout\ = ( \registers[11][10]~q\ & ( \registers[9][10]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][10]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][10]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][10]~q\ & ( 
-- \registers[9][10]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[8][10]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[10][10]~q\)))) ) ) ) # ( \registers[11][10]~q\ & ( !\registers[9][10]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[8][10]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[10][10]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[11][10]~q\ & ( !\registers[9][10]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[8][10]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[8][10]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[10][10]~q\,
	datae => \ALT_INV_registers[11][10]~q\,
	dataf => \ALT_INV_registers[9][10]~q\,
	combout => \Mux53~5_combout\);

-- Location: LABCELL_X29_Y8_N24
\Mux53~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux53~10_combout\ = ( \Mux53~5_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux53~9_combout\)) # (\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux53~4_combout\)))) ) ) # ( !\Mux53~5_combout\ & ( (!\read_reg2[4]~input_o\ & (!\Mux63~6_combout\ & 
-- ((\Mux53~9_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux53~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux53~4_combout\,
	datad => \ALT_INV_Mux53~9_combout\,
	dataf => \ALT_INV_Mux53~5_combout\,
	combout => \Mux53~10_combout\);

-- Location: MLABCELL_X18_Y8_N24
\Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~6_combout\ = ( \registers[15][11]~q\ & ( \read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\registers[14][11]~q\) ) ) ) # ( !\registers[15][11]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[14][11]~q\ & !\read_reg2[0]~input_o\) ) ) ) # ( 
-- \registers[15][11]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[12][11]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][11]~q\))) ) ) ) # ( !\registers[15][11]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[12][11]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][11]~q\,
	datab => \ALT_INV_registers[12][11]~q\,
	datac => \ALT_INV_registers[13][11]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[15][11]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux52~6_combout\);

-- Location: MLABCELL_X18_Y8_N0
\Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~8_combout\ = ( \registers[3][11]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][11]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][11]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][11]~q\) ) ) ) # ( 
-- \registers[3][11]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[0][11]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][11]~q\)) ) ) ) # ( !\registers[3][11]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[0][11]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][11]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][11]~q\,
	datad => \ALT_INV_registers[2][11]~q\,
	datae => \ALT_INV_registers[3][11]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux52~8_combout\);

-- Location: LABCELL_X19_Y7_N42
\Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~7_combout\ = ( \registers[7][11]~q\ & ( \registers[5][11]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][11]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][11]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][11]~q\ & ( 
-- \registers[5][11]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][11]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][11]~q\)))) ) ) ) # ( \registers[7][11]~q\ & ( !\registers[5][11]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][11]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][11]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][11]~q\ & ( !\registers[5][11]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][11]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][11]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][11]~q\,
	datae => \ALT_INV_registers[7][11]~q\,
	dataf => \ALT_INV_registers[5][11]~q\,
	combout => \Mux52~7_combout\);

-- Location: MLABCELL_X18_Y8_N54
\Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~9_combout\ = ( \Mux52~8_combout\ & ( \Mux52~7_combout\ & ( (!\read_reg2[3]~input_o\) # (\Mux52~6_combout\) ) ) ) # ( !\Mux52~8_combout\ & ( \Mux52~7_combout\ & ( (!\read_reg2[3]~input_o\ & ((\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & 
-- (\Mux52~6_combout\)) ) ) ) # ( \Mux52~8_combout\ & ( !\Mux52~7_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (\Mux52~6_combout\)) ) ) ) # ( !\Mux52~8_combout\ & ( !\Mux52~7_combout\ & ( (\Mux52~6_combout\ 
-- & \read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110100011101000100011101000111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux52~6_combout\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_Mux52~8_combout\,
	dataf => \ALT_INV_Mux52~7_combout\,
	combout => \Mux52~9_combout\);

-- Location: LABCELL_X17_Y6_N12
\Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~5_combout\ = ( \registers[11][11]~q\ & ( \registers[9][11]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[8][11]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][11]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][11]~q\ & ( 
-- \registers[9][11]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][11]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][11]~q\)))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\)) ) ) ) # ( \registers[11][11]~q\ & ( 
-- !\registers[9][11]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][11]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][11]~q\)))) # (\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\)) ) ) ) # ( !\registers[11][11]~q\ & ( 
-- !\registers[9][11]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][11]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[10][11]~q\,
	datad => \ALT_INV_registers[8][11]~q\,
	datae => \ALT_INV_registers[11][11]~q\,
	dataf => \ALT_INV_registers[9][11]~q\,
	combout => \Mux52~5_combout\);

-- Location: LABCELL_X19_Y5_N36
\Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~3_combout\ = ( \registers[31][11]~q\ & ( \registers[27][11]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][11]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][11]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][11]~q\ & ( 
-- \registers[27][11]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[19][11]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][11]~q\)))) ) ) ) # ( \registers[31][11]~q\ & ( !\registers[27][11]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[19][11]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][11]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][11]~q\ & ( !\registers[27][11]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[19][11]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[19][11]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][11]~q\,
	datae => \ALT_INV_registers[31][11]~q\,
	dataf => \ALT_INV_registers[27][11]~q\,
	combout => \Mux52~3_combout\);

-- Location: LABCELL_X17_Y5_N42
\Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~2_combout\ = ( \registers[30][11]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[26][11]~q\) ) ) ) # ( !\registers[30][11]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[26][11]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[30][11]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[18][11]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][11]~q\))) ) ) ) # ( !\registers[30][11]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[18][11]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][11]~q\,
	datab => \ALT_INV_registers[18][11]~q\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[22][11]~q\,
	datae => \ALT_INV_registers[30][11]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux52~2_combout\);

-- Location: LABCELL_X17_Y4_N12
\Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = ( \registers[28][11]~q\ & ( \registers[16][11]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[20][11]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][11]~q\))) ) ) ) # ( 
-- !\registers[28][11]~q\ & ( \registers[16][11]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[20][11]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[24][11]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][11]~q\ & ( 
-- !\registers[16][11]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[20][11]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][11]~q\))) ) ) ) # ( !\registers[28][11]~q\ & ( !\registers[16][11]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[20][11]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[24][11]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][11]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[20][11]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][11]~q\,
	dataf => \ALT_INV_registers[16][11]~q\,
	combout => \Mux52~0_combout\);

-- Location: MLABCELL_X18_Y5_N18
\Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~1_combout\ = ( \registers[29][11]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[25][11]~q\) ) ) ) # ( !\registers[29][11]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][11]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[29][11]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[17][11]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][11]~q\)) ) ) ) # ( !\registers[29][11]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[17][11]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][11]~q\,
	datab => \ALT_INV_registers[25][11]~q\,
	datac => \ALT_INV_registers[17][11]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][11]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux52~1_combout\);

-- Location: MLABCELL_X18_Y5_N54
\Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux52~1_combout\ & ( (!\read_reg2[1]~input_o\) # (\Mux52~3_combout\) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux52~1_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux52~0_combout\))) # (\read_reg2[1]~input_o\ 
-- & (\Mux52~2_combout\)) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux52~1_combout\ & ( (\Mux52~3_combout\ & \read_reg2[1]~input_o\) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux52~1_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux52~0_combout\))) # 
-- (\read_reg2[1]~input_o\ & (\Mux52~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux52~3_combout\,
	datab => \ALT_INV_Mux52~2_combout\,
	datac => \ALT_INV_Mux52~0_combout\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux52~1_combout\,
	combout => \Mux52~4_combout\);

-- Location: MLABCELL_X18_Y8_N48
\Mux52~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux52~10_combout\ = ( \Mux52~4_combout\ & ( ((!\Mux63~6_combout\ & (\Mux52~9_combout\)) # (\Mux63~6_combout\ & ((\Mux52~5_combout\)))) # (\read_reg2[4]~input_o\) ) ) # ( !\Mux52~4_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\ & 
-- (\Mux52~9_combout\)) # (\Mux63~6_combout\ & ((\Mux52~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux52~9_combout\,
	datad => \ALT_INV_Mux52~5_combout\,
	dataf => \ALT_INV_Mux52~4_combout\,
	combout => \Mux52~10_combout\);

-- Location: MLABCELL_X28_Y8_N0
\Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~5_combout\ = ( \registers[11][12]~q\ & ( \registers[8][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[10][12]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[9][12]~q\))) ) ) ) # ( 
-- !\registers[11][12]~q\ & ( \registers[8][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[10][12]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[9][12]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[11][12]~q\ & ( 
-- !\registers[8][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[10][12]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[9][12]~q\))) ) ) ) # ( !\registers[11][12]~q\ & ( !\registers[8][12]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[10][12]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[9][12]~q\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][12]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[10][12]~q\,
	datae => \ALT_INV_registers[11][12]~q\,
	dataf => \ALT_INV_registers[8][12]~q\,
	combout => \Mux51~5_combout\);

-- Location: LABCELL_X21_Y7_N42
\Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~7_combout\ = ( \registers[7][12]~q\ & ( \registers[4][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][12]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][12]~q\))) ) ) ) # ( 
-- !\registers[7][12]~q\ & ( \registers[4][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][12]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][12]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[7][12]~q\ & ( 
-- !\registers[4][12]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[6][12]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][12]~q\))) ) ) ) # ( !\registers[7][12]~q\ & ( !\registers[4][12]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[6][12]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][12]~q\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][12]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[6][12]~q\,
	datae => \ALT_INV_registers[7][12]~q\,
	dataf => \ALT_INV_registers[4][12]~q\,
	combout => \Mux51~7_combout\);

-- Location: LABCELL_X19_Y9_N33
\Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~8_combout\ = ( \registers[3][12]~q\ & ( \registers[0][12]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][12]~q\))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[2][12]~q\)))) ) ) ) # ( 
-- !\registers[3][12]~q\ & ( \registers[0][12]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][12]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[2][12]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[3][12]~q\ & ( 
-- !\registers[0][12]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[1][12]~q\ & ((\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[2][12]~q\)))) ) ) ) # ( !\registers[3][12]~q\ & ( !\registers[0][12]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[1][12]~q\ & ((\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\registers[2][12]~q\ & !\read_reg2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[1][12]~q\,
	datac => \ALT_INV_registers[2][12]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[3][12]~q\,
	dataf => \ALT_INV_registers[0][12]~q\,
	combout => \Mux51~8_combout\);

-- Location: LABCELL_X21_Y8_N0
\Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~6_combout\ = ( \registers[15][12]~q\ & ( \registers[12][12]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][12]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][12]~q\))) ) ) ) # ( 
-- !\registers[15][12]~q\ & ( \registers[12][12]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][12]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][12]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[15][12]~q\ & ( 
-- !\registers[12][12]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][12]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][12]~q\))) ) ) ) # ( !\registers[15][12]~q\ & ( !\registers[12][12]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][12]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][12]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][12]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][12]~q\,
	datae => \ALT_INV_registers[15][12]~q\,
	dataf => \ALT_INV_registers[12][12]~q\,
	combout => \Mux51~6_combout\);

-- Location: LABCELL_X21_Y6_N54
\Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~9_combout\ = ( \read_reg2[2]~input_o\ & ( \Mux51~6_combout\ & ( (\read_reg2[3]~input_o\) # (\Mux51~7_combout\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( \Mux51~6_combout\ & ( (\Mux51~8_combout\) # (\read_reg2[3]~input_o\) ) ) ) # ( 
-- \read_reg2[2]~input_o\ & ( !\Mux51~6_combout\ & ( (\Mux51~7_combout\ & !\read_reg2[3]~input_o\) ) ) ) # ( !\read_reg2[2]~input_o\ & ( !\Mux51~6_combout\ & ( (!\read_reg2[3]~input_o\ & \Mux51~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000100010000111111001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux51~7_combout\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_Mux51~8_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux51~6_combout\,
	combout => \Mux51~9_combout\);

-- Location: LABCELL_X21_Y6_N24
\Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~1_combout\ = ( \registers[29][12]~q\ & ( \registers[21][12]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[17][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][12]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][12]~q\ & ( 
-- \registers[21][12]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[17][12]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][12]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][12]~q\ & ( !\registers[21][12]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[17][12]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][12]~q\)))) ) ) ) # ( !\registers[29][12]~q\ & ( !\registers[21][12]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[17][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][12]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[25][12]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][12]~q\,
	dataf => \ALT_INV_registers[21][12]~q\,
	combout => \Mux51~1_combout\);

-- Location: LABCELL_X19_Y5_N18
\Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~3_combout\ = ( \registers[31][12]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[23][12]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][12]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[23][12]~q\) ) ) ) # ( 
-- \registers[31][12]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[19][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][12]~q\))) ) ) ) # ( !\registers[31][12]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[19][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[19][12]~q\,
	datac => \ALT_INV_registers[23][12]~q\,
	datad => \ALT_INV_registers[27][12]~q\,
	datae => \ALT_INV_registers[31][12]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux51~3_combout\);

-- Location: LABCELL_X24_Y5_N30
\Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~2_combout\ = ( \registers[30][12]~q\ & ( \registers[22][12]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][12]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][12]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][12]~q\ & ( 
-- \registers[22][12]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][12]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][12]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][12]~q\ & 
-- ( !\registers[22][12]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][12]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][12]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][12]~q\ & ( !\registers[22][12]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][12]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][12]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[18][12]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[30][12]~q\,
	dataf => \ALT_INV_registers[22][12]~q\,
	combout => \Mux51~2_combout\);

-- Location: LABCELL_X26_Y4_N36
\Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = ( \registers[28][12]~q\ & ( \registers[20][12]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[16][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][12]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][12]~q\ & ( 
-- \registers[20][12]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[16][12]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[24][12]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][12]~q\ & ( !\registers[20][12]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[16][12]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[24][12]~q\)))) ) ) ) # ( !\registers[28][12]~q\ & ( !\registers[20][12]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[16][12]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][12]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[24][12]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][12]~q\,
	dataf => \ALT_INV_registers[20][12]~q\,
	combout => \Mux51~0_combout\);

-- Location: LABCELL_X21_Y6_N48
\Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux51~0_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux51~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux51~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux51~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux51~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux51~0_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux51~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux51~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux51~0_combout\ & ( 
-- (\read_reg2[1]~input_o\ & \Mux51~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux51~1_combout\,
	datab => \ALT_INV_Mux51~3_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux51~2_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux51~0_combout\,
	combout => \Mux51~4_combout\);

-- Location: LABCELL_X21_Y6_N15
\Mux51~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux51~10_combout\ = ( \Mux51~4_combout\ & ( ((!\Mux63~6_combout\ & ((\Mux51~9_combout\))) # (\Mux63~6_combout\ & (\Mux51~5_combout\))) # (\read_reg2[4]~input_o\) ) ) # ( !\Mux51~4_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\ & 
-- ((\Mux51~9_combout\))) # (\Mux63~6_combout\ & (\Mux51~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux51~5_combout\,
	datad => \ALT_INV_Mux51~9_combout\,
	dataf => \ALT_INV_Mux51~4_combout\,
	combout => \Mux51~10_combout\);

-- Location: LABCELL_X19_Y4_N0
\Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~2_combout\ = ( \registers[30][13]~q\ & ( \registers[18][13]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[22][13]~q\))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[26][13]~q\)))) ) ) ) # ( 
-- !\registers[30][13]~q\ & ( \registers[18][13]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[22][13]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[26][13]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][13]~q\ & ( 
-- !\registers[18][13]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[22][13]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[26][13]~q\)))) ) ) ) # ( !\registers[30][13]~q\ & ( !\registers[18][13]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[22][13]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\registers[26][13]~q\ & !\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[22][13]~q\,
	datac => \ALT_INV_registers[26][13]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][13]~q\,
	dataf => \ALT_INV_registers[18][13]~q\,
	combout => \Mux50~2_combout\);

-- Location: LABCELL_X24_Y6_N0
\Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~1_combout\ = ( \registers[29][13]~q\ & ( \registers[17][13]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][13]~q\))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][13]~q\)))) ) ) ) # ( 
-- !\registers[29][13]~q\ & ( \registers[17][13]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][13]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][13]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][13]~q\ & ( 
-- !\registers[17][13]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[21][13]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][13]~q\)))) ) ) ) # ( !\registers[29][13]~q\ & ( !\registers[17][13]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[21][13]~q\ & ((\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\registers[25][13]~q\ & !\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][13]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[25][13]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][13]~q\,
	dataf => \ALT_INV_registers[17][13]~q\,
	combout => \Mux50~1_combout\);

-- Location: LABCELL_X20_Y4_N54
\Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~3_combout\ = ( \registers[31][13]~q\ & ( \registers[27][13]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][13]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][13]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][13]~q\ & ( 
-- \registers[27][13]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[19][13]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[23][13]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[31][13]~q\ & ( !\registers[27][13]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[19][13]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][13]~q\))) ) ) ) # ( !\registers[31][13]~q\ & ( !\registers[27][13]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & ((\registers[19][13]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][13]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][13]~q\,
	datae => \ALT_INV_registers[31][13]~q\,
	dataf => \ALT_INV_registers[27][13]~q\,
	combout => \Mux50~3_combout\);

-- Location: MLABCELL_X23_Y4_N6
\Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = ( \registers[28][13]~q\ & ( \registers[24][13]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[16][13]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][13]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][13]~q\ & ( 
-- \registers[24][13]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][13]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][13]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][13]~q\ & 
-- ( !\registers[24][13]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][13]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][13]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[28][13]~q\ & ( !\registers[24][13]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][13]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][13]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[20][13]~q\,
	datae => \ALT_INV_registers[28][13]~q\,
	dataf => \ALT_INV_registers[24][13]~q\,
	combout => \Mux50~0_combout\);

-- Location: LABCELL_X21_Y5_N0
\Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~4_combout\ = ( \Mux50~3_combout\ & ( \Mux50~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\Mux50~1_combout\)))) # (\read_reg2[1]~input_o\ & (((\Mux50~2_combout\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\Mux50~3_combout\ 
-- & ( \Mux50~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\Mux50~1_combout\)))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & (\Mux50~2_combout\))) ) ) ) # ( \Mux50~3_combout\ & ( !\Mux50~0_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\ & ((\Mux50~1_combout\)))) # (\read_reg2[1]~input_o\ & (((\Mux50~2_combout\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\Mux50~3_combout\ & ( !\Mux50~0_combout\ & ( (!\read_reg2[1]~input_o\ & 
-- (\read_reg2[0]~input_o\ & ((\Mux50~1_combout\)))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & (\Mux50~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_Mux50~2_combout\,
	datad => \ALT_INV_Mux50~1_combout\,
	datae => \ALT_INV_Mux50~3_combout\,
	dataf => \ALT_INV_Mux50~0_combout\,
	combout => \Mux50~4_combout\);

-- Location: LABCELL_X16_Y6_N42
\Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~5_combout\ = ( \registers[11][13]~q\ & ( \registers[9][13]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[8][13]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][13]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][13]~q\ & ( 
-- \registers[9][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][13]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][13]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][13]~q\ & ( 
-- !\registers[9][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][13]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][13]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][13]~q\ & 
-- ( !\registers[9][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[8][13]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[10][13]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[8][13]~q\,
	datae => \ALT_INV_registers[11][13]~q\,
	dataf => \ALT_INV_registers[9][13]~q\,
	combout => \Mux50~5_combout\);

-- Location: LABCELL_X21_Y9_N42
\Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~8_combout\ = ( \registers[3][13]~q\ & ( \registers[0][13]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][13]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[2][13]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[3][13]~q\ & ( \registers[0][13]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][13]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[2][13]~q\)))) ) ) ) # ( \registers[3][13]~q\ & ( 
-- !\registers[0][13]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[1][13]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[2][13]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[3][13]~q\ & ( !\registers[0][13]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[1][13]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[2][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][13]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[2][13]~q\,
	datae => \ALT_INV_registers[3][13]~q\,
	dataf => \ALT_INV_registers[0][13]~q\,
	combout => \Mux50~8_combout\);

-- Location: LABCELL_X20_Y7_N0
\Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~7_combout\ = ( \registers[7][13]~q\ & ( \registers[5][13]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][13]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][13]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][13]~q\ & ( 
-- \registers[5][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][13]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][13]~q\))))) # (\read_reg2[0]~input_o\ & (!\read_reg2[1]~input_o\)) ) ) ) # ( \registers[7][13]~q\ & ( 
-- !\registers[5][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][13]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][13]~q\))))) # (\read_reg2[0]~input_o\ & (\read_reg2[1]~input_o\)) ) ) ) # ( !\registers[7][13]~q\ & ( 
-- !\registers[5][13]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][13]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[4][13]~q\,
	datad => \ALT_INV_registers[6][13]~q\,
	datae => \ALT_INV_registers[7][13]~q\,
	dataf => \ALT_INV_registers[5][13]~q\,
	combout => \Mux50~7_combout\);

-- Location: LABCELL_X21_Y9_N6
\Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~6_combout\ = ( \registers[15][13]~q\ & ( \registers[14][13]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[12][13]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][13]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][13]~q\ & ( 
-- \registers[14][13]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][13]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][13]~q\))))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[15][13]~q\ & 
-- ( !\registers[14][13]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][13]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][13]~q\))))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[15][13]~q\ & ( !\registers[14][13]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][13]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][13]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][13]~q\,
	datae => \ALT_INV_registers[15][13]~q\,
	dataf => \ALT_INV_registers[14][13]~q\,
	combout => \Mux50~6_combout\);

-- Location: LABCELL_X21_Y9_N36
\Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~9_combout\ = ( \Mux50~7_combout\ & ( \Mux50~6_combout\ & ( ((\Mux50~8_combout\) # (\read_reg2[3]~input_o\)) # (\read_reg2[2]~input_o\) ) ) ) # ( !\Mux50~7_combout\ & ( \Mux50~6_combout\ & ( ((!\read_reg2[2]~input_o\ & \Mux50~8_combout\)) # 
-- (\read_reg2[3]~input_o\) ) ) ) # ( \Mux50~7_combout\ & ( !\Mux50~6_combout\ & ( (!\read_reg2[3]~input_o\ & ((\Mux50~8_combout\) # (\read_reg2[2]~input_o\))) ) ) ) # ( !\Mux50~7_combout\ & ( !\Mux50~6_combout\ & ( (!\read_reg2[2]~input_o\ & 
-- (!\read_reg2[3]~input_o\ & \Mux50~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100001111000000001111110011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux50~8_combout\,
	datae => \ALT_INV_Mux50~7_combout\,
	dataf => \ALT_INV_Mux50~6_combout\,
	combout => \Mux50~9_combout\);

-- Location: LABCELL_X21_Y5_N36
\Mux50~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux50~10_combout\ = ( \Mux63~6_combout\ & ( \Mux50~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux50~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux50~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux50~9_combout\ & ( (!\read_reg2[4]~input_o\) # 
-- (\Mux50~4_combout\) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux50~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux50~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux50~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux50~9_combout\ & ( (\Mux50~4_combout\ & 
-- \read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011101110111011101110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux50~4_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datad => \ALT_INV_Mux50~5_combout\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux50~9_combout\,
	combout => \Mux50~10_combout\);

-- Location: LABCELL_X7_Y5_N0
\Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~3_combout\ = ( \registers[31][14]~q\ & ( \registers[19][14]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][14]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[23][14]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][14]~q\ & ( \registers[19][14]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][14]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][14]~q\)))) ) ) ) # ( \registers[31][14]~q\ & ( 
-- !\registers[19][14]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[27][14]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][14]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][14]~q\ & ( !\registers[19][14]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[27][14]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[27][14]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][14]~q\,
	datae => \ALT_INV_registers[31][14]~q\,
	dataf => \ALT_INV_registers[19][14]~q\,
	combout => \Mux49~3_combout\);

-- Location: LABCELL_X6_Y6_N12
\Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~1_combout\ = ( \registers[29][14]~q\ & ( \registers[17][14]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][14]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][14]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[29][14]~q\ & ( \registers[17][14]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)) # (\registers[21][14]~q\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[25][14]~q\)))) ) ) ) # ( \registers[29][14]~q\ & ( 
-- !\registers[17][14]~q\ & ( (!\read_reg2[3]~input_o\ & (\registers[21][14]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((\registers[25][14]~q\) # (\read_reg2[2]~input_o\)))) ) ) ) # ( !\registers[29][14]~q\ & ( !\registers[17][14]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[21][14]~q\ & (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[25][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][14]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[25][14]~q\,
	datae => \ALT_INV_registers[29][14]~q\,
	dataf => \ALT_INV_registers[17][14]~q\,
	combout => \Mux49~1_combout\);

-- Location: LABCELL_X7_Y6_N12
\Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~2_combout\ = ( \registers[30][14]~q\ & ( \registers[22][14]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][14]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][14]~q\ & ( 
-- \registers[22][14]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][14]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][14]~q\ & 
-- ( !\registers[22][14]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][14]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][14]~q\ & ( !\registers[22][14]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][14]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][14]~q\,
	datae => \ALT_INV_registers[30][14]~q\,
	dataf => \ALT_INV_registers[22][14]~q\,
	combout => \Mux49~2_combout\);

-- Location: LABCELL_X7_Y7_N6
\Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = ( \registers[28][14]~q\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\registers[20][14]~q\) ) ) ) # ( !\registers[28][14]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][14]~q\ & !\read_reg2[3]~input_o\) ) ) ) # ( 
-- \registers[28][14]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\registers[16][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][14]~q\)) ) ) ) # ( !\registers[28][14]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- ((\registers[16][14]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][14]~q\,
	datab => \ALT_INV_registers[24][14]~q\,
	datac => \ALT_INV_registers[16][14]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][14]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux49~0_combout\);

-- Location: LABCELL_X7_Y7_N3
\Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux49~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux49~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux49~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux49~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux49~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux49~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux49~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux49~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux49~0_combout\ & ( 
-- (\read_reg2[1]~input_o\ & \Mux49~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux49~3_combout\,
	datab => \ALT_INV_Mux49~1_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux49~2_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux49~0_combout\,
	combout => \Mux49~4_combout\);

-- Location: MLABCELL_X9_Y7_N18
\Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~8_combout\ = ( \registers[3][14]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[1][14]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][14]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[1][14]~q\) ) ) ) # ( 
-- \registers[3][14]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & ((\registers[0][14]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][14]~q\)) ) ) ) # ( !\registers[3][14]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- ((\registers[0][14]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][14]~q\,
	datab => \ALT_INV_registers[0][14]~q\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[1][14]~q\,
	datae => \ALT_INV_registers[3][14]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux49~8_combout\);

-- Location: LABCELL_X10_Y8_N30
\Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~6_combout\ = ( \registers[15][14]~q\ & ( \registers[14][14]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[12][14]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][14]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][14]~q\ & ( 
-- \registers[14][14]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][14]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][14]~q\))))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[15][14]~q\ & 
-- ( !\registers[14][14]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][14]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][14]~q\))))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[15][14]~q\ & ( !\registers[14][14]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][14]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][14]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][14]~q\,
	datae => \ALT_INV_registers[15][14]~q\,
	dataf => \ALT_INV_registers[14][14]~q\,
	combout => \Mux49~6_combout\);

-- Location: MLABCELL_X9_Y8_N0
\Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~7_combout\ = ( \registers[7][14]~q\ & ( \registers[5][14]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][14]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][14]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][14]~q\ & ( 
-- \registers[5][14]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][14]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][14]~q\)))) ) ) ) # ( \registers[7][14]~q\ & ( !\registers[5][14]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][14]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][14]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][14]~q\ & ( !\registers[5][14]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][14]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][14]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][14]~q\,
	datae => \ALT_INV_registers[7][14]~q\,
	dataf => \ALT_INV_registers[5][14]~q\,
	combout => \Mux49~7_combout\);

-- Location: LABCELL_X7_Y7_N42
\Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~9_combout\ = ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\Mux49~7_combout\))) # (\read_reg2[3]~input_o\ & (\Mux49~6_combout\)) ) ) # ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\Mux49~8_combout\)) # 
-- (\read_reg2[3]~input_o\ & ((\Mux49~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux49~8_combout\,
	datab => \ALT_INV_Mux49~6_combout\,
	datac => \ALT_INV_Mux49~7_combout\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux49~9_combout\);

-- Location: LABCELL_X12_Y5_N12
\Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~5_combout\ = ( \registers[11][14]~q\ & ( \read_reg2[0]~input_o\ & ( (\read_reg2[1]~input_o\) # (\registers[9][14]~q\) ) ) ) # ( !\registers[11][14]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[9][14]~q\ & !\read_reg2[1]~input_o\) ) ) ) # ( 
-- \registers[11][14]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[8][14]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][14]~q\))) ) ) ) # ( !\registers[11][14]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[8][14]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][14]~q\,
	datab => \ALT_INV_registers[9][14]~q\,
	datac => \ALT_INV_registers[10][14]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][14]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux49~5_combout\);

-- Location: LABCELL_X7_Y7_N24
\Mux49~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux49~10_combout\ = ( \Mux49~5_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux49~9_combout\)) # (\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux49~4_combout\)))) ) ) # ( !\Mux49~5_combout\ & ( (!\read_reg2[4]~input_o\ & (!\Mux63~6_combout\ & 
-- ((\Mux49~9_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux49~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux49~4_combout\,
	datad => \ALT_INV_Mux49~9_combout\,
	dataf => \ALT_INV_Mux49~5_combout\,
	combout => \Mux49~10_combout\);

-- Location: LABCELL_X26_Y4_N24
\Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = ( \registers[28][15]~q\ & ( \registers[20][15]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][15]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][15]~q\ & ( 
-- \registers[20][15]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[16][15]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[24][15]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][15]~q\ & ( !\registers[20][15]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[16][15]~q\ & !\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][15]~q\))) ) ) ) # ( !\registers[28][15]~q\ & ( !\registers[20][15]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & ((\registers[16][15]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][15]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[16][15]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][15]~q\,
	dataf => \ALT_INV_registers[20][15]~q\,
	combout => \Mux48~0_combout\);

-- Location: LABCELL_X26_Y5_N6
\Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~1_combout\ = ( \registers[29][15]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[25][15]~q\) ) ) ) # ( !\registers[29][15]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][15]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[29][15]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[17][15]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][15]~q\))) ) ) ) # ( !\registers[29][15]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[17][15]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][15]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[17][15]~q\,
	datad => \ALT_INV_registers[21][15]~q\,
	datae => \ALT_INV_registers[29][15]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux48~1_combout\);

-- Location: LABCELL_X19_Y5_N6
\Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~3_combout\ = ( \registers[31][15]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[23][15]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][15]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[23][15]~q\) ) ) ) # ( 
-- \registers[31][15]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[19][15]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][15]~q\))) ) ) ) # ( !\registers[31][15]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[19][15]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[19][15]~q\,
	datac => \ALT_INV_registers[27][15]~q\,
	datad => \ALT_INV_registers[23][15]~q\,
	datae => \ALT_INV_registers[31][15]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux48~3_combout\);

-- Location: LABCELL_X26_Y6_N18
\Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~2_combout\ = ( \registers[30][15]~q\ & ( \registers[26][15]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[18][15]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][15]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][15]~q\ & ( 
-- \registers[26][15]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[18][15]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[22][15]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[30][15]~q\ & ( !\registers[26][15]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[18][15]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[22][15]~q\))) ) ) ) # ( !\registers[30][15]~q\ & ( !\registers[26][15]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & ((\registers[18][15]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][15]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][15]~q\,
	datae => \ALT_INV_registers[30][15]~q\,
	dataf => \ALT_INV_registers[26][15]~q\,
	combout => \Mux48~2_combout\);

-- Location: LABCELL_X25_Y5_N33
\Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux48~2_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux48~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux48~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux48~2_combout\ & ( (\read_reg2[1]~input_o\) 
-- # (\Mux48~0_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux48~2_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux48~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux48~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux48~2_combout\ & ( 
-- (\Mux48~0_combout\ & !\read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux48~0_combout\,
	datab => \ALT_INV_Mux48~1_combout\,
	datac => \ALT_INV_Mux48~3_combout\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux48~2_combout\,
	combout => \Mux48~4_combout\);

-- Location: LABCELL_X25_Y7_N24
\Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~6_combout\ = ( \registers[15][15]~q\ & ( \registers[12][15]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[14][15]~q\))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[13][15]~q\)))) ) ) ) # ( 
-- !\registers[15][15]~q\ & ( \registers[12][15]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[14][15]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[13][15]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][15]~q\ & ( 
-- !\registers[12][15]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[14][15]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[13][15]~q\)))) ) ) ) # ( !\registers[15][15]~q\ & ( !\registers[12][15]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[14][15]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\registers[13][15]~q\ & !\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][15]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[13][15]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][15]~q\,
	dataf => \ALT_INV_registers[12][15]~q\,
	combout => \Mux48~6_combout\);

-- Location: LABCELL_X20_Y7_N12
\Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~7_combout\ = ( \registers[7][15]~q\ & ( \registers[5][15]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][15]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][15]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][15]~q\ & ( 
-- \registers[5][15]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][15]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][15]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][15]~q\ & ( !\registers[5][15]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][15]~q\ & ((!\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][15]~q\)))) ) ) ) # ( !\registers[7][15]~q\ & ( !\registers[5][15]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][15]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][15]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[6][15]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][15]~q\,
	dataf => \ALT_INV_registers[5][15]~q\,
	combout => \Mux48~7_combout\);

-- Location: MLABCELL_X28_Y9_N36
\Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~8_combout\ = ( \registers[3][15]~q\ & ( \registers[0][15]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][15]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][15]~q\))) ) ) ) # ( 
-- !\registers[3][15]~q\ & ( \registers[0][15]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][15]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[1][15]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][15]~q\ & ( 
-- !\registers[0][15]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[2][15]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][15]~q\))) ) ) ) # ( !\registers[3][15]~q\ & ( !\registers[0][15]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[2][15]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[1][15]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][15]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[2][15]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][15]~q\,
	dataf => \ALT_INV_registers[0][15]~q\,
	combout => \Mux48~8_combout\);

-- Location: LABCELL_X25_Y6_N21
\Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~9_combout\ = ( \read_reg2[3]~input_o\ & ( \Mux48~8_combout\ & ( \Mux48~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( \Mux48~8_combout\ & ( (!\read_reg2[2]~input_o\) # (\Mux48~7_combout\) ) ) ) # ( \read_reg2[3]~input_o\ & ( !\Mux48~8_combout\ & 
-- ( \Mux48~6_combout\ ) ) ) # ( !\read_reg2[3]~input_o\ & ( !\Mux48~8_combout\ & ( (\read_reg2[2]~input_o\ & \Mux48~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110000111110101010111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_Mux48~6_combout\,
	datad => \ALT_INV_Mux48~7_combout\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_Mux48~8_combout\,
	combout => \Mux48~9_combout\);

-- Location: LABCELL_X25_Y6_N54
\Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~5_combout\ = ( \registers[11][15]~q\ & ( \read_reg2[0]~input_o\ & ( (\read_reg2[1]~input_o\) # (\registers[9][15]~q\) ) ) ) # ( !\registers[11][15]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[9][15]~q\ & !\read_reg2[1]~input_o\) ) ) ) # ( 
-- \registers[11][15]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[8][15]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][15]~q\))) ) ) ) # ( !\registers[11][15]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[8][15]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][15]~q\,
	datab => \ALT_INV_registers[9][15]~q\,
	datac => \ALT_INV_registers[10][15]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][15]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux48~5_combout\);

-- Location: LABCELL_X25_Y6_N42
\Mux48~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux48~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux48~4_combout\ ) ) # ( !\read_reg2[4]~input_o\ & ( (!\Mux63~6_combout\ & (\Mux48~9_combout\)) # (\Mux63~6_combout\ & ((\Mux48~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010101010101010100001100001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux48~4_combout\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux48~9_combout\,
	datad => \ALT_INV_Mux48~5_combout\,
	datae => \ALT_INV_read_reg2[4]~input_o\,
	combout => \Mux48~10_combout\);

-- Location: LABCELL_X31_Y7_N0
\Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~3_combout\ = ( \registers[31][16]~q\ & ( \registers[27][16]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][16]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][16]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][16]~q\ & ( 
-- \registers[27][16]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][16]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][16]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][16]~q\ & 
-- ( !\registers[27][16]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][16]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][16]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[31][16]~q\ & ( !\registers[27][16]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][16]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][16]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[23][16]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][16]~q\,
	dataf => \ALT_INV_registers[27][16]~q\,
	combout => \Mux47~3_combout\);

-- Location: LABCELL_X29_Y6_N42
\Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~1_combout\ = ( \registers[29][16]~q\ & ( \registers[17][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[25][16]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[21][16]~q\))) ) ) ) # ( 
-- !\registers[29][16]~q\ & ( \registers[17][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[25][16]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[21][16]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[29][16]~q\ & ( 
-- !\registers[17][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[25][16]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[21][16]~q\))) ) ) ) # ( !\registers[29][16]~q\ & ( !\registers[17][16]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[25][16]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[21][16]~q\ & (!\read_reg2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[21][16]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[25][16]~q\,
	datae => \ALT_INV_registers[29][16]~q\,
	dataf => \ALT_INV_registers[17][16]~q\,
	combout => \Mux47~1_combout\);

-- Location: LABCELL_X32_Y6_N0
\Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = ( \registers[28][16]~q\ & ( \registers[16][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][16]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][16]~q\))) ) ) ) # ( 
-- !\registers[28][16]~q\ & ( \registers[16][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][16]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][16]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[28][16]~q\ & ( 
-- !\registers[16][16]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[24][16]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][16]~q\))) ) ) ) # ( !\registers[28][16]~q\ & ( !\registers[16][16]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[24][16]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][16]~q\ & (!\read_reg2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[20][16]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[24][16]~q\,
	datae => \ALT_INV_registers[28][16]~q\,
	dataf => \ALT_INV_registers[16][16]~q\,
	combout => \Mux47~0_combout\);

-- Location: LABCELL_X26_Y6_N0
\Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~2_combout\ = ( \registers[30][16]~q\ & ( \registers[22][16]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][16]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][16]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][16]~q\ & ( 
-- \registers[22][16]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][16]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][16]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][16]~q\ & 
-- ( !\registers[22][16]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][16]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][16]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][16]~q\ & ( !\registers[22][16]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][16]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][16]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][16]~q\,
	datae => \ALT_INV_registers[30][16]~q\,
	dataf => \ALT_INV_registers[22][16]~q\,
	combout => \Mux47~2_combout\);

-- Location: LABCELL_X29_Y6_N3
\Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~4_combout\ = ( \read_reg2[1]~input_o\ & ( \read_reg2[0]~input_o\ & ( \Mux47~3_combout\ ) ) ) # ( !\read_reg2[1]~input_o\ & ( \read_reg2[0]~input_o\ & ( \Mux47~1_combout\ ) ) ) # ( \read_reg2[1]~input_o\ & ( !\read_reg2[0]~input_o\ & ( 
-- \Mux47~2_combout\ ) ) ) # ( !\read_reg2[1]~input_o\ & ( !\read_reg2[0]~input_o\ & ( \Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~3_combout\,
	datab => \ALT_INV_Mux47~1_combout\,
	datac => \ALT_INV_Mux47~0_combout\,
	datad => \ALT_INV_Mux47~2_combout\,
	datae => \ALT_INV_read_reg2[1]~input_o\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux47~4_combout\);

-- Location: LABCELL_X29_Y8_N0
\Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~5_combout\ = ( \registers[11][16]~q\ & ( \registers[9][16]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][16]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][16]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][16]~q\ & ( 
-- \registers[9][16]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[8][16]~q\)) # (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\registers[10][16]~q\)))) ) ) ) # ( \registers[11][16]~q\ & ( !\registers[9][16]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & (\registers[8][16]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[10][16]~q\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\registers[11][16]~q\ & ( !\registers[9][16]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[8][16]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[8][16]~q\,
	datad => \ALT_INV_registers[10][16]~q\,
	datae => \ALT_INV_registers[11][16]~q\,
	dataf => \ALT_INV_registers[9][16]~q\,
	combout => \Mux47~5_combout\);

-- Location: LABCELL_X26_Y9_N0
\Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~7_combout\ = ( \registers[7][16]~q\ & ( \registers[5][16]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[4][16]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][16]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][16]~q\ & ( 
-- \registers[5][16]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][16]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][16]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][16]~q\ & ( 
-- !\registers[5][16]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][16]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][16]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][16]~q\ & ( 
-- !\registers[5][16]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][16]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[6][16]~q\,
	datac => \ALT_INV_registers[4][16]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[7][16]~q\,
	dataf => \ALT_INV_registers[5][16]~q\,
	combout => \Mux47~7_combout\);

-- Location: LABCELL_X26_Y7_N0
\Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~6_combout\ = ( \registers[15][16]~q\ & ( \registers[13][16]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][16]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][16]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][16]~q\ & ( 
-- \registers[13][16]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][16]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[14][16]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[15][16]~q\ & ( !\registers[13][16]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][16]~q\ & ((!\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[14][16]~q\)))) ) ) ) # ( !\registers[15][16]~q\ & ( !\registers[13][16]~q\ & ( (!\read_reg2[0]~input_o\ 
-- & ((!\read_reg2[1]~input_o\ & (\registers[12][16]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][16]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[14][16]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[15][16]~q\,
	dataf => \ALT_INV_registers[13][16]~q\,
	combout => \Mux47~6_combout\);

-- Location: LABCELL_X29_Y9_N12
\Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~8_combout\ = ( \registers[3][16]~q\ & ( \registers[2][16]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][16]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][16]~q\ & ( 
-- \registers[2][16]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][16]~q\))))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\)) ) ) ) # ( \registers[3][16]~q\ & ( 
-- !\registers[2][16]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][16]~q\))))) # (\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\)) ) ) ) # ( !\registers[3][16]~q\ & ( 
-- !\registers[2][16]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[0][16]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[0][16]~q\,
	datad => \ALT_INV_registers[1][16]~q\,
	datae => \ALT_INV_registers[3][16]~q\,
	dataf => \ALT_INV_registers[2][16]~q\,
	combout => \Mux47~8_combout\);

-- Location: LABCELL_X29_Y9_N0
\Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~9_combout\ = ( \read_reg2[2]~input_o\ & ( \Mux47~8_combout\ & ( (!\read_reg2[3]~input_o\ & (\Mux47~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux47~6_combout\))) ) ) ) # ( !\read_reg2[2]~input_o\ & ( \Mux47~8_combout\ & ( (!\read_reg2[3]~input_o\) 
-- # (\Mux47~6_combout\) ) ) ) # ( \read_reg2[2]~input_o\ & ( !\Mux47~8_combout\ & ( (!\read_reg2[3]~input_o\ & (\Mux47~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux47~6_combout\))) ) ) ) # ( !\read_reg2[2]~input_o\ & ( !\Mux47~8_combout\ & ( 
-- (\Mux47~6_combout\ & \read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux47~7_combout\,
	datab => \ALT_INV_Mux47~6_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	dataf => \ALT_INV_Mux47~8_combout\,
	combout => \Mux47~9_combout\);

-- Location: LABCELL_X29_Y8_N27
\Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux47~10_combout\ = ( \Mux47~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\) # ((\Mux47~5_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux47~4_combout\)))) ) ) # ( !\Mux47~9_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux63~6_combout\ & 
-- ((\Mux47~5_combout\)))) # (\read_reg2[4]~input_o\ & (((\Mux47~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[4]~input_o\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux47~4_combout\,
	datad => \ALT_INV_Mux47~5_combout\,
	dataf => \ALT_INV_Mux47~9_combout\,
	combout => \Mux47~10_combout\);

-- Location: LABCELL_X19_Y9_N39
\Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~8_combout\ = ( \registers[3][17]~q\ & ( \registers[0][17]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][17]~q\))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][17]~q\)))) ) ) ) # ( 
-- !\registers[3][17]~q\ & ( \registers[0][17]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][17]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[1][17]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][17]~q\ & ( 
-- !\registers[0][17]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[2][17]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][17]~q\)))) ) ) ) # ( !\registers[3][17]~q\ & ( !\registers[0][17]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[2][17]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\registers[1][17]~q\ & !\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[2][17]~q\,
	datac => \ALT_INV_registers[1][17]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][17]~q\,
	dataf => \ALT_INV_registers[0][17]~q\,
	combout => \Mux46~8_combout\);

-- Location: LABCELL_X21_Y8_N54
\Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~6_combout\ = ( \registers[15][17]~q\ & ( \registers[13][17]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[12][17]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][17]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][17]~q\ & ( 
-- \registers[13][17]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[12][17]~q\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[14][17]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[15][17]~q\ & ( !\registers[13][17]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[12][17]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][17]~q\))) ) ) ) # ( !\registers[15][17]~q\ & ( !\registers[13][17]~q\ & ( (!\read_reg2[0]~input_o\ 
-- & ((!\read_reg2[1]~input_o\ & ((\registers[12][17]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][17]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[12][17]~q\,
	datae => \ALT_INV_registers[15][17]~q\,
	dataf => \ALT_INV_registers[13][17]~q\,
	combout => \Mux46~6_combout\);

-- Location: LABCELL_X21_Y7_N6
\Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~7_combout\ = ( \registers[7][17]~q\ & ( \registers[4][17]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][17]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][17]~q\))) ) ) ) # ( 
-- !\registers[7][17]~q\ & ( \registers[4][17]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][17]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][17]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[7][17]~q\ & ( 
-- !\registers[4][17]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[6][17]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][17]~q\))) ) ) ) # ( !\registers[7][17]~q\ & ( !\registers[4][17]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[6][17]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][17]~q\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][17]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[6][17]~q\,
	datae => \ALT_INV_registers[7][17]~q\,
	dataf => \ALT_INV_registers[4][17]~q\,
	combout => \Mux46~7_combout\);

-- Location: LABCELL_X21_Y7_N48
\Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~9_combout\ = ( \Mux46~7_combout\ & ( \read_reg2[3]~input_o\ & ( \Mux46~6_combout\ ) ) ) # ( !\Mux46~7_combout\ & ( \read_reg2[3]~input_o\ & ( \Mux46~6_combout\ ) ) ) # ( \Mux46~7_combout\ & ( !\read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # 
-- (\Mux46~8_combout\) ) ) ) # ( !\Mux46~7_combout\ & ( !\read_reg2[3]~input_o\ & ( (\Mux46~8_combout\ & !\read_reg2[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~8_combout\,
	datab => \ALT_INV_Mux46~6_combout\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_Mux46~7_combout\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux46~9_combout\);

-- Location: MLABCELL_X23_Y5_N6
\Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = ( \registers[28][17]~q\ & ( \registers[24][17]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][17]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][17]~q\ & ( 
-- \registers[24][17]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][17]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][17]~q\ & 
-- ( !\registers[24][17]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][17]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[28][17]~q\ & ( !\registers[24][17]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[16][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][17]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[20][17]~q\,
	datae => \ALT_INV_registers[28][17]~q\,
	dataf => \ALT_INV_registers[24][17]~q\,
	combout => \Mux46~0_combout\);

-- Location: LABCELL_X21_Y5_N48
\Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~3_combout\ = ( \registers[31][17]~q\ & ( \registers[27][17]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][17]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][17]~q\ & ( 
-- \registers[27][17]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[19][17]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][17]~q\)))) ) ) ) # ( \registers[31][17]~q\ & ( !\registers[27][17]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[19][17]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][17]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][17]~q\ & ( !\registers[27][17]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[19][17]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][17]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][17]~q\,
	datae => \ALT_INV_registers[31][17]~q\,
	dataf => \ALT_INV_registers[27][17]~q\,
	combout => \Mux46~3_combout\);

-- Location: MLABCELL_X23_Y6_N36
\Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~1_combout\ = ( \registers[29][17]~q\ & ( \registers[17][17]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[25][17]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[21][17]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[29][17]~q\ & ( \registers[17][17]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[25][17]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[21][17]~q\)))) ) ) ) # ( \registers[29][17]~q\ & ( 
-- !\registers[17][17]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[25][17]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[21][17]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[29][17]~q\ & ( !\registers[17][17]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[25][17]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[21][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[25][17]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[21][17]~q\,
	datae => \ALT_INV_registers[29][17]~q\,
	dataf => \ALT_INV_registers[17][17]~q\,
	combout => \Mux46~1_combout\);

-- Location: LABCELL_X24_Y5_N12
\Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~2_combout\ = ( \registers[30][17]~q\ & ( \registers[22][17]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][17]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][17]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][17]~q\ & ( 
-- \registers[22][17]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][17]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][17]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][17]~q\ & 
-- ( !\registers[22][17]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][17]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][17]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][17]~q\ & ( !\registers[22][17]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][17]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[26][17]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][17]~q\,
	datae => \ALT_INV_registers[30][17]~q\,
	dataf => \ALT_INV_registers[22][17]~q\,
	combout => \Mux46~2_combout\);

-- Location: MLABCELL_X23_Y5_N12
\Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux46~2_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux46~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux46~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux46~2_combout\ & ( (\read_reg2[1]~input_o\) 
-- # (\Mux46~0_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux46~2_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux46~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux46~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux46~2_combout\ & ( 
-- (\Mux46~0_combout\ & !\read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~0_combout\,
	datab => \ALT_INV_Mux46~3_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux46~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux46~2_combout\,
	combout => \Mux46~4_combout\);

-- Location: LABCELL_X26_Y8_N30
\Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~5_combout\ = ( \registers[11][17]~q\ & ( \registers[8][17]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[9][17]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][17]~q\))) ) ) ) # ( 
-- !\registers[11][17]~q\ & ( \registers[8][17]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[9][17]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[10][17]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[11][17]~q\ & ( 
-- !\registers[8][17]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[9][17]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][17]~q\))) ) ) ) # ( !\registers[11][17]~q\ & ( !\registers[8][17]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[9][17]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[10][17]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[10][17]~q\,
	datac => \ALT_INV_registers[9][17]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[11][17]~q\,
	dataf => \ALT_INV_registers[8][17]~q\,
	combout => \Mux46~5_combout\);

-- Location: LABCELL_X21_Y5_N15
\Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux46~10_combout\ = ( \Mux63~6_combout\ & ( \Mux46~5_combout\ & ( (!\read_reg2[4]~input_o\) # (\Mux46~4_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux46~5_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux46~9_combout\)) # (\read_reg2[4]~input_o\ & 
-- ((\Mux46~4_combout\))) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux46~5_combout\ & ( (\read_reg2[4]~input_o\ & \Mux46~4_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux46~5_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux46~9_combout\)) # (\read_reg2[4]~input_o\ & 
-- ((\Mux46~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000000000111101010000010111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux46~9_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datad => \ALT_INV_Mux46~4_combout\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux46~5_combout\,
	combout => \Mux46~10_combout\);

-- Location: LABCELL_X14_Y7_N30
\Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~7_combout\ = ( \registers[7][18]~q\ & ( \registers[6][18]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[4][18]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][18]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[7][18]~q\ & ( 
-- \registers[6][18]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[4][18]~q\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[5][18]~q\)))) ) ) ) # ( \registers[7][18]~q\ & ( !\registers[6][18]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[4][18]~q\ & (!\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((\registers[5][18]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][18]~q\ & ( !\registers[6][18]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & (\registers[4][18]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][18]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[5][18]~q\,
	datae => \ALT_INV_registers[7][18]~q\,
	dataf => \ALT_INV_registers[6][18]~q\,
	combout => \Mux45~7_combout\);

-- Location: LABCELL_X16_Y7_N36
\Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~6_combout\ = ( \registers[15][18]~q\ & ( \read_reg2[0]~input_o\ & ( (\read_reg2[1]~input_o\) # (\registers[13][18]~q\) ) ) ) # ( !\registers[15][18]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[13][18]~q\ & !\read_reg2[1]~input_o\) ) ) ) # ( 
-- \registers[15][18]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & ((\registers[12][18]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][18]~q\)) ) ) ) # ( !\registers[15][18]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- ((\registers[12][18]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][18]~q\,
	datab => \ALT_INV_registers[13][18]~q\,
	datac => \ALT_INV_registers[12][18]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][18]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux45~6_combout\);

-- Location: LABCELL_X17_Y7_N48
\Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~8_combout\ = ( \registers[3][18]~q\ & ( \registers[1][18]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[0][18]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][18]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][18]~q\ & ( 
-- \registers[1][18]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[0][18]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[2][18]~q\)))) ) ) ) # ( \registers[3][18]~q\ & ( !\registers[1][18]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[0][18]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[2][18]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[3][18]~q\ & ( !\registers[1][18]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[0][18]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][18]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[2][18]~q\,
	datae => \ALT_INV_registers[3][18]~q\,
	dataf => \ALT_INV_registers[1][18]~q\,
	combout => \Mux45~8_combout\);

-- Location: LABCELL_X16_Y7_N30
\Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~9_combout\ = ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\Mux45~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux45~6_combout\))) ) ) # ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\Mux45~8_combout\))) # 
-- (\read_reg2[3]~input_o\ & (\Mux45~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001001110010011100000101101011110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_Mux45~7_combout\,
	datac => \ALT_INV_Mux45~6_combout\,
	datad => \ALT_INV_Mux45~8_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux45~9_combout\);

-- Location: LABCELL_X16_Y6_N30
\Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~5_combout\ = ( \registers[11][18]~q\ & ( \registers[8][18]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\registers[9][18]~q\)))) # (\read_reg2[1]~input_o\ & (((\registers[10][18]~q\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( 
-- !\registers[11][18]~q\ & ( \registers[8][18]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\) # ((\registers[9][18]~q\)))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\registers[10][18]~q\)))) ) ) ) # ( \registers[11][18]~q\ & ( 
-- !\registers[8][18]~q\ & ( (!\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\ & (\registers[9][18]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[10][18]~q\)) # (\read_reg2[0]~input_o\))) ) ) ) # ( !\registers[11][18]~q\ & ( !\registers[8][18]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\ & (\registers[9][18]~q\))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\ & ((\registers[10][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[9][18]~q\,
	datad => \ALT_INV_registers[10][18]~q\,
	datae => \ALT_INV_registers[11][18]~q\,
	dataf => \ALT_INV_registers[8][18]~q\,
	combout => \Mux45~5_combout\);

-- Location: MLABCELL_X13_Y4_N36
\Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~2_combout\ = ( \registers[30][18]~q\ & ( \registers[22][18]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][18]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][18]~q\ & ( 
-- \registers[22][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][18]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][18]~q\ & 
-- ( !\registers[22][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][18]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][18]~q\ & ( !\registers[22][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][18]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][18]~q\,
	datae => \ALT_INV_registers[30][18]~q\,
	dataf => \ALT_INV_registers[22][18]~q\,
	combout => \Mux45~2_combout\);

-- Location: LABCELL_X12_Y6_N24
\Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~1_combout\ = ( \registers[29][18]~q\ & ( \registers[21][18]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[17][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][18]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][18]~q\ & ( 
-- \registers[21][18]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[17][18]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][18]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][18]~q\ & ( !\registers[21][18]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[17][18]~q\ & !\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][18]~q\))) ) ) ) # ( !\registers[29][18]~q\ & ( !\registers[21][18]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & ((\registers[17][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[25][18]~q\,
	datac => \ALT_INV_registers[17][18]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][18]~q\,
	dataf => \ALT_INV_registers[21][18]~q\,
	combout => \Mux45~1_combout\);

-- Location: MLABCELL_X9_Y5_N0
\Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~3_combout\ = ( \registers[31][18]~q\ & ( \registers[23][18]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[19][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][18]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][18]~q\ & ( 
-- \registers[23][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][18]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][18]~q\ & 
-- ( !\registers[23][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][18]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][18]~q\ & ( !\registers[23][18]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[27][18]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][18]~q\,
	datae => \ALT_INV_registers[31][18]~q\,
	dataf => \ALT_INV_registers[23][18]~q\,
	combout => \Mux45~3_combout\);

-- Location: LABCELL_X14_Y4_N24
\Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = ( \registers[28][18]~q\ & ( \registers[20][18]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][18]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][18]~q\ & ( 
-- \registers[20][18]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[16][18]~q\) # (\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[24][18]~q\ & (!\read_reg2[2]~input_o\))) ) ) ) # ( \registers[28][18]~q\ & ( !\registers[20][18]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\ & \registers[16][18]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][18]~q\))) ) ) ) # ( !\registers[28][18]~q\ & ( !\registers[20][18]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & ((\registers[16][18]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][18]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[16][18]~q\,
	datae => \ALT_INV_registers[28][18]~q\,
	dataf => \ALT_INV_registers[20][18]~q\,
	combout => \Mux45~0_combout\);

-- Location: MLABCELL_X13_Y4_N24
\Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~4_combout\ = ( \read_reg2[1]~input_o\ & ( \Mux45~0_combout\ & ( (!\read_reg2[0]~input_o\ & (\Mux45~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux45~3_combout\))) ) ) ) # ( !\read_reg2[1]~input_o\ & ( \Mux45~0_combout\ & ( (!\read_reg2[0]~input_o\) 
-- # (\Mux45~1_combout\) ) ) ) # ( \read_reg2[1]~input_o\ & ( !\Mux45~0_combout\ & ( (!\read_reg2[0]~input_o\ & (\Mux45~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux45~3_combout\))) ) ) ) # ( !\read_reg2[1]~input_o\ & ( !\Mux45~0_combout\ & ( 
-- (\read_reg2[0]~input_o\ & \Mux45~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~2_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_Mux45~1_combout\,
	datad => \ALT_INV_Mux45~3_combout\,
	datae => \ALT_INV_read_reg2[1]~input_o\,
	dataf => \ALT_INV_Mux45~0_combout\,
	combout => \Mux45~4_combout\);

-- Location: MLABCELL_X13_Y4_N42
\Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux45~10_combout\ = ( \Mux63~6_combout\ & ( \Mux45~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux45~5_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux45~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux45~9_combout\) ) ) ) # ( \Mux63~6_combout\ & ( 
-- !\Mux45~4_combout\ & ( (\Mux45~5_combout\ & !\read_reg2[4]~input_o\) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux45~4_combout\ & ( (\Mux45~9_combout\ & !\read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux45~9_combout\,
	datab => \ALT_INV_Mux45~5_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux45~4_combout\,
	combout => \Mux45~10_combout\);

-- Location: MLABCELL_X9_Y6_N0
\Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~2_combout\ = ( \registers[30][19]~q\ & ( \registers[26][19]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[18][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][19]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][19]~q\ & ( 
-- \registers[26][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][19]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][19]~q\ & 
-- ( !\registers[26][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][19]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[30][19]~q\ & ( !\registers[26][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][19]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[18][19]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][19]~q\,
	dataf => \ALT_INV_registers[26][19]~q\,
	combout => \Mux44~2_combout\);

-- Location: MLABCELL_X9_Y5_N12
\Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~3_combout\ = ( \registers[31][19]~q\ & ( \registers[23][19]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[19][19]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][19]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][19]~q\ & ( 
-- \registers[23][19]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][19]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][19]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][19]~q\ & 
-- ( !\registers[23][19]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][19]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][19]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][19]~q\ & ( !\registers[23][19]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[19][19]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][19]~q\,
	datab => \ALT_INV_registers[27][19]~q\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[31][19]~q\,
	dataf => \ALT_INV_registers[23][19]~q\,
	combout => \Mux44~3_combout\);

-- Location: LABCELL_X12_Y6_N6
\Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~1_combout\ = ( \registers[29][19]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[25][19]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][19]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[25][19]~q\) ) ) ) # ( 
-- \registers[29][19]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[17][19]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][19]~q\))) ) ) ) # ( !\registers[29][19]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[17][19]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[25][19]~q\,
	datac => \ALT_INV_registers[17][19]~q\,
	datad => \ALT_INV_registers[21][19]~q\,
	datae => \ALT_INV_registers[29][19]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux44~1_combout\);

-- Location: LABCELL_X17_Y5_N48
\Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = ( \registers[28][19]~q\ & ( \registers[24][19]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[16][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][19]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][19]~q\ & ( 
-- \registers[24][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[16][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][19]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][19]~q\ & 
-- ( !\registers[24][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[16][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][19]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[28][19]~q\ & ( !\registers[24][19]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[16][19]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][19]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[16][19]~q\,
	datae => \ALT_INV_registers[28][19]~q\,
	dataf => \ALT_INV_registers[24][19]~q\,
	combout => \Mux44~0_combout\);

-- Location: LABCELL_X12_Y7_N0
\Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux44~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux44~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux44~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux44~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux44~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux44~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux44~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux44~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux44~0_combout\ & ( 
-- (\Mux44~2_combout\ & \read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~2_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_Mux44~3_combout\,
	datad => \ALT_INV_Mux44~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux44~0_combout\,
	combout => \Mux44~4_combout\);

-- Location: LABCELL_X12_Y7_N6
\Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~5_combout\ = ( \registers[11][19]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[10][19]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][19]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[10][19]~q\) ) ) ) # ( 
-- \registers[11][19]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[8][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][19]~q\))) ) ) ) # ( !\registers[11][19]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[8][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[9][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][19]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[10][19]~q\,
	datad => \ALT_INV_registers[9][19]~q\,
	datae => \ALT_INV_registers[11][19]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux44~5_combout\);

-- Location: LABCELL_X16_Y7_N18
\Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~6_combout\ = ( \registers[15][19]~q\ & ( \registers[13][19]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][19]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][19]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][19]~q\ & ( 
-- \registers[13][19]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][19]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][19]~q\)))) ) ) ) # ( \registers[15][19]~q\ & ( !\registers[13][19]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][19]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][19]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][19]~q\ & ( !\registers[13][19]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][19]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[12][19]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][19]~q\,
	datae => \ALT_INV_registers[15][19]~q\,
	dataf => \ALT_INV_registers[13][19]~q\,
	combout => \Mux44~6_combout\);

-- Location: LABCELL_X14_Y7_N12
\Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~7_combout\ = ( \registers[7][19]~q\ & ( \registers[6][19]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[4][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][19]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[7][19]~q\ & ( 
-- \registers[6][19]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[4][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][19]~q\))))) # (\read_reg2[1]~input_o\ & (!\read_reg2[0]~input_o\)) ) ) ) # ( \registers[7][19]~q\ & ( 
-- !\registers[6][19]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[4][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][19]~q\))))) # (\read_reg2[1]~input_o\ & (\read_reg2[0]~input_o\)) ) ) ) # ( !\registers[7][19]~q\ & ( 
-- !\registers[6][19]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[4][19]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[5][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[4][19]~q\,
	datad => \ALT_INV_registers[5][19]~q\,
	datae => \ALT_INV_registers[7][19]~q\,
	dataf => \ALT_INV_registers[6][19]~q\,
	combout => \Mux44~7_combout\);

-- Location: LABCELL_X17_Y7_N36
\Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~8_combout\ = ( \registers[3][19]~q\ & ( \registers[0][19]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][19]~q\))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][19]~q\)))) ) ) ) # ( 
-- !\registers[3][19]~q\ & ( \registers[0][19]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[2][19]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[1][19]~q\ & !\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][19]~q\ & ( 
-- !\registers[0][19]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[2][19]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[1][19]~q\)))) ) ) ) # ( !\registers[3][19]~q\ & ( !\registers[0][19]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[2][19]~q\ & ((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\registers[1][19]~q\ & !\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][19]~q\,
	datab => \ALT_INV_registers[1][19]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][19]~q\,
	dataf => \ALT_INV_registers[0][19]~q\,
	combout => \Mux44~8_combout\);

-- Location: LABCELL_X17_Y7_N15
\Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~9_combout\ = ( \Mux44~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # ((\Mux44~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux44~6_combout\)))) ) ) # ( !\Mux44~8_combout\ & ( (!\read_reg2[3]~input_o\ & 
-- (\read_reg2[2]~input_o\ & ((\Mux44~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux44~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111100010111100111100000011010001111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_Mux44~6_combout\,
	datad => \ALT_INV_Mux44~7_combout\,
	datae => \ALT_INV_Mux44~8_combout\,
	combout => \Mux44~9_combout\);

-- Location: LABCELL_X12_Y7_N54
\Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux44~10_combout\ = ( \Mux63~6_combout\ & ( \Mux44~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux44~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux44~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux44~9_combout\ & ( (!\read_reg2[4]~input_o\) # 
-- (\Mux44~4_combout\) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux44~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux44~5_combout\))) # (\read_reg2[4]~input_o\ & (\Mux44~4_combout\)) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux44~9_combout\ & ( (\Mux44~4_combout\ & 
-- \read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111110101111101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux44~4_combout\,
	datab => \ALT_INV_Mux44~5_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux44~9_combout\,
	combout => \Mux44~10_combout\);

-- Location: LABCELL_X10_Y8_N12
\Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~6_combout\ = ( \registers[15][20]~q\ & ( \registers[13][20]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][20]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][20]~q\ & ( 
-- \registers[13][20]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][20]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][20]~q\)))) ) ) ) # ( \registers[15][20]~q\ & ( !\registers[13][20]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][20]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][20]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][20]~q\ & ( !\registers[13][20]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][20]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][20]~q\,
	datae => \ALT_INV_registers[15][20]~q\,
	dataf => \ALT_INV_registers[13][20]~q\,
	combout => \Mux43~6_combout\);

-- Location: MLABCELL_X9_Y8_N12
\Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~7_combout\ = ( \registers[7][20]~q\ & ( \registers[5][20]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][20]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][20]~q\ & ( 
-- \registers[5][20]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][20]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][20]~q\)))) ) ) ) # ( \registers[7][20]~q\ & ( !\registers[5][20]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][20]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][20]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][20]~q\ & ( !\registers[5][20]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][20]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][20]~q\,
	datae => \ALT_INV_registers[7][20]~q\,
	dataf => \ALT_INV_registers[5][20]~q\,
	combout => \Mux43~7_combout\);

-- Location: MLABCELL_X13_Y9_N30
\Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~8_combout\ = ( \registers[3][20]~q\ & ( \registers[1][20]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[0][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][20]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][20]~q\ & ( 
-- \registers[1][20]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][20]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][20]~q\ & ( 
-- !\registers[1][20]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][20]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[3][20]~q\ & ( 
-- !\registers[1][20]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[0][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][20]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[2][20]~q\,
	datae => \ALT_INV_registers[3][20]~q\,
	dataf => \ALT_INV_registers[1][20]~q\,
	combout => \Mux43~8_combout\);

-- Location: MLABCELL_X9_Y8_N30
\Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~9_combout\ = ( \Mux43~8_combout\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\Mux43~7_combout\)))) # (\read_reg2[3]~input_o\ & (\Mux43~6_combout\)) ) ) # ( !\Mux43~8_combout\ & ( (!\read_reg2[3]~input_o\ & (((\Mux43~7_combout\ & 
-- \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\Mux43~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~6_combout\,
	datab => \ALT_INV_Mux43~7_combout\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_Mux43~8_combout\,
	combout => \Mux43~9_combout\);

-- Location: LABCELL_X7_Y7_N48
\Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = ( \registers[28][20]~q\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\registers[20][20]~q\) ) ) ) # ( !\registers[28][20]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][20]~q\ & !\read_reg2[3]~input_o\) ) ) ) # ( 
-- \registers[28][20]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\registers[16][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][20]~q\)) ) ) ) # ( !\registers[28][20]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- ((\registers[16][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][20]~q\,
	datab => \ALT_INV_registers[20][20]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[16][20]~q\,
	datae => \ALT_INV_registers[28][20]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux43~0_combout\);

-- Location: MLABCELL_X9_Y5_N54
\Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~3_combout\ = ( \registers[31][20]~q\ & ( \registers[27][20]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][20]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][20]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][20]~q\ & ( 
-- \registers[27][20]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[19][20]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[23][20]~q\ & !\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][20]~q\ & ( !\registers[27][20]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[19][20]~q\ & ((!\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[23][20]~q\)))) ) ) ) # ( !\registers[31][20]~q\ & ( !\registers[27][20]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & (\registers[19][20]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[19][20]~q\,
	datac => \ALT_INV_registers[23][20]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[31][20]~q\,
	dataf => \ALT_INV_registers[27][20]~q\,
	combout => \Mux43~3_combout\);

-- Location: LABCELL_X7_Y6_N24
\Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~2_combout\ = ( \registers[30][20]~q\ & ( \registers[22][20]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][20]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][20]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][20]~q\ & ( 
-- \registers[22][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][20]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][20]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][20]~q\ & 
-- ( !\registers[22][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][20]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][20]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][20]~q\ & ( !\registers[22][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[18][20]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][20]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[26][20]~q\,
	datae => \ALT_INV_registers[30][20]~q\,
	dataf => \ALT_INV_registers[22][20]~q\,
	combout => \Mux43~2_combout\);

-- Location: LABCELL_X12_Y6_N54
\Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~1_combout\ = ( \registers[29][20]~q\ & ( \registers[21][20]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[17][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][20]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][20]~q\ & ( 
-- \registers[21][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][20]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[29][20]~q\ & 
-- ( !\registers[21][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][20]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[29][20]~q\ & ( !\registers[21][20]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][20]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[25][20]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[17][20]~q\,
	datae => \ALT_INV_registers[29][20]~q\,
	dataf => \ALT_INV_registers[21][20]~q\,
	combout => \Mux43~1_combout\);

-- Location: LABCELL_X7_Y7_N30
\Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~4_combout\ = ( \read_reg2[1]~input_o\ & ( \Mux43~1_combout\ & ( (!\read_reg2[0]~input_o\ & ((\Mux43~2_combout\))) # (\read_reg2[0]~input_o\ & (\Mux43~3_combout\)) ) ) ) # ( !\read_reg2[1]~input_o\ & ( \Mux43~1_combout\ & ( (\read_reg2[0]~input_o\) 
-- # (\Mux43~0_combout\) ) ) ) # ( \read_reg2[1]~input_o\ & ( !\Mux43~1_combout\ & ( (!\read_reg2[0]~input_o\ & ((\Mux43~2_combout\))) # (\read_reg2[0]~input_o\ & (\Mux43~3_combout\)) ) ) ) # ( !\read_reg2[1]~input_o\ & ( !\Mux43~1_combout\ & ( 
-- (\Mux43~0_combout\ & !\read_reg2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~0_combout\,
	datab => \ALT_INV_Mux43~3_combout\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_Mux43~2_combout\,
	datae => \ALT_INV_read_reg2[1]~input_o\,
	dataf => \ALT_INV_Mux43~1_combout\,
	combout => \Mux43~4_combout\);

-- Location: LABCELL_X16_Y6_N12
\Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~5_combout\ = ( \registers[11][20]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[9][20]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[11][20]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[9][20]~q\) ) ) ) # ( 
-- \registers[11][20]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[8][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][20]~q\))) ) ) ) # ( !\registers[11][20]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[8][20]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[9][20]~q\,
	datac => \ALT_INV_registers[8][20]~q\,
	datad => \ALT_INV_registers[10][20]~q\,
	datae => \ALT_INV_registers[11][20]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux43~5_combout\);

-- Location: LABCELL_X12_Y8_N12
\Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux43~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux63~6_combout\ & ( \Mux43~4_combout\ ) ) ) # ( !\read_reg2[4]~input_o\ & ( \Mux63~6_combout\ & ( \Mux43~5_combout\ ) ) ) # ( \read_reg2[4]~input_o\ & ( !\Mux63~6_combout\ & ( \Mux43~4_combout\ ) ) ) # ( 
-- !\read_reg2[4]~input_o\ & ( !\Mux63~6_combout\ & ( \Mux43~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux43~9_combout\,
	datac => \ALT_INV_Mux43~4_combout\,
	datad => \ALT_INV_Mux43~5_combout\,
	datae => \ALT_INV_read_reg2[4]~input_o\,
	dataf => \ALT_INV_Mux63~6_combout\,
	combout => \Mux43~10_combout\);

-- Location: LABCELL_X24_Y8_N36
\Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~7_combout\ = ( \registers[7][21]~q\ & ( \registers[5][21]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[4][21]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][21]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][21]~q\ & ( 
-- \registers[5][21]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[4][21]~q\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[6][21]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[7][21]~q\ & ( !\registers[5][21]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[4][21]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][21]~q\))) ) ) ) # ( !\registers[7][21]~q\ & ( !\registers[5][21]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[4][21]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][21]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[4][21]~q\,
	datae => \ALT_INV_registers[7][21]~q\,
	dataf => \ALT_INV_registers[5][21]~q\,
	combout => \Mux42~7_combout\);

-- Location: LABCELL_X25_Y8_N42
\Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~8_combout\ = ( \registers[3][21]~q\ & ( \registers[1][21]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[0][21]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][21]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][21]~q\ & ( 
-- \registers[1][21]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[0][21]~q\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[2][21]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[3][21]~q\ & ( !\registers[1][21]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[0][21]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[2][21]~q\))) ) ) ) # ( !\registers[3][21]~q\ & ( !\registers[1][21]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[0][21]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[2][21]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[0][21]~q\,
	datae => \ALT_INV_registers[3][21]~q\,
	dataf => \ALT_INV_registers[1][21]~q\,
	combout => \Mux42~8_combout\);

-- Location: LABCELL_X25_Y7_N36
\Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~6_combout\ = ( \registers[15][21]~q\ & ( \registers[14][21]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[12][21]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][21]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][21]~q\ & ( 
-- \registers[14][21]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[12][21]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[13][21]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][21]~q\ & ( !\registers[14][21]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[12][21]~q\ & !\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[13][21]~q\))) ) ) ) # ( !\registers[15][21]~q\ & ( !\registers[14][21]~q\ & ( (!\read_reg2[1]~input_o\ 
-- & ((!\read_reg2[0]~input_o\ & ((\registers[12][21]~q\))) # (\read_reg2[0]~input_o\ & (\registers[13][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[13][21]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[12][21]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][21]~q\,
	dataf => \ALT_INV_registers[14][21]~q\,
	combout => \Mux42~6_combout\);

-- Location: LABCELL_X25_Y7_N12
\Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~9_combout\ = ( \Mux42~6_combout\ & ( ((!\read_reg2[2]~input_o\ & ((\Mux42~8_combout\))) # (\read_reg2[2]~input_o\ & (\Mux42~7_combout\))) # (\read_reg2[3]~input_o\) ) ) # ( !\Mux42~6_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ 
-- & ((\Mux42~8_combout\))) # (\read_reg2[2]~input_o\ & (\Mux42~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111111101111100010000110100000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~7_combout\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux42~8_combout\,
	datae => \ALT_INV_Mux42~6_combout\,
	combout => \Mux42~9_combout\);

-- Location: MLABCELL_X28_Y5_N24
\Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~2_combout\ = ( \registers[30][21]~q\ & ( \registers[22][21]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][21]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][21]~q\ & ( 
-- \registers[22][21]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[18][21]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[26][21]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][21]~q\ & ( !\registers[22][21]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[18][21]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[26][21]~q\)))) ) ) ) # ( !\registers[30][21]~q\ & ( !\registers[22][21]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[18][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][21]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[26][21]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][21]~q\,
	dataf => \ALT_INV_registers[22][21]~q\,
	combout => \Mux42~2_combout\);

-- Location: LABCELL_X29_Y6_N24
\Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~1_combout\ = ( \registers[29][21]~q\ & ( \registers[25][21]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[17][21]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][21]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[29][21]~q\ & ( 
-- \registers[25][21]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[17][21]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[21][21]~q\)))) ) ) ) # ( \registers[29][21]~q\ & ( !\registers[25][21]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[17][21]~q\ & (!\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[21][21]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[29][21]~q\ & ( !\registers[25][21]~q\ & ( (!\read_reg2[3]~input_o\ & 
-- ((!\read_reg2[2]~input_o\ & (\registers[17][21]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[17][21]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[21][21]~q\,
	datae => \ALT_INV_registers[29][21]~q\,
	dataf => \ALT_INV_registers[25][21]~q\,
	combout => \Mux42~1_combout\);

-- Location: LABCELL_X32_Y6_N42
\Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = ( \registers[28][21]~q\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\registers[20][21]~q\) ) ) ) # ( !\registers[28][21]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][21]~q\ & !\read_reg2[3]~input_o\) ) ) ) # ( 
-- \registers[28][21]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[16][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][21]~q\))) ) ) ) # ( !\registers[28][21]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[16][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][21]~q\,
	datab => \ALT_INV_registers[24][21]~q\,
	datac => \ALT_INV_registers[20][21]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][21]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux42~0_combout\);

-- Location: LABCELL_X31_Y7_N12
\Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~3_combout\ = ( \registers[31][21]~q\ & ( \registers[23][21]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[19][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][21]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][21]~q\ & ( 
-- \registers[23][21]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[19][21]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[27][21]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][21]~q\ & ( !\registers[23][21]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[19][21]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[27][21]~q\)))) ) ) ) # ( !\registers[31][21]~q\ & ( !\registers[23][21]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[19][21]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[27][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][21]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[27][21]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][21]~q\,
	dataf => \ALT_INV_registers[23][21]~q\,
	combout => \Mux42~3_combout\);

-- Location: LABCELL_X26_Y7_N51
\Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~4_combout\ = ( \Mux42~0_combout\ & ( \Mux42~3_combout\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\Mux42~2_combout\))) # (\read_reg2[0]~input_o\ & (((\Mux42~1_combout\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( !\Mux42~0_combout\ 
-- & ( \Mux42~3_combout\ & ( (!\read_reg2[0]~input_o\ & (\Mux42~2_combout\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((\Mux42~1_combout\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( \Mux42~0_combout\ & ( !\Mux42~3_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\Mux42~2_combout\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \Mux42~1_combout\)))) ) ) ) # ( !\Mux42~0_combout\ & ( !\Mux42~3_combout\ & ( (!\read_reg2[0]~input_o\ & 
-- (\Mux42~2_combout\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \Mux42~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux42~2_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux42~1_combout\,
	datae => \ALT_INV_Mux42~0_combout\,
	dataf => \ALT_INV_Mux42~3_combout\,
	combout => \Mux42~4_combout\);

-- Location: MLABCELL_X28_Y8_N12
\Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~5_combout\ = ( \registers[11][21]~q\ & ( \registers[9][21]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][21]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][21]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][21]~q\ & ( 
-- \registers[9][21]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][21]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][21]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][21]~q\ & ( 
-- !\registers[9][21]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][21]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][21]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][21]~q\ & 
-- ( !\registers[9][21]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][21]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][21]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[10][21]~q\,
	datae => \ALT_INV_registers[11][21]~q\,
	dataf => \ALT_INV_registers[9][21]~q\,
	combout => \Mux42~5_combout\);

-- Location: LABCELL_X25_Y7_N0
\Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux42~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux42~4_combout\ ) ) # ( !\read_reg2[4]~input_o\ & ( (!\Mux63~6_combout\ & (\Mux42~9_combout\)) # (\Mux63~6_combout\ & ((\Mux42~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_Mux42~9_combout\,
	datac => \ALT_INV_Mux42~4_combout\,
	datad => \ALT_INV_Mux42~5_combout\,
	dataf => \ALT_INV_read_reg2[4]~input_o\,
	combout => \Mux42~10_combout\);

-- Location: LABCELL_X19_Y4_N42
\Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~2_combout\ = ( \registers[30][22]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[22][22]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][22]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[22][22]~q\) ) ) ) # ( 
-- \registers[30][22]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[18][22]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][22]~q\))) ) ) ) # ( !\registers[30][22]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[18][22]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[22][22]~q\,
	datac => \ALT_INV_registers[18][22]~q\,
	datad => \ALT_INV_registers[26][22]~q\,
	datae => \ALT_INV_registers[30][22]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux41~2_combout\);

-- Location: MLABCELL_X23_Y4_N51
\Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = ( \registers[28][22]~q\ & ( \registers[24][22]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[16][22]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][22]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][22]~q\ & ( 
-- \registers[24][22]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[16][22]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[20][22]~q\ & !\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][22]~q\ & ( !\registers[24][22]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[16][22]~q\ & ((!\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[20][22]~q\)))) ) ) ) # ( !\registers[28][22]~q\ & ( !\registers[24][22]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & (\registers[16][22]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[20][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[16][22]~q\,
	datac => \ALT_INV_registers[20][22]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][22]~q\,
	dataf => \ALT_INV_registers[24][22]~q\,
	combout => \Mux41~0_combout\);

-- Location: LABCELL_X19_Y5_N48
\Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~3_combout\ = ( \registers[31][22]~q\ & ( \registers[19][22]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][22]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[23][22]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][22]~q\ & ( \registers[19][22]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][22]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][22]~q\)))) ) ) ) # ( \registers[31][22]~q\ & ( 
-- !\registers[19][22]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[27][22]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][22]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][22]~q\ & ( !\registers[19][22]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[27][22]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[27][22]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][22]~q\,
	datae => \ALT_INV_registers[31][22]~q\,
	dataf => \ALT_INV_registers[19][22]~q\,
	combout => \Mux41~3_combout\);

-- Location: LABCELL_X26_Y5_N36
\Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~1_combout\ = ( \registers[29][22]~q\ & ( \registers[25][22]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[17][22]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][22]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[29][22]~q\ & ( 
-- \registers[25][22]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[17][22]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[21][22]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[29][22]~q\ & ( !\registers[25][22]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[17][22]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[21][22]~q\))) ) ) ) # ( !\registers[29][22]~q\ & ( !\registers[25][22]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & ((\registers[17][22]~q\))) # (\read_reg2[2]~input_o\ & (\registers[21][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[21][22]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[17][22]~q\,
	datae => \ALT_INV_registers[29][22]~q\,
	dataf => \ALT_INV_registers[25][22]~q\,
	combout => \Mux41~1_combout\);

-- Location: MLABCELL_X23_Y4_N0
\Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~4_combout\ = ( \Mux41~3_combout\ & ( \Mux41~1_combout\ & ( ((!\read_reg2[1]~input_o\ & ((\Mux41~0_combout\))) # (\read_reg2[1]~input_o\ & (\Mux41~2_combout\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\Mux41~3_combout\ & ( \Mux41~1_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\Mux41~0_combout\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\Mux41~2_combout\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \Mux41~3_combout\ & ( !\Mux41~1_combout\ & ( (!\read_reg2[1]~input_o\ & 
-- (((!\read_reg2[0]~input_o\ & \Mux41~0_combout\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\Mux41~2_combout\))) ) ) ) # ( !\Mux41~3_combout\ & ( !\Mux41~1_combout\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & 
-- ((\Mux41~0_combout\))) # (\read_reg2[1]~input_o\ & (\Mux41~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~2_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_Mux41~0_combout\,
	datae => \ALT_INV_Mux41~3_combout\,
	dataf => \ALT_INV_Mux41~1_combout\,
	combout => \Mux41~4_combout\);

-- Location: LABCELL_X21_Y7_N54
\Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~7_combout\ = ( \registers[7][22]~q\ & ( \registers[4][22]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[6][22]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[5][22]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( 
-- !\registers[7][22]~q\ & ( \registers[4][22]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[6][22]~q\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[5][22]~q\)))) ) ) ) # ( \registers[7][22]~q\ & ( 
-- !\registers[4][22]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[6][22]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((\registers[5][22]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][22]~q\ & ( !\registers[4][22]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[6][22]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[5][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[6][22]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[5][22]~q\,
	datae => \ALT_INV_registers[7][22]~q\,
	dataf => \ALT_INV_registers[4][22]~q\,
	combout => \Mux41~7_combout\);

-- Location: LABCELL_X20_Y8_N30
\Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~6_combout\ = ( \registers[15][22]~q\ & ( \registers[13][22]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][22]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][22]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][22]~q\ & ( 
-- \registers[13][22]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][22]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][22]~q\)))) ) ) ) # ( \registers[15][22]~q\ & ( !\registers[13][22]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][22]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][22]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][22]~q\ & ( !\registers[13][22]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][22]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][22]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][22]~q\,
	datae => \ALT_INV_registers[15][22]~q\,
	dataf => \ALT_INV_registers[13][22]~q\,
	combout => \Mux41~6_combout\);

-- Location: MLABCELL_X18_Y7_N36
\Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~8_combout\ = ( \registers[3][22]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][22]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][22]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][22]~q\) ) ) ) # ( 
-- \registers[3][22]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[0][22]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][22]~q\))) ) ) ) # ( !\registers[3][22]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[0][22]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[0][22]~q\,
	datac => \ALT_INV_registers[2][22]~q\,
	datad => \ALT_INV_registers[1][22]~q\,
	datae => \ALT_INV_registers[3][22]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux41~8_combout\);

-- Location: MLABCELL_X23_Y6_N3
\Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~9_combout\ = ( \read_reg2[3]~input_o\ & ( \Mux41~6_combout\ ) ) # ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\Mux41~8_combout\))) # (\read_reg2[2]~input_o\ & (\Mux41~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000011110000111100010001101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_Mux41~7_combout\,
	datac => \ALT_INV_Mux41~6_combout\,
	datad => \ALT_INV_Mux41~8_combout\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux41~9_combout\);

-- Location: LABCELL_X26_Y8_N18
\Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~5_combout\ = ( \registers[11][22]~q\ & ( \registers[9][22]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][22]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][22]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][22]~q\ & ( 
-- \registers[9][22]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[8][22]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[10][22]~q\)))) ) ) ) # ( \registers[11][22]~q\ & ( !\registers[9][22]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[8][22]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[10][22]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[11][22]~q\ & ( !\registers[9][22]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[8][22]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[8][22]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[10][22]~q\,
	datae => \ALT_INV_registers[11][22]~q\,
	dataf => \ALT_INV_registers[9][22]~q\,
	combout => \Mux41~5_combout\);

-- Location: MLABCELL_X23_Y6_N9
\Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux41~10_combout\ = ( \Mux41~9_combout\ & ( \Mux41~5_combout\ & ( (!\read_reg2[4]~input_o\) # (\Mux41~4_combout\) ) ) ) # ( !\Mux41~9_combout\ & ( \Mux41~5_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & 
-- (\Mux41~4_combout\)) ) ) ) # ( \Mux41~9_combout\ & ( !\Mux41~5_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (\Mux41~4_combout\)) ) ) ) # ( !\Mux41~9_combout\ & ( !\Mux41~5_combout\ & ( (\Mux41~4_combout\ & 
-- \read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111010001000100010001110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux41~4_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datad => \ALT_INV_Mux63~6_combout\,
	datae => \ALT_INV_Mux41~9_combout\,
	dataf => \ALT_INV_Mux41~5_combout\,
	combout => \Mux41~10_combout\);

-- Location: LABCELL_X16_Y6_N54
\Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~5_combout\ = ( \registers[11][23]~q\ & ( \registers[9][23]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][23]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][23]~q\ & ( 
-- \registers[9][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][23]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][23]~q\ & ( 
-- !\registers[9][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][23]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][23]~q\ & 
-- ( !\registers[9][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][23]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[10][23]~q\,
	datae => \ALT_INV_registers[11][23]~q\,
	dataf => \ALT_INV_registers[9][23]~q\,
	combout => \Mux40~5_combout\);

-- Location: MLABCELL_X23_Y4_N24
\Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~1_combout\ = ( \registers[29][23]~q\ & ( \registers[17][23]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][23]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][23]~q\))) ) ) ) # ( 
-- !\registers[29][23]~q\ & ( \registers[17][23]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][23]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][23]~q\ & (!\read_reg2[2]~input_o\))) ) ) ) # ( \registers[29][23]~q\ & ( 
-- !\registers[17][23]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\ & \registers[21][23]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][23]~q\))) ) ) ) # ( !\registers[29][23]~q\ & ( !\registers[17][23]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\ & \registers[21][23]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][23]~q\ & (!\read_reg2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][23]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[21][23]~q\,
	datae => \ALT_INV_registers[29][23]~q\,
	dataf => \ALT_INV_registers[17][23]~q\,
	combout => \Mux40~1_combout\);

-- Location: MLABCELL_X28_Y7_N0
\Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~3_combout\ = ( \registers[31][23]~q\ & ( \read_reg2[3]~input_o\ & ( (\read_reg2[2]~input_o\) # (\registers[27][23]~q\) ) ) ) # ( !\registers[31][23]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[27][23]~q\ & !\read_reg2[2]~input_o\) ) ) ) # ( 
-- \registers[31][23]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & (\registers[19][23]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][23]~q\))) ) ) ) # ( !\registers[31][23]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- (\registers[19][23]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[27][23]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[19][23]~q\,
	datad => \ALT_INV_registers[23][23]~q\,
	datae => \ALT_INV_registers[31][23]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux40~3_combout\);

-- Location: LABCELL_X31_Y6_N30
\Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = ( \registers[28][23]~q\ & ( \registers[16][23]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][23]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][23]~q\))) ) ) ) # ( 
-- !\registers[28][23]~q\ & ( \registers[16][23]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][23]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][23]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[28][23]~q\ & ( 
-- !\registers[16][23]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[24][23]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][23]~q\))) ) ) ) # ( !\registers[28][23]~q\ & ( !\registers[16][23]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[24][23]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][23]~q\ & (!\read_reg2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[20][23]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[24][23]~q\,
	datae => \ALT_INV_registers[28][23]~q\,
	dataf => \ALT_INV_registers[16][23]~q\,
	combout => \Mux40~0_combout\);

-- Location: LABCELL_X26_Y6_N42
\Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~2_combout\ = ( \registers[30][23]~q\ & ( \registers[18][23]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[26][23]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[22][23]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][23]~q\ & ( \registers[18][23]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[26][23]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[22][23]~q\)))) ) ) ) # ( \registers[30][23]~q\ & ( 
-- !\registers[18][23]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[26][23]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[22][23]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[30][23]~q\ & ( !\registers[18][23]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[26][23]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[22][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][23]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[22][23]~q\,
	datae => \ALT_INV_registers[30][23]~q\,
	dataf => \ALT_INV_registers[18][23]~q\,
	combout => \Mux40~2_combout\);

-- Location: LABCELL_X24_Y8_N54
\Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~4_combout\ = ( \Mux40~2_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\) # (\Mux40~3_combout\) ) ) ) # ( !\Mux40~2_combout\ & ( \read_reg2[1]~input_o\ & ( (\Mux40~3_combout\ & \read_reg2[0]~input_o\) ) ) ) # ( \Mux40~2_combout\ & ( 
-- !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\Mux40~0_combout\))) # (\read_reg2[0]~input_o\ & (\Mux40~1_combout\)) ) ) ) # ( !\Mux40~2_combout\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\Mux40~0_combout\))) # 
-- (\read_reg2[0]~input_o\ & (\Mux40~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~1_combout\,
	datab => \ALT_INV_Mux40~3_combout\,
	datac => \ALT_INV_Mux40~0_combout\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_Mux40~2_combout\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux40~4_combout\);

-- Location: LABCELL_X21_Y9_N0
\Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~8_combout\ = ( \registers[3][23]~q\ & ( \registers[0][23]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][23]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[2][23]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[3][23]~q\ & ( \registers[0][23]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[1][23]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[2][23]~q\)))) ) ) ) # ( \registers[3][23]~q\ & ( 
-- !\registers[0][23]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[1][23]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[2][23]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[3][23]~q\ & ( !\registers[0][23]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[1][23]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[2][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][23]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[2][23]~q\,
	datae => \ALT_INV_registers[3][23]~q\,
	dataf => \ALT_INV_registers[0][23]~q\,
	combout => \Mux40~8_combout\);

-- Location: LABCELL_X25_Y9_N36
\Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~7_combout\ = ( \registers[7][23]~q\ & ( \registers[5][23]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][23]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][23]~q\ & ( 
-- \registers[5][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][23]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][23]~q\ & ( 
-- !\registers[5][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][23]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][23]~q\ & ( 
-- !\registers[5][23]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[4][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][23]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[6][23]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[7][23]~q\,
	dataf => \ALT_INV_registers[5][23]~q\,
	combout => \Mux40~7_combout\);

-- Location: LABCELL_X21_Y9_N24
\Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~6_combout\ = ( \registers[15][23]~q\ & ( \registers[13][23]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][23]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][23]~q\ & ( 
-- \registers[13][23]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][23]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][23]~q\)))) ) ) ) # ( \registers[15][23]~q\ & ( !\registers[13][23]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][23]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][23]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][23]~q\ & ( !\registers[13][23]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][23]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][23]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][23]~q\,
	datae => \ALT_INV_registers[15][23]~q\,
	dataf => \ALT_INV_registers[13][23]~q\,
	combout => \Mux40~6_combout\);

-- Location: LABCELL_X24_Y9_N3
\Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~9_combout\ = ( \Mux40~7_combout\ & ( \Mux40~6_combout\ & ( ((\read_reg2[2]~input_o\) # (\read_reg2[3]~input_o\)) # (\Mux40~8_combout\) ) ) ) # ( !\Mux40~7_combout\ & ( \Mux40~6_combout\ & ( ((\Mux40~8_combout\ & !\read_reg2[2]~input_o\)) # 
-- (\read_reg2[3]~input_o\) ) ) ) # ( \Mux40~7_combout\ & ( !\Mux40~6_combout\ & ( (!\read_reg2[3]~input_o\ & ((\read_reg2[2]~input_o\) # (\Mux40~8_combout\))) ) ) ) # ( !\Mux40~7_combout\ & ( !\Mux40~6_combout\ & ( (\Mux40~8_combout\ & 
-- (!\read_reg2[3]~input_o\ & !\read_reg2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux40~8_combout\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_Mux40~7_combout\,
	dataf => \ALT_INV_Mux40~6_combout\,
	combout => \Mux40~9_combout\);

-- Location: LABCELL_X24_Y8_N18
\Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux40~10_combout\ = ( \Mux40~4_combout\ & ( \Mux40~9_combout\ & ( (!\Mux63~6_combout\) # ((\Mux40~5_combout\) # (\read_reg2[4]~input_o\)) ) ) ) # ( !\Mux40~4_combout\ & ( \Mux40~9_combout\ & ( (!\read_reg2[4]~input_o\ & ((!\Mux63~6_combout\) # 
-- (\Mux40~5_combout\))) ) ) ) # ( \Mux40~4_combout\ & ( !\Mux40~9_combout\ & ( ((\Mux63~6_combout\ & \Mux40~5_combout\)) # (\read_reg2[4]~input_o\) ) ) ) # ( !\Mux40~4_combout\ & ( !\Mux40~9_combout\ & ( (\Mux63~6_combout\ & (!\read_reg2[4]~input_o\ & 
-- \Mux40~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011110001100100011001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_read_reg2[4]~input_o\,
	datac => \ALT_INV_Mux40~5_combout\,
	datae => \ALT_INV_Mux40~4_combout\,
	dataf => \ALT_INV_Mux40~9_combout\,
	combout => \Mux40~10_combout\);

-- Location: MLABCELL_X18_Y9_N12
\Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~8_combout\ = ( \registers[3][24]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][24]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][24]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][24]~q\) ) ) ) # ( 
-- \registers[3][24]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[0][24]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][24]~q\)) ) ) ) # ( !\registers[3][24]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[0][24]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[1][24]~q\,
	datac => \ALT_INV_registers[0][24]~q\,
	datad => \ALT_INV_registers[2][24]~q\,
	datae => \ALT_INV_registers[3][24]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux39~8_combout\);

-- Location: LABCELL_X20_Y7_N24
\Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~7_combout\ = ( \registers[7][24]~q\ & ( \registers[4][24]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][24]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][24]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[7][24]~q\ & ( \registers[4][24]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[5][24]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][24]~q\)))) ) ) ) # ( \registers[7][24]~q\ & ( 
-- !\registers[4][24]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[5][24]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][24]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][24]~q\ & ( !\registers[4][24]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[5][24]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][24]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][24]~q\,
	datae => \ALT_INV_registers[7][24]~q\,
	dataf => \ALT_INV_registers[4][24]~q\,
	combout => \Mux39~7_combout\);

-- Location: LABCELL_X20_Y8_N42
\Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~6_combout\ = ( \registers[15][24]~q\ & ( \registers[12][24]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[13][24]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[14][24]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[15][24]~q\ & ( \registers[12][24]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[13][24]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][24]~q\)))) ) ) ) # ( \registers[15][24]~q\ & ( 
-- !\registers[12][24]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[13][24]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][24]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][24]~q\ & ( !\registers[12][24]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[13][24]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[13][24]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][24]~q\,
	datae => \ALT_INV_registers[15][24]~q\,
	dataf => \ALT_INV_registers[12][24]~q\,
	combout => \Mux39~6_combout\);

-- Location: MLABCELL_X23_Y6_N48
\Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~9_combout\ = ( \read_reg2[3]~input_o\ & ( \Mux39~6_combout\ ) ) # ( !\read_reg2[3]~input_o\ & ( \Mux39~6_combout\ & ( (!\read_reg2[2]~input_o\ & (\Mux39~8_combout\)) # (\read_reg2[2]~input_o\ & ((\Mux39~7_combout\))) ) ) ) # ( 
-- !\read_reg2[3]~input_o\ & ( !\Mux39~6_combout\ & ( (!\read_reg2[2]~input_o\ & (\Mux39~8_combout\)) # (\read_reg2[2]~input_o\ & ((\Mux39~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000000001010011010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~8_combout\,
	datab => \ALT_INV_Mux39~7_combout\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_read_reg2[3]~input_o\,
	dataf => \ALT_INV_Mux39~6_combout\,
	combout => \Mux39~9_combout\);

-- Location: LABCELL_X25_Y6_N12
\Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~5_combout\ = ( \registers[11][24]~q\ & ( \registers[10][24]~q\ & ( ((!\read_reg2[0]~input_o\ & ((\registers[8][24]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][24]~q\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[11][24]~q\ & ( 
-- \registers[10][24]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\) # (\registers[8][24]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[9][24]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][24]~q\ & ( !\registers[10][24]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[8][24]~q\ & !\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[9][24]~q\))) ) ) ) # ( !\registers[11][24]~q\ & ( !\registers[10][24]~q\ & ( (!\read_reg2[1]~input_o\ & 
-- ((!\read_reg2[0]~input_o\ & ((\registers[8][24]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][24]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[8][24]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][24]~q\,
	dataf => \ALT_INV_registers[10][24]~q\,
	combout => \Mux39~5_combout\);

-- Location: MLABCELL_X23_Y6_N24
\Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~1_combout\ = ( \registers[29][24]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[21][24]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[29][24]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[21][24]~q\) ) ) ) # ( 
-- \registers[29][24]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[17][24]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][24]~q\))) ) ) ) # ( !\registers[29][24]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[17][24]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[17][24]~q\,
	datac => \ALT_INV_registers[25][24]~q\,
	datad => \ALT_INV_registers[21][24]~q\,
	datae => \ALT_INV_registers[29][24]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux39~1_combout\);

-- Location: LABCELL_X20_Y4_N30
\Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~3_combout\ = ( \registers[31][24]~q\ & ( \registers[19][24]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][24]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[23][24]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][24]~q\ & ( \registers[19][24]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][24]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][24]~q\)))) ) ) ) # ( \registers[31][24]~q\ & ( 
-- !\registers[19][24]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[27][24]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][24]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][24]~q\ & ( !\registers[19][24]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[27][24]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[27][24]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][24]~q\,
	datae => \ALT_INV_registers[31][24]~q\,
	dataf => \ALT_INV_registers[19][24]~q\,
	combout => \Mux39~3_combout\);

-- Location: MLABCELL_X23_Y6_N12
\Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = ( \registers[28][24]~q\ & ( \registers[20][24]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][24]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][24]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][24]~q\ & ( 
-- \registers[20][24]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[16][24]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][24]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][24]~q\ & 
-- ( !\registers[20][24]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[16][24]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][24]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[28][24]~q\ & ( !\registers[20][24]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[16][24]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[24][24]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[16][24]~q\,
	datae => \ALT_INV_registers[28][24]~q\,
	dataf => \ALT_INV_registers[20][24]~q\,
	combout => \Mux39~0_combout\);

-- Location: LABCELL_X24_Y5_N54
\Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~2_combout\ = ( \registers[30][24]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[26][24]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][24]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[26][24]~q\) ) ) ) # ( 
-- \registers[30][24]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[18][24]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][24]~q\)) ) ) ) # ( !\registers[30][24]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[18][24]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[26][24]~q\,
	datac => \ALT_INV_registers[22][24]~q\,
	datad => \ALT_INV_registers[18][24]~q\,
	datae => \ALT_INV_registers[30][24]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux39~2_combout\);

-- Location: MLABCELL_X23_Y6_N42
\Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux39~2_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux39~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux39~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux39~2_combout\ & ( (\Mux39~0_combout\) # 
-- (\read_reg2[1]~input_o\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux39~2_combout\ & ( (!\read_reg2[1]~input_o\ & (\Mux39~1_combout\)) # (\read_reg2[1]~input_o\ & ((\Mux39~3_combout\))) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux39~2_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & \Mux39~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux39~1_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_Mux39~3_combout\,
	datad => \ALT_INV_Mux39~0_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux39~2_combout\,
	combout => \Mux39~4_combout\);

-- Location: MLABCELL_X23_Y6_N54
\Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux39~10_combout\ = ( \Mux39~5_combout\ & ( \Mux39~4_combout\ & ( ((\read_reg2[4]~input_o\) # (\Mux39~9_combout\)) # (\Mux63~6_combout\) ) ) ) # ( !\Mux39~5_combout\ & ( \Mux39~4_combout\ & ( ((!\Mux63~6_combout\ & \Mux39~9_combout\)) # 
-- (\read_reg2[4]~input_o\) ) ) ) # ( \Mux39~5_combout\ & ( !\Mux39~4_combout\ & ( (!\read_reg2[4]~input_o\ & ((\Mux39~9_combout\) # (\Mux63~6_combout\))) ) ) ) # ( !\Mux39~5_combout\ & ( !\Mux39~4_combout\ & ( (!\Mux63~6_combout\ & (\Mux39~9_combout\ & 
-- !\read_reg2[4]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110000000000001100111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux39~9_combout\,
	datad => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux39~5_combout\,
	dataf => \ALT_INV_Mux39~4_combout\,
	combout => \Mux39~10_combout\);

-- Location: LABCELL_X17_Y4_N54
\Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = ( \registers[28][25]~q\ & ( \registers[20][25]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[16][25]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][25]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][25]~q\ & ( 
-- \registers[20][25]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[16][25]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[24][25]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[28][25]~q\ & ( !\registers[20][25]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[16][25]~q\ & !\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[24][25]~q\))) ) ) ) # ( !\registers[28][25]~q\ & ( !\registers[20][25]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & ((\registers[16][25]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][25]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[16][25]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[28][25]~q\,
	dataf => \ALT_INV_registers[20][25]~q\,
	combout => \Mux38~0_combout\);

-- Location: LABCELL_X19_Y4_N24
\Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~2_combout\ = ( \registers[30][25]~q\ & ( \registers[26][25]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[18][25]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][25]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][25]~q\ & ( 
-- \registers[26][25]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[18][25]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[22][25]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[30][25]~q\ & ( !\registers[26][25]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[18][25]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[22][25]~q\))) ) ) ) # ( !\registers[30][25]~q\ & ( !\registers[26][25]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & ((\registers[18][25]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[22][25]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][25]~q\,
	datae => \ALT_INV_registers[30][25]~q\,
	dataf => \ALT_INV_registers[26][25]~q\,
	combout => \Mux38~2_combout\);

-- Location: LABCELL_X20_Y4_N48
\Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~3_combout\ = ( \registers[31][25]~q\ & ( \registers[19][25]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[27][25]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][25]~q\))) ) ) ) # ( 
-- !\registers[31][25]~q\ & ( \registers[19][25]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[27][25]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[23][25]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[31][25]~q\ & ( 
-- !\registers[19][25]~q\ & ( (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[27][25]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][25]~q\))) ) ) ) # ( !\registers[31][25]~q\ & ( !\registers[19][25]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\ & \registers[27][25]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[23][25]~q\ & (!\read_reg2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][25]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[27][25]~q\,
	datae => \ALT_INV_registers[31][25]~q\,
	dataf => \ALT_INV_registers[19][25]~q\,
	combout => \Mux38~3_combout\);

-- Location: LABCELL_X24_Y6_N12
\Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~1_combout\ = ( \registers[29][25]~q\ & ( \registers[17][25]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][25]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][25]~q\))) ) ) ) # ( 
-- !\registers[29][25]~q\ & ( \registers[17][25]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[21][25]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[25][25]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][25]~q\ & ( 
-- !\registers[17][25]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[21][25]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[25][25]~q\))) ) ) ) # ( !\registers[29][25]~q\ & ( !\registers[17][25]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[21][25]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[25][25]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][25]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[21][25]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][25]~q\,
	dataf => \ALT_INV_registers[17][25]~q\,
	combout => \Mux38~1_combout\);

-- Location: MLABCELL_X18_Y4_N15
\Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~4_combout\ = ( \Mux38~1_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\Mux38~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux38~3_combout\))) ) ) ) # ( !\Mux38~1_combout\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ 
-- & (\Mux38~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux38~3_combout\))) ) ) ) # ( \Mux38~1_combout\ & ( !\read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\Mux38~0_combout\) ) ) ) # ( !\Mux38~1_combout\ & ( !\read_reg2[1]~input_o\ & ( 
-- (\Mux38~0_combout\ & !\read_reg2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~0_combout\,
	datab => \ALT_INV_Mux38~2_combout\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_Mux38~3_combout\,
	datae => \ALT_INV_Mux38~1_combout\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux38~4_combout\);

-- Location: LABCELL_X17_Y6_N54
\Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~5_combout\ = ( \registers[11][25]~q\ & ( \registers[9][25]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][25]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][25]~q\ & ( 
-- \registers[9][25]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[8][25]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[10][25]~q\)))) ) ) ) # ( \registers[11][25]~q\ & ( !\registers[9][25]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[8][25]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[10][25]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[11][25]~q\ & ( !\registers[9][25]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[8][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][25]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[10][25]~q\,
	datae => \ALT_INV_registers[11][25]~q\,
	dataf => \ALT_INV_registers[9][25]~q\,
	combout => \Mux38~5_combout\);

-- Location: LABCELL_X20_Y8_N54
\Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~6_combout\ = ( \registers[15][25]~q\ & ( \registers[13][25]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][25]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][25]~q\ & ( 
-- \registers[13][25]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[12][25]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[14][25]~q\)))) ) ) ) # ( \registers[15][25]~q\ & ( !\registers[13][25]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[12][25]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[14][25]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[15][25]~q\ & ( !\registers[13][25]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[12][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][25]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[14][25]~q\,
	datae => \ALT_INV_registers[15][25]~q\,
	dataf => \ALT_INV_registers[13][25]~q\,
	combout => \Mux38~6_combout\);

-- Location: MLABCELL_X18_Y7_N18
\Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~8_combout\ = ( \registers[3][25]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][25]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][25]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][25]~q\) ) ) ) # ( 
-- \registers[3][25]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[0][25]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][25]~q\)) ) ) ) # ( !\registers[3][25]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[0][25]~q\))) # (\read_reg2[0]~input_o\ & (\registers[1][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[1][25]~q\,
	datac => \ALT_INV_registers[0][25]~q\,
	datad => \ALT_INV_registers[2][25]~q\,
	datae => \ALT_INV_registers[3][25]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux38~8_combout\);

-- Location: LABCELL_X19_Y7_N54
\Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~7_combout\ = ( \registers[7][25]~q\ & ( \registers[5][25]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][25]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][25]~q\ & ( 
-- \registers[5][25]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][25]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[6][25]~q\)))) ) ) ) # ( \registers[7][25]~q\ & ( !\registers[5][25]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][25]~q\ & (!\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[6][25]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[7][25]~q\ & ( !\registers[5][25]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][25]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[4][25]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[6][25]~q\,
	datae => \ALT_INV_registers[7][25]~q\,
	dataf => \ALT_INV_registers[5][25]~q\,
	combout => \Mux38~7_combout\);

-- Location: LABCELL_X20_Y8_N48
\Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~9_combout\ = ( \Mux38~7_combout\ & ( (!\read_reg2[3]~input_o\ & (((\Mux38~8_combout\) # (\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\Mux38~6_combout\)) ) ) # ( !\Mux38~7_combout\ & ( (!\read_reg2[3]~input_o\ & 
-- (((!\read_reg2[2]~input_o\ & \Mux38~8_combout\)))) # (\read_reg2[3]~input_o\ & (\Mux38~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101001111110101010100001100010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux38~6_combout\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_Mux38~8_combout\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_Mux38~7_combout\,
	combout => \Mux38~9_combout\);

-- Location: LABCELL_X19_Y6_N3
\Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux38~10_combout\ = ( \Mux38~9_combout\ & ( \read_reg2[4]~input_o\ & ( \Mux38~4_combout\ ) ) ) # ( !\Mux38~9_combout\ & ( \read_reg2[4]~input_o\ & ( \Mux38~4_combout\ ) ) ) # ( \Mux38~9_combout\ & ( !\read_reg2[4]~input_o\ & ( (!\Mux63~6_combout\) # 
-- (\Mux38~5_combout\) ) ) ) # ( !\Mux38~9_combout\ & ( !\read_reg2[4]~input_o\ & ( (\Mux63~6_combout\ & \Mux38~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux63~6_combout\,
	datab => \ALT_INV_Mux38~4_combout\,
	datac => \ALT_INV_Mux38~5_combout\,
	datae => \ALT_INV_Mux38~9_combout\,
	dataf => \ALT_INV_read_reg2[4]~input_o\,
	combout => \Mux38~10_combout\);

-- Location: MLABCELL_X28_Y7_N42
\Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~3_combout\ = ( \registers[31][26]~q\ & ( \registers[23][26]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[19][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][26]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[31][26]~q\ & ( 
-- \registers[23][26]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][26]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[31][26]~q\ & 
-- ( !\registers[23][26]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][26]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][26]~q\ & ( !\registers[23][26]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[19][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[27][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[27][26]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][26]~q\,
	datae => \ALT_INV_registers[31][26]~q\,
	dataf => \ALT_INV_registers[23][26]~q\,
	combout => \Mux37~3_combout\);

-- Location: LABCELL_X29_Y6_N12
\Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~1_combout\ = ( \registers[29][26]~q\ & ( \registers[17][26]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[25][26]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[21][26]~q\))) ) ) ) # ( 
-- !\registers[29][26]~q\ & ( \registers[17][26]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[25][26]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[21][26]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[29][26]~q\ & ( 
-- !\registers[17][26]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[25][26]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[21][26]~q\))) ) ) ) # ( !\registers[29][26]~q\ & ( !\registers[17][26]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\registers[25][26]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[21][26]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[21][26]~q\,
	datac => \ALT_INV_registers[25][26]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[29][26]~q\,
	dataf => \ALT_INV_registers[17][26]~q\,
	combout => \Mux37~1_combout\);

-- Location: MLABCELL_X28_Y5_N12
\Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~2_combout\ = ( \registers[30][26]~q\ & ( \registers[26][26]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[18][26]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][26]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][26]~q\ & ( 
-- \registers[26][26]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][26]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][26]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][26]~q\ & 
-- ( !\registers[26][26]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][26]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][26]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[30][26]~q\ & ( !\registers[26][26]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[18][26]~q\))) # (\read_reg2[2]~input_o\ & (\registers[22][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[22][26]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[18][26]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][26]~q\,
	dataf => \ALT_INV_registers[26][26]~q\,
	combout => \Mux37~2_combout\);

-- Location: LABCELL_X31_Y6_N42
\Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = ( \registers[28][26]~q\ & ( \read_reg2[2]~input_o\ & ( (\read_reg2[3]~input_o\) # (\registers[20][26]~q\) ) ) ) # ( !\registers[28][26]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][26]~q\ & !\read_reg2[3]~input_o\) ) ) ) # ( 
-- \registers[28][26]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\registers[16][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][26]~q\)) ) ) ) # ( !\registers[28][26]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- ((\registers[16][26]~q\))) # (\read_reg2[3]~input_o\ & (\registers[24][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[24][26]~q\,
	datab => \ALT_INV_registers[16][26]~q\,
	datac => \ALT_INV_registers[20][26]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][26]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux37~0_combout\);

-- Location: LABCELL_X29_Y5_N27
\Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~4_combout\ = ( \Mux37~2_combout\ & ( \Mux37~0_combout\ & ( (!\read_reg2[0]~input_o\) # ((!\read_reg2[1]~input_o\ & ((\Mux37~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux37~3_combout\))) ) ) ) # ( !\Mux37~2_combout\ & ( \Mux37~0_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\Mux37~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux37~3_combout\)))) ) ) ) # ( \Mux37~2_combout\ & ( !\Mux37~0_combout\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\Mux37~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux37~3_combout\)))) ) ) ) # ( !\Mux37~2_combout\ & ( !\Mux37~0_combout\ & ( 
-- (\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\Mux37~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux37~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_Mux37~3_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux37~1_combout\,
	datae => \ALT_INV_Mux37~2_combout\,
	dataf => \ALT_INV_Mux37~0_combout\,
	combout => \Mux37~4_combout\);

-- Location: MLABCELL_X28_Y8_N54
\Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~5_combout\ = ( \registers[11][26]~q\ & ( \registers[9][26]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][26]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][26]~q\ & ( 
-- \registers[9][26]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][26]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][26]~q\ & ( 
-- !\registers[9][26]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][26]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][26]~q\ & 
-- ( !\registers[9][26]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][26]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[10][26]~q\,
	datae => \ALT_INV_registers[11][26]~q\,
	dataf => \ALT_INV_registers[9][26]~q\,
	combout => \Mux37~5_combout\);

-- Location: LABCELL_X25_Y9_N24
\Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~7_combout\ = ( \registers[7][26]~q\ & ( \registers[4][26]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][26]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][26]~q\))) ) ) ) # ( 
-- !\registers[7][26]~q\ & ( \registers[4][26]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[6][26]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[5][26]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][26]~q\ & ( 
-- !\registers[4][26]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[6][26]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[5][26]~q\))) ) ) ) # ( !\registers[7][26]~q\ & ( !\registers[4][26]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[6][26]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[5][26]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[5][26]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[6][26]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[7][26]~q\,
	dataf => \ALT_INV_registers[4][26]~q\,
	combout => \Mux37~7_combout\);

-- Location: LABCELL_X25_Y8_N36
\Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~8_combout\ = ( \registers[3][26]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[1][26]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][26]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[1][26]~q\) ) ) ) # ( 
-- \registers[3][26]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[0][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][26]~q\))) ) ) ) # ( !\registers[3][26]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[0][26]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[0][26]~q\,
	datac => \ALT_INV_registers[2][26]~q\,
	datad => \ALT_INV_registers[1][26]~q\,
	datae => \ALT_INV_registers[3][26]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux37~8_combout\);

-- Location: LABCELL_X26_Y7_N12
\Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~6_combout\ = ( \registers[15][26]~q\ & ( \registers[12][26]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][26]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][26]~q\))) ) ) ) # ( 
-- !\registers[15][26]~q\ & ( \registers[12][26]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][26]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][26]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[15][26]~q\ & ( 
-- !\registers[12][26]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][26]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][26]~q\))) ) ) ) # ( !\registers[15][26]~q\ & ( !\registers[12][26]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[13][26]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][26]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][26]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][26]~q\,
	datae => \ALT_INV_registers[15][26]~q\,
	dataf => \ALT_INV_registers[12][26]~q\,
	combout => \Mux37~6_combout\);

-- Location: LABCELL_X29_Y5_N0
\Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~9_combout\ = ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\Mux37~7_combout\)) # (\read_reg2[3]~input_o\ & ((\Mux37~6_combout\))) ) ) # ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\Mux37~8_combout\)) # 
-- (\read_reg2[3]~input_o\ & ((\Mux37~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101111100110000001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~7_combout\,
	datab => \ALT_INV_Mux37~8_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux37~6_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux37~9_combout\);

-- Location: LABCELL_X29_Y5_N6
\Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux37~10_combout\ = ( \Mux37~9_combout\ & ( (!\read_reg2[4]~input_o\ & (((!\Mux63~6_combout\) # (\Mux37~5_combout\)))) # (\read_reg2[4]~input_o\ & (\Mux37~4_combout\)) ) ) # ( !\Mux37~9_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux63~6_combout\ & 
-- \Mux37~5_combout\)))) # (\read_reg2[4]~input_o\ & (\Mux37~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101110011110101010100000011010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux37~4_combout\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux37~5_combout\,
	datad => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux37~9_combout\,
	combout => \Mux37~10_combout\);

-- Location: LABCELL_X25_Y7_N54
\Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~6_combout\ = ( \registers[15][27]~q\ & ( \registers[13][27]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[12][27]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][27]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][27]~q\ & ( 
-- \registers[13][27]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[12][27]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][27]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][27]~q\ & 
-- ( !\registers[13][27]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[12][27]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][27]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( 
-- !\registers[15][27]~q\ & ( !\registers[13][27]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[12][27]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[14][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][27]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[14][27]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][27]~q\,
	dataf => \ALT_INV_registers[13][27]~q\,
	combout => \Mux36~6_combout\);

-- Location: LABCELL_X24_Y8_N48
\Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~7_combout\ = ( \registers[7][27]~q\ & ( \registers[5][27]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[4][27]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][27]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][27]~q\ & ( 
-- \registers[5][27]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[4][27]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][27]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][27]~q\ & ( !\registers[5][27]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[4][27]~q\ & !\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][27]~q\))) ) ) ) # ( !\registers[7][27]~q\ & ( !\registers[5][27]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[4][27]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][27]~q\,
	datac => \ALT_INV_registers[4][27]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][27]~q\,
	dataf => \ALT_INV_registers[5][27]~q\,
	combout => \Mux36~7_combout\);

-- Location: LABCELL_X29_Y9_N24
\Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~8_combout\ = ( \registers[3][27]~q\ & ( \registers[0][27]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][27]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][27]~q\))) ) ) ) # ( 
-- !\registers[3][27]~q\ & ( \registers[0][27]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][27]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[1][27]~q\ & (!\read_reg2[1]~input_o\))) ) ) ) # ( \registers[3][27]~q\ & ( 
-- !\registers[0][27]~q\ & ( (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[2][27]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][27]~q\))) ) ) ) # ( !\registers[3][27]~q\ & ( !\registers[0][27]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\ & \registers[2][27]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[1][27]~q\ & (!\read_reg2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][27]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[2][27]~q\,
	datae => \ALT_INV_registers[3][27]~q\,
	dataf => \ALT_INV_registers[0][27]~q\,
	combout => \Mux36~8_combout\);

-- Location: LABCELL_X29_Y7_N48
\Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~9_combout\ = ( \Mux36~7_combout\ & ( \Mux36~8_combout\ & ( (!\read_reg2[3]~input_o\) # (\Mux36~6_combout\) ) ) ) # ( !\Mux36~7_combout\ & ( \Mux36~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & 
-- (\Mux36~6_combout\)) ) ) ) # ( \Mux36~7_combout\ & ( !\Mux36~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (\Mux36~6_combout\)) ) ) ) # ( !\Mux36~7_combout\ & ( !\Mux36~8_combout\ & ( (\Mux36~6_combout\ 
-- & \read_reg2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010111000101110001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~6_combout\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_Mux36~7_combout\,
	dataf => \ALT_INV_Mux36~8_combout\,
	combout => \Mux36~9_combout\);

-- Location: LABCELL_X24_Y6_N24
\Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~1_combout\ = ( \registers[29][27]~q\ & ( \registers[21][27]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[17][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][27]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][27]~q\ & ( 
-- \registers[21][27]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[17][27]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][27]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][27]~q\ & ( !\registers[21][27]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[17][27]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[25][27]~q\)))) ) ) ) # ( !\registers[29][27]~q\ & ( !\registers[21][27]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[17][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[17][27]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[25][27]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][27]~q\,
	dataf => \ALT_INV_registers[21][27]~q\,
	combout => \Mux36~1_combout\);

-- Location: LABCELL_X31_Y6_N54
\Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = ( \registers[28][27]~q\ & ( \registers[20][27]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[16][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][27]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][27]~q\ & ( 
-- \registers[20][27]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][27]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][27]~q\ & 
-- ( !\registers[20][27]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][27]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[28][27]~q\ & ( !\registers[20][27]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[16][27]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[24][27]~q\,
	datae => \ALT_INV_registers[28][27]~q\,
	dataf => \ALT_INV_registers[20][27]~q\,
	combout => \Mux36~0_combout\);

-- Location: MLABCELL_X28_Y5_N54
\Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~2_combout\ = ( \registers[30][27]~q\ & ( \registers[22][27]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[18][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][27]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][27]~q\ & ( 
-- \registers[22][27]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[18][27]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[26][27]~q\ & !\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][27]~q\ & ( !\registers[22][27]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (\registers[18][27]~q\ & ((!\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[26][27]~q\)))) ) ) ) # ( !\registers[30][27]~q\ & ( !\registers[22][27]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & (\registers[18][27]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[26][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][27]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[26][27]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][27]~q\,
	dataf => \ALT_INV_registers[22][27]~q\,
	combout => \Mux36~2_combout\);

-- Location: MLABCELL_X28_Y7_N54
\Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~3_combout\ = ( \registers[31][27]~q\ & ( \registers[19][27]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][27]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[23][27]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[31][27]~q\ & ( \registers[19][27]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[27][27]~q\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][27]~q\)))) ) ) ) # ( \registers[31][27]~q\ & ( 
-- !\registers[19][27]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[27][27]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((\registers[23][27]~q\) # (\read_reg2[3]~input_o\)))) ) ) ) # ( !\registers[31][27]~q\ & ( !\registers[19][27]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[27][27]~q\ & (\read_reg2[3]~input_o\))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[23][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[27][27]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[23][27]~q\,
	datae => \ALT_INV_registers[31][27]~q\,
	dataf => \ALT_INV_registers[19][27]~q\,
	combout => \Mux36~3_combout\);

-- Location: LABCELL_X29_Y7_N42
\Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~4_combout\ = ( \Mux36~2_combout\ & ( \Mux36~3_combout\ & ( ((!\read_reg2[0]~input_o\ & ((\Mux36~0_combout\))) # (\read_reg2[0]~input_o\ & (\Mux36~1_combout\))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\Mux36~2_combout\ & ( \Mux36~3_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\Mux36~0_combout\))) # (\read_reg2[0]~input_o\ & (\Mux36~1_combout\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( \Mux36~2_combout\ & ( !\Mux36~3_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\Mux36~0_combout\))) # (\read_reg2[0]~input_o\ & (\Mux36~1_combout\)))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( !\Mux36~2_combout\ & ( !\Mux36~3_combout\ & ( 
-- (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & ((\Mux36~0_combout\))) # (\read_reg2[0]~input_o\ & (\Mux36~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux36~1_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_Mux36~0_combout\,
	datae => \ALT_INV_Mux36~2_combout\,
	dataf => \ALT_INV_Mux36~3_combout\,
	combout => \Mux36~4_combout\);

-- Location: LABCELL_X29_Y7_N24
\Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~5_combout\ = ( \registers[11][27]~q\ & ( \registers[8][27]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[9][27]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[10][27]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[11][27]~q\ & ( \registers[8][27]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)) # (\registers[9][27]~q\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[10][27]~q\)))) ) ) ) # ( \registers[11][27]~q\ & ( 
-- !\registers[8][27]~q\ & ( (!\read_reg2[1]~input_o\ & (\registers[9][27]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((\registers[10][27]~q\) # (\read_reg2[0]~input_o\)))) ) ) ) # ( !\registers[11][27]~q\ & ( !\registers[8][27]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[9][27]~q\ & (\read_reg2[0]~input_o\))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[10][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][27]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[10][27]~q\,
	datae => \ALT_INV_registers[11][27]~q\,
	dataf => \ALT_INV_registers[8][27]~q\,
	combout => \Mux36~5_combout\);

-- Location: LABCELL_X29_Y7_N12
\Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux36~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux36~5_combout\ & ( \Mux36~4_combout\ ) ) ) # ( !\read_reg2[4]~input_o\ & ( \Mux36~5_combout\ & ( (\Mux36~9_combout\) # (\Mux63~6_combout\) ) ) ) # ( \read_reg2[4]~input_o\ & ( !\Mux36~5_combout\ & ( 
-- \Mux36~4_combout\ ) ) ) # ( !\read_reg2[4]~input_o\ & ( !\Mux36~5_combout\ & ( (!\Mux63~6_combout\ & \Mux36~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux36~9_combout\,
	datad => \ALT_INV_Mux36~4_combout\,
	datae => \ALT_INV_read_reg2[4]~input_o\,
	dataf => \ALT_INV_Mux36~5_combout\,
	combout => \Mux36~10_combout\);

-- Location: LABCELL_X29_Y8_N18
\Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~5_combout\ = ( \registers[11][28]~q\ & ( \registers[9][28]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[8][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][28]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][28]~q\ & ( 
-- \registers[9][28]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[8][28]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[10][28]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[11][28]~q\ & ( !\registers[9][28]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[8][28]~q\ & !\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[10][28]~q\))) ) ) ) # ( !\registers[11][28]~q\ & ( !\registers[9][28]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[8][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[10][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[10][28]~q\,
	datac => \ALT_INV_registers[8][28]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[11][28]~q\,
	dataf => \ALT_INV_registers[9][28]~q\,
	combout => \Mux35~5_combout\);

-- Location: LABCELL_X31_Y7_N54
\Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~3_combout\ = ( \registers[31][28]~q\ & ( \registers[27][28]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[19][28]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][28]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][28]~q\ & ( 
-- \registers[27][28]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][28]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][28]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][28]~q\ & 
-- ( !\registers[27][28]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][28]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][28]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[31][28]~q\ & ( !\registers[27][28]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[19][28]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[23][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[19][28]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datad => \ALT_INV_registers[23][28]~q\,
	datae => \ALT_INV_registers[31][28]~q\,
	dataf => \ALT_INV_registers[27][28]~q\,
	combout => \Mux35~3_combout\);

-- Location: LABCELL_X26_Y6_N54
\Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~2_combout\ = ( \registers[30][28]~q\ & ( \registers[22][28]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][28]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][28]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][28]~q\ & ( 
-- \registers[22][28]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][28]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][28]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][28]~q\ & 
-- ( !\registers[22][28]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][28]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][28]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][28]~q\ & ( !\registers[22][28]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][28]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][28]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][28]~q\,
	datae => \ALT_INV_registers[30][28]~q\,
	dataf => \ALT_INV_registers[22][28]~q\,
	combout => \Mux35~2_combout\);

-- Location: LABCELL_X32_Y6_N24
\Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = ( \registers[28][28]~q\ & ( \registers[16][28]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][28]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][28]~q\))) ) ) ) # ( 
-- !\registers[28][28]~q\ & ( \registers[16][28]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\) # (\registers[24][28]~q\)))) # (\read_reg2[2]~input_o\ & (\registers[20][28]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][28]~q\ & ( 
-- !\registers[16][28]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[24][28]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[20][28]~q\))) ) ) ) # ( !\registers[28][28]~q\ & ( !\registers[16][28]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((\registers[24][28]~q\ & \read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[20][28]~q\ & ((!\read_reg2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[20][28]~q\,
	datac => \ALT_INV_registers[24][28]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][28]~q\,
	dataf => \ALT_INV_registers[16][28]~q\,
	combout => \Mux35~0_combout\);

-- Location: LABCELL_X29_Y6_N54
\Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~1_combout\ = ( \registers[29][28]~q\ & ( \registers[17][28]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[25][28]~q\))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[21][28]~q\)))) ) ) ) # ( 
-- !\registers[29][28]~q\ & ( \registers[17][28]~q\ & ( (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)) # (\registers[25][28]~q\))) # (\read_reg2[2]~input_o\ & (((\registers[21][28]~q\ & !\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[29][28]~q\ & ( 
-- !\registers[17][28]~q\ & ( (!\read_reg2[2]~input_o\ & (\registers[25][28]~q\ & ((\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\) # (\registers[21][28]~q\)))) ) ) ) # ( !\registers[29][28]~q\ & ( !\registers[17][28]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (\registers[25][28]~q\ & ((\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (((\registers[21][28]~q\ & !\read_reg2[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[25][28]~q\,
	datac => \ALT_INV_registers[21][28]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[29][28]~q\,
	dataf => \ALT_INV_registers[17][28]~q\,
	combout => \Mux35~1_combout\);

-- Location: LABCELL_X29_Y8_N30
\Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~4_combout\ = ( \read_reg2[0]~input_o\ & ( \read_reg2[1]~input_o\ & ( \Mux35~3_combout\ ) ) ) # ( !\read_reg2[0]~input_o\ & ( \read_reg2[1]~input_o\ & ( \Mux35~2_combout\ ) ) ) # ( \read_reg2[0]~input_o\ & ( !\read_reg2[1]~input_o\ & ( 
-- \Mux35~1_combout\ ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\read_reg2[1]~input_o\ & ( \Mux35~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~3_combout\,
	datab => \ALT_INV_Mux35~2_combout\,
	datac => \ALT_INV_Mux35~0_combout\,
	datad => \ALT_INV_Mux35~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux35~4_combout\);

-- Location: LABCELL_X25_Y8_N24
\Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~8_combout\ = ( \registers[3][28]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[1][28]~q\) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[3][28]~q\ & ( \read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & \registers[1][28]~q\) ) ) ) # ( 
-- \registers[3][28]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[0][28]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][28]~q\))) ) ) ) # ( !\registers[3][28]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[0][28]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[2][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[0][28]~q\,
	datac => \ALT_INV_registers[2][28]~q\,
	datad => \ALT_INV_registers[1][28]~q\,
	datae => \ALT_INV_registers[3][28]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux35~8_combout\);

-- Location: LABCELL_X26_Y7_N24
\Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~6_combout\ = ( \registers[15][28]~q\ & ( \read_reg2[1]~input_o\ & ( (\read_reg2[0]~input_o\) # (\registers[14][28]~q\) ) ) ) # ( !\registers[15][28]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[14][28]~q\ & !\read_reg2[0]~input_o\) ) ) ) # ( 
-- \registers[15][28]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[12][28]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][28]~q\))) ) ) ) # ( !\registers[15][28]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[12][28]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][28]~q\,
	datab => \ALT_INV_registers[12][28]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][28]~q\,
	datae => \ALT_INV_registers[15][28]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux35~6_combout\);

-- Location: LABCELL_X26_Y9_N24
\Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~7_combout\ = ( \registers[7][28]~q\ & ( \registers[5][28]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[4][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][28]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][28]~q\ & ( 
-- \registers[5][28]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][28]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[7][28]~q\ & ( 
-- !\registers[5][28]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][28]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][28]~q\ & ( 
-- !\registers[5][28]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[4][28]~q\))) # (\read_reg2[1]~input_o\ & (\registers[6][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[6][28]~q\,
	datab => \ALT_INV_registers[4][28]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[7][28]~q\,
	dataf => \ALT_INV_registers[5][28]~q\,
	combout => \Mux35~7_combout\);

-- Location: LABCELL_X29_Y9_N30
\Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~9_combout\ = ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & ((\Mux35~7_combout\))) # (\read_reg2[3]~input_o\ & (\Mux35~6_combout\)) ) ) # ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\Mux35~8_combout\)) # 
-- (\read_reg2[3]~input_o\ & ((\Mux35~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000111111001101010011010100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~8_combout\,
	datab => \ALT_INV_Mux35~6_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux35~7_combout\,
	datae => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux35~9_combout\);

-- Location: LABCELL_X29_Y8_N36
\Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux35~10_combout\ = ( \Mux63~6_combout\ & ( \Mux35~9_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux35~5_combout\)) # (\read_reg2[4]~input_o\ & ((\Mux35~4_combout\))) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux35~9_combout\ & ( (!\read_reg2[4]~input_o\) # 
-- (\Mux35~4_combout\) ) ) ) # ( \Mux63~6_combout\ & ( !\Mux35~9_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux35~5_combout\)) # (\read_reg2[4]~input_o\ & ((\Mux35~4_combout\))) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux35~9_combout\ & ( (\Mux35~4_combout\ & 
-- \read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux35~5_combout\,
	datab => \ALT_INV_Mux35~4_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux35~9_combout\,
	combout => \Mux35~10_combout\);

-- Location: LABCELL_X12_Y8_N54
\Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~6_combout\ = ( \registers[15][29]~q\ & ( \registers[13][29]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[12][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][29]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[15][29]~q\ & ( 
-- \registers[13][29]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[12][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][29]~q\)))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[15][29]~q\ & 
-- ( !\registers[13][29]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[12][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][29]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( 
-- !\registers[15][29]~q\ & ( !\registers[13][29]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & ((\registers[12][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[14][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][29]~q\,
	datab => \ALT_INV_registers[12][29]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[15][29]~q\,
	dataf => \ALT_INV_registers[13][29]~q\,
	combout => \Mux34~6_combout\);

-- Location: LABCELL_X14_Y7_N54
\Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~7_combout\ = ( \registers[7][29]~q\ & ( \registers[4][29]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[6][29]~q\))) # (\read_reg2[0]~input_o\ & (((\registers[5][29]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( 
-- !\registers[7][29]~q\ & ( \registers[4][29]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)) # (\registers[6][29]~q\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[5][29]~q\)))) ) ) ) # ( \registers[7][29]~q\ & ( 
-- !\registers[4][29]~q\ & ( (!\read_reg2[0]~input_o\ & (\registers[6][29]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((\registers[5][29]~q\) # (\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[7][29]~q\ & ( !\registers[4][29]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (\registers[6][29]~q\ & (\read_reg2[1]~input_o\))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\ & \registers[5][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[6][29]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_registers[5][29]~q\,
	datae => \ALT_INV_registers[7][29]~q\,
	dataf => \ALT_INV_registers[4][29]~q\,
	combout => \Mux34~7_combout\);

-- Location: LABCELL_X17_Y7_N54
\Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~8_combout\ = ( \registers[3][29]~q\ & ( \registers[1][29]~q\ & ( ((!\read_reg2[1]~input_o\ & ((\registers[0][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][29]~q\))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][29]~q\ & ( 
-- \registers[1][29]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[0][29]~q\) # (\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[2][29]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[3][29]~q\ & ( !\registers[1][29]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\ & \registers[0][29]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[2][29]~q\))) ) ) ) # ( !\registers[3][29]~q\ & ( !\registers[1][29]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & ((\registers[0][29]~q\))) # (\read_reg2[1]~input_o\ & (\registers[2][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[2][29]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[0][29]~q\,
	datae => \ALT_INV_registers[3][29]~q\,
	dataf => \ALT_INV_registers[1][29]~q\,
	combout => \Mux34~8_combout\);

-- Location: MLABCELL_X13_Y6_N24
\Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~9_combout\ = ( \Mux34~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # ((\Mux34~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux34~6_combout\)))) ) ) # ( !\Mux34~8_combout\ & ( (!\read_reg2[3]~input_o\ & 
-- (\read_reg2[2]~input_o\ & ((\Mux34~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux34~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000110101001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_Mux34~6_combout\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_Mux34~7_combout\,
	dataf => \ALT_INV_Mux34~8_combout\,
	combout => \Mux34~9_combout\);

-- Location: LABCELL_X12_Y5_N54
\Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~5_combout\ = ( \registers[11][29]~q\ & ( \read_reg2[0]~input_o\ & ( (\read_reg2[1]~input_o\) # (\registers[9][29]~q\) ) ) ) # ( !\registers[11][29]~q\ & ( \read_reg2[0]~input_o\ & ( (\registers[9][29]~q\ & !\read_reg2[1]~input_o\) ) ) ) # ( 
-- \registers[11][29]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & (\registers[8][29]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][29]~q\))) ) ) ) # ( !\registers[11][29]~q\ & ( !\read_reg2[0]~input_o\ & ( (!\read_reg2[1]~input_o\ & 
-- (\registers[8][29]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[9][29]~q\,
	datab => \ALT_INV_registers[8][29]~q\,
	datac => \ALT_INV_registers[10][29]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][29]~q\,
	dataf => \ALT_INV_read_reg2[0]~input_o\,
	combout => \Mux34~5_combout\);

-- Location: LABCELL_X7_Y5_N12
\Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~3_combout\ = ( \registers[31][29]~q\ & ( \registers[19][29]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[23][29]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[27][29]~q\))) ) ) ) # ( 
-- !\registers[31][29]~q\ & ( \registers[19][29]~q\ & ( (!\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\) # (\registers[23][29]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[27][29]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][29]~q\ & ( 
-- !\registers[19][29]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[23][29]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[27][29]~q\))) ) ) ) # ( !\registers[31][29]~q\ & ( !\registers[19][29]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[23][29]~q\ & \read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (\registers[27][29]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[27][29]~q\,
	datac => \ALT_INV_registers[23][29]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][29]~q\,
	dataf => \ALT_INV_registers[19][29]~q\,
	combout => \Mux34~3_combout\);

-- Location: MLABCELL_X9_Y6_N12
\Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~2_combout\ = ( \registers[30][29]~q\ & ( \registers[26][29]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[18][29]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][29]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[30][29]~q\ & ( 
-- \registers[26][29]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[18][29]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][29]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][29]~q\ & 
-- ( !\registers[26][29]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[18][29]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][29]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[30][29]~q\ & ( !\registers[26][29]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[18][29]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[22][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[18][29]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[22][29]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][29]~q\,
	dataf => \ALT_INV_registers[26][29]~q\,
	combout => \Mux34~2_combout\);

-- Location: LABCELL_X14_Y6_N42
\Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~1_combout\ = ( \registers[29][29]~q\ & ( \registers[21][29]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[17][29]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][29]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][29]~q\ & ( 
-- \registers[21][29]~q\ & ( (!\read_reg2[3]~input_o\ & (((\registers[17][29]~q\)) # (\read_reg2[2]~input_o\))) # (\read_reg2[3]~input_o\ & (!\read_reg2[2]~input_o\ & ((\registers[25][29]~q\)))) ) ) ) # ( \registers[29][29]~q\ & ( !\registers[21][29]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (!\read_reg2[2]~input_o\ & (\registers[17][29]~q\))) # (\read_reg2[3]~input_o\ & (((\registers[25][29]~q\)) # (\read_reg2[2]~input_o\))) ) ) ) # ( !\registers[29][29]~q\ & ( !\registers[21][29]~q\ & ( (!\read_reg2[2]~input_o\ & 
-- ((!\read_reg2[3]~input_o\ & (\registers[17][29]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[25][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[17][29]~q\,
	datad => \ALT_INV_registers[25][29]~q\,
	datae => \ALT_INV_registers[29][29]~q\,
	dataf => \ALT_INV_registers[21][29]~q\,
	combout => \Mux34~1_combout\);

-- Location: LABCELL_X10_Y7_N0
\Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = ( \registers[28][29]~q\ & ( \read_reg2[3]~input_o\ & ( (\registers[24][29]~q\) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][29]~q\ & ( \read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & \registers[24][29]~q\) ) ) ) # ( 
-- \registers[28][29]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & ((\registers[16][29]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][29]~q\)) ) ) ) # ( !\registers[28][29]~q\ & ( !\read_reg2[3]~input_o\ & ( (!\read_reg2[2]~input_o\ & 
-- ((\registers[16][29]~q\))) # (\read_reg2[2]~input_o\ & (\registers[20][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[20][29]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_registers[24][29]~q\,
	datad => \ALT_INV_registers[16][29]~q\,
	datae => \ALT_INV_registers[28][29]~q\,
	dataf => \ALT_INV_read_reg2[3]~input_o\,
	combout => \Mux34~0_combout\);

-- Location: LABCELL_X14_Y6_N48
\Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux34~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux34~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux34~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux34~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux34~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux34~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux34~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux34~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux34~0_combout\ & ( 
-- (\Mux34~2_combout\ & \read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~3_combout\,
	datab => \ALT_INV_Mux34~2_combout\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_Mux34~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux34~0_combout\,
	combout => \Mux34~4_combout\);

-- Location: MLABCELL_X13_Y6_N0
\Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux34~10_combout\ = ( \read_reg2[4]~input_o\ & ( \Mux34~4_combout\ ) ) # ( !\read_reg2[4]~input_o\ & ( (!\Mux63~6_combout\ & (\Mux34~9_combout\)) # (\Mux63~6_combout\ & ((\Mux34~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111111101010011010100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux34~9_combout\,
	datab => \ALT_INV_Mux34~5_combout\,
	datac => \ALT_INV_Mux63~6_combout\,
	datad => \ALT_INV_Mux34~4_combout\,
	datae => \ALT_INV_read_reg2[4]~input_o\,
	combout => \Mux34~10_combout\);

-- Location: MLABCELL_X9_Y8_N54
\Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~7_combout\ = ( \registers[7][30]~q\ & ( \registers[4][30]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][30]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][30]~q\))) ) ) ) # ( 
-- !\registers[7][30]~q\ & ( \registers[4][30]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[5][30]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][30]~q\ & (!\read_reg2[0]~input_o\))) ) ) ) # ( \registers[7][30]~q\ & ( 
-- !\registers[4][30]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[5][30]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[6][30]~q\))) ) ) ) # ( !\registers[7][30]~q\ & ( !\registers[4][30]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\ & \registers[5][30]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[6][30]~q\ & (!\read_reg2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[1]~input_o\,
	datab => \ALT_INV_registers[6][30]~q\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[5][30]~q\,
	datae => \ALT_INV_registers[7][30]~q\,
	dataf => \ALT_INV_registers[4][30]~q\,
	combout => \Mux33~7_combout\);

-- Location: LABCELL_X10_Y8_N54
\Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~6_combout\ = ( \registers[15][30]~q\ & ( \registers[14][30]~q\ & ( ((!\read_reg2[0]~input_o\ & (\registers[12][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][30]~q\)))) # (\read_reg2[1]~input_o\) ) ) ) # ( !\registers[15][30]~q\ & ( 
-- \registers[14][30]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][30]~q\))))) # (\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[15][30]~q\ & 
-- ( !\registers[14][30]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][30]~q\))))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)))) ) ) ) # ( 
-- !\registers[15][30]~q\ & ( !\registers[14][30]~q\ & ( (!\read_reg2[1]~input_o\ & ((!\read_reg2[0]~input_o\ & (\registers[12][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[13][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[12][30]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_read_reg2[0]~input_o\,
	datad => \ALT_INV_registers[13][30]~q\,
	datae => \ALT_INV_registers[15][30]~q\,
	dataf => \ALT_INV_registers[14][30]~q\,
	combout => \Mux33~6_combout\);

-- Location: MLABCELL_X13_Y9_N48
\Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~8_combout\ = ( \registers[3][30]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[2][30]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[3][30]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[2][30]~q\) ) ) ) # ( 
-- \registers[3][30]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & (\registers[0][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][30]~q\))) ) ) ) # ( !\registers[3][30]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- (\registers[0][30]~q\)) # (\read_reg2[0]~input_o\ & ((\registers[1][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[0][30]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[1][30]~q\,
	datad => \ALT_INV_registers[2][30]~q\,
	datae => \ALT_INV_registers[3][30]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux33~8_combout\);

-- Location: LABCELL_X7_Y8_N30
\Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~9_combout\ = ( \Mux33~6_combout\ & ( \Mux33~8_combout\ & ( ((!\read_reg2[2]~input_o\) # (\read_reg2[3]~input_o\)) # (\Mux33~7_combout\) ) ) ) # ( !\Mux33~6_combout\ & ( \Mux33~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # 
-- (\Mux33~7_combout\))) ) ) ) # ( \Mux33~6_combout\ & ( !\Mux33~8_combout\ & ( ((\Mux33~7_combout\ & \read_reg2[2]~input_o\)) # (\read_reg2[3]~input_o\) ) ) ) # ( !\Mux33~6_combout\ & ( !\Mux33~8_combout\ & ( (\Mux33~7_combout\ & (!\read_reg2[3]~input_o\ & 
-- \read_reg2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011111000100110001001111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~7_combout\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_Mux33~6_combout\,
	dataf => \ALT_INV_Mux33~8_combout\,
	combout => \Mux33~9_combout\);

-- Location: LABCELL_X12_Y7_N24
\Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~5_combout\ = ( \registers[11][30]~q\ & ( \registers[9][30]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[8][30]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][30]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][30]~q\ & ( 
-- \registers[9][30]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][30]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][30]~q\))))) # (\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[11][30]~q\ & ( 
-- !\registers[9][30]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][30]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][30]~q\))))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)))) ) ) ) # ( !\registers[11][30]~q\ & 
-- ( !\registers[9][30]~q\ & ( (!\read_reg2[0]~input_o\ & ((!\read_reg2[1]~input_o\ & (\registers[8][30]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[10][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[8][30]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[10][30]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[11][30]~q\,
	dataf => \ALT_INV_registers[9][30]~q\,
	combout => \Mux33~5_combout\);

-- Location: MLABCELL_X9_Y6_N54
\Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( \registers[30][30]~q\ & ( \registers[22][30]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][30]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][30]~q\ & ( 
-- \registers[22][30]~q\ & ( (!\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\) # (\registers[18][30]~q\)))) # (\read_reg2[3]~input_o\ & (\registers[26][30]~q\ & ((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[30][30]~q\ & ( !\registers[22][30]~q\ & ( 
-- (!\read_reg2[3]~input_o\ & (((\registers[18][30]~q\ & !\read_reg2[2]~input_o\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)) # (\registers[26][30]~q\))) ) ) ) # ( !\registers[30][30]~q\ & ( !\registers[22][30]~q\ & ( (!\read_reg2[2]~input_o\ 
-- & ((!\read_reg2[3]~input_o\ & ((\registers[18][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][30]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[18][30]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[30][30]~q\,
	dataf => \ALT_INV_registers[22][30]~q\,
	combout => \Mux33~2_combout\);

-- Location: LABCELL_X7_Y5_N54
\Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \registers[31][30]~q\ & ( \registers[27][30]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][30]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][30]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][30]~q\ & ( 
-- \registers[27][30]~q\ & ( (!\read_reg2[2]~input_o\ & (((\registers[19][30]~q\) # (\read_reg2[3]~input_o\)))) # (\read_reg2[2]~input_o\ & (\registers[23][30]~q\ & (!\read_reg2[3]~input_o\))) ) ) ) # ( \registers[31][30]~q\ & ( !\registers[27][30]~q\ & ( 
-- (!\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\ & \registers[19][30]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)) # (\registers[23][30]~q\))) ) ) ) # ( !\registers[31][30]~q\ & ( !\registers[27][30]~q\ & ( (!\read_reg2[3]~input_o\ 
-- & ((!\read_reg2[2]~input_o\ & ((\registers[19][30]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[23][30]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[19][30]~q\,
	datae => \ALT_INV_registers[31][30]~q\,
	dataf => \ALT_INV_registers[27][30]~q\,
	combout => \Mux33~3_combout\);

-- Location: LABCELL_X10_Y6_N54
\Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = ( \registers[29][30]~q\ & ( \registers[21][30]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[17][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][30]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[29][30]~q\ & ( 
-- \registers[21][30]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][30]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[29][30]~q\ & 
-- ( !\registers[21][30]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][30]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[29][30]~q\ & ( !\registers[21][30]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[17][30]~q\))) # (\read_reg2[3]~input_o\ & (\registers[25][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[25][30]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[17][30]~q\,
	datae => \ALT_INV_registers[29][30]~q\,
	dataf => \ALT_INV_registers[21][30]~q\,
	combout => \Mux33~1_combout\);

-- Location: LABCELL_X10_Y7_N48
\Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = ( \registers[28][30]~q\ & ( \read_reg2[2]~input_o\ & ( (\registers[20][30]~q\) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[28][30]~q\ & ( \read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & \registers[20][30]~q\) ) ) ) # ( 
-- \registers[28][30]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & (\registers[16][30]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][30]~q\))) ) ) ) # ( !\registers[28][30]~q\ & ( !\read_reg2[2]~input_o\ & ( (!\read_reg2[3]~input_o\ & 
-- (\registers[16][30]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[16][30]~q\,
	datab => \ALT_INV_registers[24][30]~q\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[20][30]~q\,
	datae => \ALT_INV_registers[28][30]~q\,
	dataf => \ALT_INV_read_reg2[2]~input_o\,
	combout => \Mux33~0_combout\);

-- Location: LABCELL_X12_Y7_N48
\Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( \read_reg2[0]~input_o\ & ( \Mux33~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux33~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux33~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( \Mux33~0_combout\ & ( (!\read_reg2[1]~input_o\) 
-- # (\Mux33~2_combout\) ) ) ) # ( \read_reg2[0]~input_o\ & ( !\Mux33~0_combout\ & ( (!\read_reg2[1]~input_o\ & ((\Mux33~1_combout\))) # (\read_reg2[1]~input_o\ & (\Mux33~3_combout\)) ) ) ) # ( !\read_reg2[0]~input_o\ & ( !\Mux33~0_combout\ & ( 
-- (\Mux33~2_combout\ & \read_reg2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~2_combout\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_Mux33~3_combout\,
	datad => \ALT_INV_Mux33~1_combout\,
	datae => \ALT_INV_read_reg2[0]~input_o\,
	dataf => \ALT_INV_Mux33~0_combout\,
	combout => \Mux33~4_combout\);

-- Location: LABCELL_X12_Y7_N12
\Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~10_combout\ = ( \Mux63~6_combout\ & ( \Mux33~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux33~5_combout\) ) ) ) # ( !\Mux63~6_combout\ & ( \Mux33~4_combout\ & ( (\read_reg2[4]~input_o\) # (\Mux33~9_combout\) ) ) ) # ( \Mux63~6_combout\ & ( 
-- !\Mux33~4_combout\ & ( (\Mux33~5_combout\ & !\read_reg2[4]~input_o\) ) ) ) # ( !\Mux63~6_combout\ & ( !\Mux33~4_combout\ & ( (\Mux33~9_combout\ & !\read_reg2[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011000001011111010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux33~9_combout\,
	datab => \ALT_INV_Mux33~5_combout\,
	datac => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux63~6_combout\,
	dataf => \ALT_INV_Mux33~4_combout\,
	combout => \Mux33~10_combout\);

-- Location: LABCELL_X16_Y8_N24
\Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~6_combout\ = ( \registers[15][31]~q\ & ( \registers[12][31]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][31]~q\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][31]~q\))) ) ) ) # ( 
-- !\registers[15][31]~q\ & ( \registers[12][31]~q\ & ( (!\read_reg2[1]~input_o\ & (((!\read_reg2[0]~input_o\) # (\registers[13][31]~q\)))) # (\read_reg2[1]~input_o\ & (\registers[14][31]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[15][31]~q\ & ( 
-- !\registers[12][31]~q\ & ( (!\read_reg2[1]~input_o\ & (((\registers[13][31]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[14][31]~q\))) ) ) ) # ( !\registers[15][31]~q\ & ( !\registers[12][31]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (((\registers[13][31]~q\ & \read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (\registers[14][31]~q\ & ((!\read_reg2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[14][31]~q\,
	datab => \ALT_INV_read_reg2[1]~input_o\,
	datac => \ALT_INV_registers[13][31]~q\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[15][31]~q\,
	dataf => \ALT_INV_registers[12][31]~q\,
	combout => \Mux32~6_combout\);

-- Location: LABCELL_X14_Y8_N24
\Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~7_combout\ = ( \registers[7][31]~q\ & ( \registers[5][31]~q\ & ( ((!\read_reg2[1]~input_o\ & (\registers[4][31]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][31]~q\)))) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[7][31]~q\ & ( 
-- \registers[5][31]~q\ & ( (!\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\)) # (\registers[4][31]~q\))) # (\read_reg2[1]~input_o\ & (((\registers[6][31]~q\ & !\read_reg2[0]~input_o\)))) ) ) ) # ( \registers[7][31]~q\ & ( !\registers[5][31]~q\ & ( 
-- (!\read_reg2[1]~input_o\ & (\registers[4][31]~q\ & ((!\read_reg2[0]~input_o\)))) # (\read_reg2[1]~input_o\ & (((\read_reg2[0]~input_o\) # (\registers[6][31]~q\)))) ) ) ) # ( !\registers[7][31]~q\ & ( !\registers[5][31]~q\ & ( (!\read_reg2[0]~input_o\ & 
-- ((!\read_reg2[1]~input_o\ & (\registers[4][31]~q\)) # (\read_reg2[1]~input_o\ & ((\registers[6][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[4][31]~q\,
	datab => \ALT_INV_registers[6][31]~q\,
	datac => \ALT_INV_read_reg2[1]~input_o\,
	datad => \ALT_INV_read_reg2[0]~input_o\,
	datae => \ALT_INV_registers[7][31]~q\,
	dataf => \ALT_INV_registers[5][31]~q\,
	combout => \Mux32~7_combout\);

-- Location: LABCELL_X16_Y8_N6
\Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~8_combout\ = ( \registers[3][31]~q\ & ( \registers[0][31]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][31]~q\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][31]~q\))) ) ) ) # ( 
-- !\registers[3][31]~q\ & ( \registers[0][31]~q\ & ( (!\read_reg2[0]~input_o\ & (((!\read_reg2[1]~input_o\) # (\registers[2][31]~q\)))) # (\read_reg2[0]~input_o\ & (\registers[1][31]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) ) # ( \registers[3][31]~q\ & ( 
-- !\registers[0][31]~q\ & ( (!\read_reg2[0]~input_o\ & (((\registers[2][31]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (((\read_reg2[1]~input_o\)) # (\registers[1][31]~q\))) ) ) ) # ( !\registers[3][31]~q\ & ( !\registers[0][31]~q\ & ( 
-- (!\read_reg2[0]~input_o\ & (((\registers[2][31]~q\ & \read_reg2[1]~input_o\)))) # (\read_reg2[0]~input_o\ & (\registers[1][31]~q\ & ((!\read_reg2[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[1][31]~q\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_registers[2][31]~q\,
	datad => \ALT_INV_read_reg2[1]~input_o\,
	datae => \ALT_INV_registers[3][31]~q\,
	dataf => \ALT_INV_registers[0][31]~q\,
	combout => \Mux32~8_combout\);

-- Location: LABCELL_X16_Y8_N54
\Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~9_combout\ = ( \Mux32~8_combout\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\) # ((\Mux32~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux32~6_combout\)))) ) ) # ( !\Mux32~8_combout\ & ( (!\read_reg2[3]~input_o\ & 
-- (\read_reg2[2]~input_o\ & ((\Mux32~7_combout\)))) # (\read_reg2[3]~input_o\ & (((\Mux32~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_Mux32~6_combout\,
	datad => \ALT_INV_Mux32~7_combout\,
	dataf => \ALT_INV_Mux32~8_combout\,
	combout => \Mux32~9_combout\);

-- Location: LABCELL_X14_Y6_N54
\Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = ( \registers[29][31]~q\ & ( \registers[25][31]~q\ & ( ((!\read_reg2[2]~input_o\ & (\registers[17][31]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][31]~q\)))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[29][31]~q\ & ( 
-- \registers[25][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[17][31]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][31]~q\))))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[29][31]~q\ & 
-- ( !\registers[25][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[17][31]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][31]~q\))))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[29][31]~q\ & ( !\registers[25][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & (\registers[17][31]~q\)) # (\read_reg2[2]~input_o\ & ((\registers[21][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[3]~input_o\,
	datab => \ALT_INV_registers[17][31]~q\,
	datac => \ALT_INV_registers[21][31]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[29][31]~q\,
	dataf => \ALT_INV_registers[25][31]~q\,
	combout => \Mux32~1_combout\);

-- Location: MLABCELL_X13_Y4_N54
\Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = ( \registers[30][31]~q\ & ( \registers[22][31]~q\ & ( ((!\read_reg2[3]~input_o\ & ((\registers[18][31]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][31]~q\))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[30][31]~q\ & ( 
-- \registers[22][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][31]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][31]~q\)))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[30][31]~q\ & 
-- ( !\registers[22][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][31]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][31]~q\)))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[30][31]~q\ & ( !\registers[22][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & ((\registers[18][31]~q\))) # (\read_reg2[3]~input_o\ & (\registers[26][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[26][31]~q\,
	datab => \ALT_INV_read_reg2[2]~input_o\,
	datac => \ALT_INV_read_reg2[3]~input_o\,
	datad => \ALT_INV_registers[18][31]~q\,
	datae => \ALT_INV_registers[30][31]~q\,
	dataf => \ALT_INV_registers[22][31]~q\,
	combout => \Mux32~2_combout\);

-- Location: MLABCELL_X13_Y5_N54
\Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = ( \registers[31][31]~q\ & ( \registers[27][31]~q\ & ( ((!\read_reg2[2]~input_o\ & ((\registers[19][31]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][31]~q\))) # (\read_reg2[3]~input_o\) ) ) ) # ( !\registers[31][31]~q\ & ( 
-- \registers[27][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][31]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][31]~q\)))) # (\read_reg2[3]~input_o\ & (((!\read_reg2[2]~input_o\)))) ) ) ) # ( \registers[31][31]~q\ & 
-- ( !\registers[27][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][31]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][31]~q\)))) # (\read_reg2[3]~input_o\ & (((\read_reg2[2]~input_o\)))) ) ) ) # ( 
-- !\registers[31][31]~q\ & ( !\registers[27][31]~q\ & ( (!\read_reg2[3]~input_o\ & ((!\read_reg2[2]~input_o\ & ((\registers[19][31]~q\))) # (\read_reg2[2]~input_o\ & (\registers[23][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_registers[23][31]~q\,
	datab => \ALT_INV_read_reg2[3]~input_o\,
	datac => \ALT_INV_registers[19][31]~q\,
	datad => \ALT_INV_read_reg2[2]~input_o\,
	datae => \ALT_INV_registers[31][31]~q\,
	dataf => \ALT_INV_registers[27][31]~q\,
	combout => \Mux32~3_combout\);

-- Location: LABCELL_X16_Y4_N12
\Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = ( \registers[28][31]~q\ & ( \registers[20][31]~q\ & ( ((!\read_reg2[3]~input_o\ & (\registers[16][31]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][31]~q\)))) # (\read_reg2[2]~input_o\) ) ) ) # ( !\registers[28][31]~q\ & ( 
-- \registers[20][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][31]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][31]~q\))))) # (\read_reg2[2]~input_o\ & (((!\read_reg2[3]~input_o\)))) ) ) ) # ( \registers[28][31]~q\ & 
-- ( !\registers[20][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][31]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][31]~q\))))) # (\read_reg2[2]~input_o\ & (((\read_reg2[3]~input_o\)))) ) ) ) # ( 
-- !\registers[28][31]~q\ & ( !\registers[20][31]~q\ & ( (!\read_reg2[2]~input_o\ & ((!\read_reg2[3]~input_o\ & (\registers[16][31]~q\)) # (\read_reg2[3]~input_o\ & ((\registers[24][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[2]~input_o\,
	datab => \ALT_INV_registers[16][31]~q\,
	datac => \ALT_INV_registers[24][31]~q\,
	datad => \ALT_INV_read_reg2[3]~input_o\,
	datae => \ALT_INV_registers[28][31]~q\,
	dataf => \ALT_INV_registers[20][31]~q\,
	combout => \Mux32~0_combout\);

-- Location: LABCELL_X16_Y4_N24
\Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = ( \read_reg2[1]~input_o\ & ( \Mux32~0_combout\ & ( (!\read_reg2[0]~input_o\ & (\Mux32~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux32~3_combout\))) ) ) ) # ( !\read_reg2[1]~input_o\ & ( \Mux32~0_combout\ & ( (!\read_reg2[0]~input_o\) 
-- # (\Mux32~1_combout\) ) ) ) # ( \read_reg2[1]~input_o\ & ( !\Mux32~0_combout\ & ( (!\read_reg2[0]~input_o\ & (\Mux32~2_combout\)) # (\read_reg2[0]~input_o\ & ((\Mux32~3_combout\))) ) ) ) # ( !\read_reg2[1]~input_o\ & ( !\Mux32~0_combout\ & ( 
-- (\Mux32~1_combout\ & \read_reg2[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~1_combout\,
	datab => \ALT_INV_read_reg2[0]~input_o\,
	datac => \ALT_INV_Mux32~2_combout\,
	datad => \ALT_INV_Mux32~3_combout\,
	datae => \ALT_INV_read_reg2[1]~input_o\,
	dataf => \ALT_INV_Mux32~0_combout\,
	combout => \Mux32~4_combout\);

-- Location: LABCELL_X16_Y5_N48
\Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~5_combout\ = ( \registers[11][31]~q\ & ( \read_reg2[1]~input_o\ & ( (\registers[10][31]~q\) # (\read_reg2[0]~input_o\) ) ) ) # ( !\registers[11][31]~q\ & ( \read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & \registers[10][31]~q\) ) ) ) # ( 
-- \registers[11][31]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & ((\registers[8][31]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][31]~q\)) ) ) ) # ( !\registers[11][31]~q\ & ( !\read_reg2[1]~input_o\ & ( (!\read_reg2[0]~input_o\ & 
-- ((\registers[8][31]~q\))) # (\read_reg2[0]~input_o\ & (\registers[9][31]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_reg2[0]~input_o\,
	datab => \ALT_INV_registers[9][31]~q\,
	datac => \ALT_INV_registers[8][31]~q\,
	datad => \ALT_INV_registers[10][31]~q\,
	datae => \ALT_INV_registers[11][31]~q\,
	dataf => \ALT_INV_read_reg2[1]~input_o\,
	combout => \Mux32~5_combout\);

-- Location: LABCELL_X16_Y5_N0
\Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~10_combout\ = ( \Mux32~5_combout\ & ( (!\read_reg2[4]~input_o\ & (((\Mux63~6_combout\)) # (\Mux32~9_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux32~4_combout\)))) ) ) # ( !\Mux32~5_combout\ & ( (!\read_reg2[4]~input_o\ & (\Mux32~9_combout\ & 
-- (!\Mux63~6_combout\))) # (\read_reg2[4]~input_o\ & (((\Mux32~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111011101110000111101000100000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~9_combout\,
	datab => \ALT_INV_Mux63~6_combout\,
	datac => \ALT_INV_Mux32~4_combout\,
	datad => \ALT_INV_read_reg2[4]~input_o\,
	datae => \ALT_INV_Mux32~5_combout\,
	combout => \Mux32~10_combout\);

-- Location: LABCELL_X47_Y8_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


