// Seed: 1183205211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_9 = id_9;
  initial begin
    id_9 <= 1;
  end
  assign id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_5;
  bufif0 (id_1, id_2, id_3);
  module_0(
      id_5, id_3, id_5, id_4, id_5, id_2, id_3, id_5
  ); id_6(
      1'b0, id_4
  );
endmodule
