[{"id": "0808.0056", "submitter": "Emanuel Diamant", "authors": "Emanuel Diamant", "title": "I'm sorry to say, but your understanding of image processing\n  fundamentals is absolutely wrong", "comments": "To be published as chapter 5 in \"Frontiers in Brain, Vision and AI\",\n  I-TECH Publisher, Viena, 2008", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AI cs.CV cs.IR cs.RO q-bio.NC", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The ongoing discussion whether modern vision systems have to be viewed as\nvisually-enabled cognitive systems or cognitively-enabled vision systems is\ngroundless, because perceptual and cognitive faculties of vision are separate\ncomponents of human (and consequently, artificial) information processing\nsystem modeling.\n", "versions": [{"version": "v1", "created": "Fri, 1 Aug 2008 04:45:17 GMT"}], "update_date": "2008-09-25", "authors_parsed": [["Diamant", "Emanuel", ""]]}, {"id": "0808.0374", "submitter": "Eri Prasetyo Wibowo", "authors": "Eri Prasetyo, Hamzah Afandi, Nurul Huda Dominique Ginhac, Michel\n  Paindavoine", "title": "A 8 bits Pipeline Analog to Digital Converter Design for High Speed\n  Camera Application", "comments": "5 pages, 5 authors, conference", "journal-ref": "EEPIS, 2007", "doi": null, "report-no": null, "categories": "cs.RO cs.CV", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  - This paper describes a pipeline analog-to-digital converter is implemented\nfor high speed camera. In the pipeline ADC design, prime factor is designing\noperational amplifier with high gain so ADC have been high speed. The other\nadvantage of pipeline is simple on concept, easy to implement in layout and\nhave flexibility to increase speed. We made design and simulation using Mentor\nGraphics Software with 0.6 \\mu m CMOS technology with a total power dissipation\nof 75.47 mW. Circuit techniques used include a precise comparator, operational\namplifier and clock management. A switched capacitor is used to sample and\nmultiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The\ndesign operates at 5 V dc. The ADC achieves a SNDR of 44.86 dB. keywords:\npipeline, switched capacitor, clock management\n", "versions": [{"version": "v1", "created": "Mon, 4 Aug 2008 03:23:20 GMT"}], "update_date": "2008-08-05", "authors_parsed": [["Prasetyo", "Eri", ""], ["Afandi", "Hamzah", ""], ["Ginhac", "Nurul Huda Dominique", ""], ["Paindavoine", "Michel", ""]]}, {"id": "0808.0387", "submitter": "Eri Prasetyo Wibowo", "authors": "Eri Prasetyo, Dominique Ginhac, Michel Paindavoine", "title": "Design and Implementation a 8 bits Pipeline Analog to Digital Converter\n  in the Technology 0.6 \\mu m CMOS Process", "comments": "5 pages, Conference in Paris", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.RO cs.CV", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  This paper describes a 8 bits, 20 Msamples/s pipeline analog-to-digital\nconverter implemented in 0.6 \\mu m CMOS technology with a total power\ndissipation of 75.47 mW. Circuit techniques used include a precise comparator,\noperational amplifier and clock management. A switched capacitor is used to\nsample and multiplying at each stage. Simulation a worst case DNL and INL of\n0.75 LSB. The design operate at 5 V dc. The ADC achieves a SNDR of 44.86 dB.\nkeywords : pipeline, switched capacitor, clock management\n", "versions": [{"version": "v1", "created": "Mon, 4 Aug 2008 07:19:57 GMT"}], "update_date": "2008-08-05", "authors_parsed": [["Prasetyo", "Eri", ""], ["Ginhac", "Dominique", ""], ["Paindavoine", "Michel", ""]]}, {"id": "0808.2227", "submitter": "Chinmoy Bhattacharya", "authors": "C Bhattacharya", "title": "Higher Order Moments Generation by Mellin Transform for Compound Models\n  of Clutter", "comments": "4pages, 1 figure", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.CV", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The compound models of clutter statistics are found suitable to describe the\nnonstationary nature of radar backscattering from high-resolution observations.\nIn this letter, we show that the properties of Mellin transform can be utilized\nto generate higher order moments of simple and compound models of clutter\nstatistics in a compact manner.\n", "versions": [{"version": "v1", "created": "Sat, 16 Aug 2008 01:34:48 GMT"}], "update_date": "2008-08-19", "authors_parsed": [["Bhattacharya", "C", ""]]}]