\hypertarget{union__hw__mcm__plamc}{}\section{\+\_\+hw\+\_\+mcm\+\_\+plamc Union Reference}
\label{union__hw__mcm__plamc}\index{\+\_\+hw\+\_\+mcm\+\_\+plamc@{\+\_\+hw\+\_\+mcm\+\_\+plamc}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+L\+A\+MC -\/ Crossbar Switch (A\+X\+BS) Master Configuration (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+plamc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__plamc_ac3a9210d0254c5060ba2b4121dcd9560}{}\label{union__hw__mcm__plamc_ac3a9210d0254c5060ba2b4121dcd9560}

\item 
struct \hyperlink{struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+plamc\+::\+\_\+hw\+\_\+mcm\+\_\+plamc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__plamc_a8fecedf48d30ce0179111fd5dbf1577f}{}\label{union__hw__mcm__plamc_a8fecedf48d30ce0179111fd5dbf1577f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+L\+A\+MC -\/ Crossbar Switch (A\+X\+BS) Master Configuration (RO) 

Reset value\+: 0x0037U

P\+L\+A\+MC is a 16-\/bit read-\/only register identifying the presence/absence of bus master connections to the device\textquotesingle{}s crossbar switch. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
