m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe4
Emux4
Z0 w1749367044
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 dC:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5
Z4 8C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4.vhd
Z5 FC:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4.vhd
l0
L4 1
VijfgcjUIiRY:HQfc4fI<[1
!s100 nd6HM3Ri[Pj56X`7``dda0
Z6 OV;C;2020.1;71
32
Z7 !s110 1749367437
!i10b 1
Z8 !s108 1749367437.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4.vhd|
Z10 !s107 C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
DEx4 work 4 mux4 0 22 ijfgcjUIiRY:HQfc4fI<[1
!i122 0
l12
L11 14
V;];Yj?`2LWVRR3U0RmL_f0
!s100 OXAl]W1i=[^K3dAKg7TaK1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emux4_sim
Z13 w1303887598
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
!i122 1
R3
Z16 8C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4_sim.vhd
Z17 FC:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4_sim.vhd
l0
L5 1
VWzF2@PCX4OLAf<B49Cc;50
!s100 lRL^2Z_neW_nlXng_A5O40
R6
32
R7
!i10b 1
R8
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4_sim.vhd|
!s107 C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4_sim.vhd|
!i113 1
R11
R12
Amux4
R14
R15
R1
R2
DEx4 work 8 mux4_sim 0 22 WzF2@PCX4OLAf<B49Cc;50
!i122 1
l21
L8 27
VmPTl86hJ[<H[J5j6DNVbN3
!s100 UZ6IH[@7U3iA7ao>f56kU3
R6
32
R7
!i10b 1
R8
R18
Z19 !s107 C:/Users/yoshinsh.AP/Documents/python_scripts/the_other/hard-ware/FPGA/experiment/exercise/exe5/mux4_sim.vhd|
!i113 1
R11
R12
