/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_2z;
  assign celloutsig_1_7z = ~((celloutsig_1_0z[2] | celloutsig_1_3z[15]) & (celloutsig_1_3z[12] | celloutsig_1_4z[4]));
  assign celloutsig_0_2z = in_data[79:63] % { 1'h1, in_data[49:39], celloutsig_0_0z };
  assign celloutsig_0_0z = - in_data[58:54];
  assign celloutsig_1_19z = ~ { celloutsig_1_3z[21:7], celloutsig_1_16z };
  assign celloutsig_1_0z = in_data[113:103] | in_data[141:131];
  assign celloutsig_1_1z = in_data[149:143] | celloutsig_1_0z[6:0];
  assign celloutsig_1_3z = in_data[146:125] | in_data[143:122];
  assign celloutsig_1_4z = celloutsig_1_1z | { celloutsig_1_0z[8:3], celloutsig_1_2z };
  assign celloutsig_1_2z = celloutsig_1_0z[9] & in_data[184];
  assign celloutsig_1_16z = ^ { in_data[155:152], celloutsig_1_4z, celloutsig_1_7z };
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_2z) celloutsig_0_3z = celloutsig_0_2z[13:10];
  assign { out_data[128], out_data[111:96], out_data[48:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
