{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys": 
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" : 
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl",
            "top_module": "spi_top"
        },
        {
            "name": "systemCdes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog",
            "top_module": "des_top"
        },
        {
            "name": "usbf",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/raw_rtl",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl",
            "top_module": "wb_dma_top"
        }
    ]
}
