{
  "design": {
    "design_info": {
      "boundary_crc": "0xB9C84F114692D007",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../vivado.gen/sources_1/bd/fir_demo",
      "name": "fir_demo",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "fir_compiler_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fir_demo_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axis_data_tdata": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "s_axis_data_tvalid": {
        "direction": "I"
      }
    },
    "components": {
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "ip_revision": "20",
        "xci_name": "fir_demo_fir_compiler_0_0",
        "xci_path": "ip\\fir_demo_fir_compiler_0_0\\fir_demo_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "CoefficientVector": {
            "value": "1, 0,0,0"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Reload": {
            "value": "true"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "Output_Rounding_Mode": {
            "value": "Full_Precision"
          },
          "Output_Width": {
            "value": "34"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "fir_demo_xlconstant_0_1",
        "xci_path": "ip\\fir_demo_xlconstant_0_1\\fir_demo_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "fir_compiler_0/aclk"
        ]
      },
      "s_axis_data_tdata_1": {
        "ports": [
          "s_axis_data_tdata",
          "fir_compiler_0/s_axis_data_tdata"
        ]
      },
      "s_axis_data_tvalid_1": {
        "ports": [
          "s_axis_data_tvalid",
          "fir_compiler_0/s_axis_data_tvalid"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "fir_compiler_0/m_axis_data_tready"
        ]
      }
    }
  }
}