

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_1'
================================================================
* Date:           Mon Apr 17 18:12:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  8500257|  8500257|  85.003 ms|  85.003 ms|  8500257|  8500257|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68                              |radix_sort_unified_bucket_1_1_Pipeline_1                              |       18|       18|  0.180 us|  0.180 us|      18|      18|       no|
        |grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74                 |radix_sort_unified_bucket_1_1_Pipeline_initialization                 |   500003|   500003|  5.000 ms|  5.000 ms|  500003|  500003|       no|
        |grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83  |radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization  |       18|       18|  0.180 us|  0.180 us|      18|      18|       no|
        |grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89                   |radix_sort_unified_bucket_1_1_Pipeline_input_bucket                   |   500003|   500003|  5.000 ms|  5.000 ms|  500003|  500003|       no|
        |grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99                  |radix_sort_unified_bucket_1_1_Pipeline_output_bucket                  |   500002|   500002|  5.000 ms|  5.000 ms|  500002|  500002|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_procedure  |  8000232|  8000232|   1000029|          -|          -|     8|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      500|      837|    -|
|Memory               |       16|     -|       64|       66|    0|
|Multiplexer          |        -|     -|        -|      379|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|      590|     1305|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68                              |radix_sort_unified_bucket_1_1_Pipeline_1                              |        0|   0|    7|   49|    0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83  |radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization  |        0|   0|   45|  108|    0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74                 |radix_sort_unified_bucket_1_1_Pipeline_initialization                 |        0|   0|  144|  196|    0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89                   |radix_sort_unified_bucket_1_1_Pipeline_input_bucket                   |        0|   0|  263|  406|    0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99                  |radix_sort_unified_bucket_1_1_Pipeline_output_bucket                  |        0|   0|   41|   78|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                           |                                                                      |        0|   0|  500|  837|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |      Memory      |                           Module                           | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |bucket_U          |radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W          |       16|   0|   0|    0|  500000|   32|     1|     16000000|
    |bucket_pointer_U  |radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W  |        0|  32|  33|    0|      16|   32|     1|          512|
    |bucket_sizes_U    |radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W    |        0|  32|  33|    0|      16|   32|     1|          512|
    +------------------+------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total             |                                                            |       16|  64|  66|    0|  500032|   96|     3|     16001024|
    +------------------+------------------------------------------------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_4_fu_120_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln24_fu_114_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |bucket_address0          |  14|          3|   19|         57|
    |bucket_ce0               |  14|          3|    1|          3|
    |bucket_pointer_address0  |  14|          3|    4|         12|
    |bucket_pointer_ce0       |  14|          3|    1|          3|
    |bucket_pointer_ce1       |   9|          2|    1|          2|
    |bucket_pointer_d0        |  14|          3|   32|         96|
    |bucket_pointer_we0       |  14|          3|    1|          3|
    |bucket_sizes_address0    |  26|          5|    4|         20|
    |bucket_sizes_address1    |  14|          3|    4|         12|
    |bucket_sizes_ce0         |  26|          5|    1|          5|
    |bucket_sizes_ce1         |  14|          3|    1|          3|
    |bucket_sizes_d0          |  26|          5|   32|        160|
    |bucket_sizes_we0         |  26|          5|    1|          5|
    |bucket_we0               |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|    4|          8|
    |sorted_data_address0     |  20|          4|   19|         76|
    |sorted_data_ce0          |  20|          4|    1|          4|
    |sorted_data_d0           |  14|          3|   32|         96|
    |sorted_data_we0          |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 379|         77|  162|        583|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  10|   0|   10|          0|
    |ap_done_reg                                                                                  |   1|   0|    1|          0|
    |empty_20_reg_153                                                                             |   3|   0|    3|          0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68_ap_start_reg                              |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74_ap_start_reg                 |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89_ap_start_reg                   |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99_ap_start_reg                  |   1|   0|    1|          0|
    |i_fu_52                                                                                      |   4|   0|    4|          0|
    |mul_reg_158                                                                                  |   3|   0|    5|          2|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        |  26|   0|   28|          2|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1|  return value|
|input_r_address0      |  out|   20|   ap_memory|                        input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|                        input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|                        input_r|         array|
|sorted_data_address0  |  out|   19|   ap_memory|                    sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                    sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                    sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                    sorted_data|         array|
|sorted_data_q0        |   in|   32|   ap_memory|                    sorted_data|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.24ns)   --->   "%bucket = alloca i64 1" [sort_seperate_bucket/radix_sort.c:12]   --->   Operation 12 'alloca' 'bucket' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%bucket_pointer = alloca i64 1" [sort_seperate_bucket/radix_sort.c:13]   --->   Operation 13 'alloca' 'bucket_pointer' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%bucket_sizes = alloca i64 1" [sort_seperate_bucket/radix_sort.c:14]   --->   Operation 14 'alloca' 'bucket_sizes' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_1, i32 %bucket_sizes"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln24 = store i4 0, i4 %i" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 16 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_1, i32 %bucket_sizes"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_initialization, i32 %input_r, i32 %sorted_data, i32 %bucket_sizes"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str"   --->   Operation 19 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %input_r, i32 0, void @p_str"   --->   Operation 20 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_initialization, i32 %input_r, i32 %sorted_data, i32 %bucket_sizes"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bucket_pointer_initialization" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 23 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i"   --->   Operation 24 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln24 = icmp_eq  i4 %i_3, i4 8" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.70ns)   --->   "%i_4 = add i4 %i_3, i4 1" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 27 'add' 'i_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %xlx_merge_loop.bucket_pointer_initialization.1_begin, void %for.end64" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization, i32 %bucket_pointer, i32 %bucket_sizes"   --->   Operation 29 'call' 'call_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_20 = trunc i4 %i_3"   --->   Operation 30 'trunc' 'empty_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln24 = store i4 %i_4, i4 %i" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 31 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [sort_seperate_bucket/radix_sort.c:54]   --->   Operation 32 'ret' 'ret_ln54' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization, i32 %bucket_pointer, i32 %bucket_sizes"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_20, i2 0"   --->   Operation 34 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket, i32 %bucket_sizes"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket, i32 %bucket_sizes"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_output_bucket, i32 %bucket, i32 %sorted_data"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 38 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_unified_bucket.1.1_Pipeline_output_bucket, i32 %bucket, i32 %sorted_data"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bucket_pointer_initialization" [sort_seperate_bucket/radix_sort.c:24]   --->   Operation 40 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111111]
bucket            (alloca           ) [ 00111111111]
bucket_pointer    (alloca           ) [ 00111111111]
bucket_sizes      (alloca           ) [ 00111111111]
store_ln24        (store            ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
specshared_ln0    (specshared       ) [ 00000000000]
specbindport_ln0  (specbindport     ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
br_ln24           (br               ) [ 00000000000]
i_3               (load             ) [ 00000000000]
icmp_ln24         (icmp             ) [ 00000111111]
empty             (speclooptripcount) [ 00000000000]
i_4               (add              ) [ 00000000000]
br_ln24           (br               ) [ 00000000000]
empty_20          (trunc            ) [ 00000011000]
store_ln24        (store            ) [ 00000000000]
ret_ln54          (ret              ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
mul               (bitconcatenate   ) [ 00000000100]
call_ln0          (call             ) [ 00000000000]
specloopname_ln24 (specloopname     ) [ 00000000000]
call_ln0          (call             ) [ 00000000000]
br_ln24           (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1_Pipeline_initialization"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1_Pipeline_input_bucket"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_unified_bucket.1.1_Pipeline_output_bucket"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="bucket_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="bucket_pointer_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_pointer/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bucket_sizes_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln24_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_3_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="4"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln24_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_20_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln24_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="4"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mul_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="2"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="empty_20_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="2"/>
<pin id="155" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="158" class="1005" name="mul_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="64" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="120" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="146"><net_src comp="52" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="156"><net_src comp="126" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="161"><net_src comp="135" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: sorted_data | {3 4 9 10 }
 - Input state : 
	Port: radix_sort_unified_bucket.1.1 : input_r | {3 4 }
	Port: radix_sort_unified_bucket.1.1 : sorted_data | {7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln24 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln24 : 1
		i_4 : 1
		br_ln24 : 2
		empty_20 : 1
		store_ln24 : 2
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|          |               grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68               |    0    |    5    |    21   |
|          |         grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74        |  0.774  |   205   |   158   |
|   call   | grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83 |  0.387  |   105   |    69   |
|          |          grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89         |  1.161  |   305   |   359   |
|          |         grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99         |  0.387  |   102   |    49   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                   i_4_fu_120                                   |    0    |    0    |    12   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                icmp_ln24_fu_114                                |    0    |    0    |    9    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                 empty_20_fu_126                                |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                   mul_fu_135                                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                |  2.709  |   722   |   677   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|    bucket    |   16   |    0   |    0   |    0   |
|bucket_pointer|    0   |   32   |   33   |    0   |
| bucket_sizes |    0   |   32   |   33   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |   16   |   64   |   66   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_20_reg_153|    3   |
|    i_reg_143   |    4   |
|   mul_reg_158  |    5   |
+----------------+--------+
|      Total     |   12   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89 |  p2  |   2  |   5  |   10   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   10   ||  0.387  ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   722  |   677  |    -   |
|   Memory  |   16   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   12   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   798  |   752  |    0   |
+-----------+--------+--------+--------+--------+--------+
