verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM2.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM1BE.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM2BE.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM2Load.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM1Load.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/MakeClock.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM2BELoad.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/SizedFIFO.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/RegFile.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM1BELoad.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog.Vivado/BRAM1.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog/FIFO1.v" 
verilog bsvlib "/scratch/bluespec/Bluespec-2015.09.beta2/lib/Verilog/FIFO2.v" 
verilog tri_mode_ethernet_mac_v9_0_3 "../../.ip_user_files/ipstatic/tri_mode_ethernet_mac_v9_0_3/hdl/tri_mode_ethernet_mac_v9_0_rfs.v" 
verilog tri_mode_ethernet_mac_v9_0_3 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi4_lite_ipif_wrapper.v" 
verilog tri_mode_ethernet_mac_v9_0_3 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_1/synth/statistics/bd_0_eth_mac_0_vector_decode.v" 
verilog tri_mode_ethernet_mac_v9_0_3 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_block.v" 
verilog work "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_resets.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_clocking.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_support.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_gt_common.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_cpll_railing.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard_gtrxreset_seq.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard_gtrxpmarst_seq.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard_init.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_tx_startup_fsm.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_rx_startup_fsm.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_reset_wtd_timer.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard_multi_gt.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_gtwizard_gt.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_reset_sync.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_sync_block.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/transceiver/bd_0_pcs_pma_0_transceiver.v" 
verilog gig_ethernet_pcs_pma_v15_1_1 "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0_block.v" 
verilog work "../../../../out/vc709/axi_ethernet_0/bd_0/ip/ip_2/synth/bd_0_pcs_pma_0.v" 
verilog work "../../../../out/vc709/axi_ethernet_0/bd_0/hdl/bd_0.v" 
verilog work "../../../../out/vc709/axi_ethernet_0/sim/axi_ethernet_0.v" 
sv work "../../../../verilog/xsimtop.sv" 
sv work "../../../../verilog/XsimDmaReadWrite.sv" 
sv work "../../../../verilog/XsimLink.sv" 
sv work "../../../../verilog/XsimSink.sv" 
sv work "../../../../verilog/XsimSource.sv" 
verilog work "../../xsim/verilog/mkMemServerRequestInverterV.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationInverter.v" 
verilog work "../../xsim/verilog/mkPcieControlAndStatusRegs.v" 
verilog work "../../xsim/verilog/mkMMUIndicationWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkMemServerRequestInput.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestProxySynth.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationInput.v" 
verilog work "../../xsim/verilog/mkMMURequestInput.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationInput.v" 
verilog work "../../xsim/verilog/mkPcieTracer.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestInverter.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationOutputPipes.v" 
verilog work "../../xsim/verilog/mkMMUIndicationInverter.v" 
verilog work "../../xsim/verilog/mkMemServerRequestInverter.v" 
verilog work "../../xsim/verilog/mkEHR2BSV.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationOutputPipes.v" 
verilog work "../../xsim/verilog/mkMMURequestOutputPipes.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationOutput.v" 
verilog work "../../xsim/verilog/mkMMUIndicationInput.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkMemServerRequestOutputPipes.v" 
verilog work "../../xsim/verilog/mkMMURequestOutput.v" 
verilog work "../../xsim/verilog/mkMMUIndicationProxySynth.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestInput.v" 
verilog work "../../xsim/verilog/mkMemServerRequestWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkMemServerRequestProxySynth.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationInverterV.v" 
verilog work "../../xsim/verilog/mkMMUIndicationOutput.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationInverter.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestOutputPipes.v" 
verilog work "../../xsim/verilog/mkXsimTop.v" 
verilog work "../../xsim/verilog/mkMMUIndicationInverterV.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestOutput.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationProxySynth.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationOutput.v" 
verilog work "../../xsim/verilog/mkMMUIndicationOutputPipes.v" 
verilog work "../../xsim/verilog/mkMMURequestProxySynth.v" 
verilog work "../../xsim/verilog/mkAxiEthTestIndicationProxySynth.v" 
verilog work "../../xsim/verilog/mkAxiEthTestRequestInverterV.v" 
verilog work "../../xsim/verilog/mkMemServerIndicationInverterV.v" 
verilog work "../../xsim/verilog/mkMMURequestInverterV.v" 
verilog work "../../xsim/verilog/mkMMURequestWrapperMemPortalPipes.v" 
verilog work "../../xsim/verilog/mkMemServerRequestOutput.v" 
verilog work "../../xsim/verilog/mkMMURequestInverter.v" 
verilog work "../../../../verilog/CONNECTNET2.v" 
verilog work "../../../../verilog/FpgaReset.v" 
verilog work "../../../../verilog/CONNECTNET.v" 
verilog work "../../../../verilog/PutInverter.v" 
verilog work "../../../../verilog/GenBIBUF.v" 
verilog work "../../../../verilog/SyncFIFO1.v" 
verilog work "../../../../verilog/PositiveReset.v" 
verilog work "../../../../verilog/LinkInverter.v" 
verilog work "../../../../verilog/SyncFIFO.v" 

verilog work "glbl.v"

nosort
