
---------- Begin Simulation Statistics ----------
final_tick                               719270527500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 741394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858704                       # Number of bytes of host memory used
host_op_rate                                   815833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1696.13                       # Real time elapsed on the host
host_tick_rate                               86825194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500003                       # Number of instructions simulated
sim_ops                                    1383758466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.147267                       # Number of seconds simulated
sim_ticks                                147266821250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1530454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3060908                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.841357                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits       8114806                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      8127700                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       711008                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     11861781                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           39                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          606                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          567                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12916938                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        141064                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        31232034                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       33116709                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       710789                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          7880149                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     20030648                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           15                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     24106425                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250163944                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    261356970                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    290741782                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.898932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.267179                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    238062639     81.88%     81.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      9720968      3.34%     85.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      6864827      2.36%     87.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      4381963      1.51%     89.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      2642649      0.91%     90.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3420273      1.18%     91.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2481391      0.85%     92.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3136424      1.08%     93.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     20030648      6.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    290741782                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       103584                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       127199341                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            56176389                       # Number of loads committed
system.switch_cpus_1.commit.membars                10                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     53555479     20.49%     20.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       762725      0.29%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            9      0.00%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     27062621     10.35%     31.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      1038679      0.40%     31.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      1226530      0.47%     32.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     29255544     11.19%     43.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     51308014     19.63%     62.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5775622      2.21%     65.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      5624740      2.15%     67.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      5631689      2.15%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          744      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       219852      0.08%     69.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        58757      0.02%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         3707      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56176389     21.49%     90.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     23655869      9.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    261356970                       # Class of committed instruction
system.switch_cpus_1.commit.refs             79832258                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       193273929                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           261193027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.178135                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.178135                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    237384698                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved      7499653                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    291578006                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       15279384                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        22818213                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       720746                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1256                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     18246615                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          12916938                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        26993223                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           266349375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       271295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            287202609                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          875                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1442166                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.043856                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     27378161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8255909                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.975110                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    294449664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.018691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.450483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      240750728     81.76%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6337028      2.15%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5876039      2.00%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3940138      1.34%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3025630      1.03%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3293340      1.12%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2112578      0.72%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4114377      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       24999806      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    294449664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 83978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       752628                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        9612429                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              249727                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.944425                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           87608967                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         24165288                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     109338232                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     62798243                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           21                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       101726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     24637972                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    285308002                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     63443679                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       958253                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    278164811                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2800013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      8076015                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       720746                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     13644867                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       288330                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6352065                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         3066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13551                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       882581                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      6621822                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       982090                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13551                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       330262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       422366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       326919974                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           274520060                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.635065                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       207615388                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.932050                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            274793641                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      179140732                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      66081659                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.848799                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.848799                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          122      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     61757499     22.13%     22.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1114108      0.40%     22.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           14      0.00%     22.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     27381065      9.81%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      1271133      0.46%     32.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      1264507      0.45%     33.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     29363661     10.52%     43.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     51472922     18.44%     62.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5775893      2.07%     64.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      5659037      2.03%     66.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      5631952      2.02%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          744      0.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       224719      0.08%     68.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        61714      0.02%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         4965      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63921335     22.90%     91.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     24217674      8.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    279123064                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         311010010                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         1.114240                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         77198      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        15884      0.01%      0.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd      1838804      0.59%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp          401      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt         5227      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     94278395     30.31%     30.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     87052218     27.99%     58.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     40039851     12.87%     71.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc     31719505     10.20%     82.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     54969826     17.67%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        11561      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       828282      0.27%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       172858      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     83692010                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    461276738                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     79881315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    105995018                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        285058254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       279123064                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     23865109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       121317                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     30475417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    294449664                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.947948                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.556023                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    178702270     60.69%     60.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     43098679     14.64%     75.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31894670     10.83%     86.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     16508675      5.61%     91.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     11158712      3.79%     95.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      5594460      1.90%     97.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      3948432      1.34%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1938848      0.66%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1604918      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    294449664                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.947678                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    506440942                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    702550381                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    194638745                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    202941448                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12421095                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      8323053                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     62798243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     24637972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     640828547                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    121589217                       # number of misc regfile writes
system.switch_cpus_1.numCycles              294533642                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     152452074                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    380919049                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     43801584                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       21866976                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     38323073                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       667207                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1075175614                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    288633715                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    420437452                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        33056500                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2927837                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       720746                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     86272723                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       39518184                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    188940220                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        80638                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1351                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       105446214                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    324803032                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          556173827                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         574648554                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      318064738                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     178118335                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3204165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6408332                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15688                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1470892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650002                       # Transaction distribution
system.membus.trans_dist::CleanEvict           880452                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59519                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1470892                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4591319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4591319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    139546432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               139546432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1530454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1530454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1530454                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5977125000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8289121500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 719270527500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1714902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3028412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           920                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3107066                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9609737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9612497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       117760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    273153344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              273271104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1540069                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41600128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4744236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4728548     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15688      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4744236                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4269986000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4804743500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1380000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           20                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1673612                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1673632                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           20                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1673612                       # number of overall hits
system.l2.overall_hits::total                 1673632                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          900                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1529511                       # number of demand (read+write) misses
system.l2.demand_misses::total                1530411                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          900                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1529511                       # number of overall misses
system.l2.overall_misses::total               1530411                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     79669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 139011666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     139091335000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     79669000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 139011666000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    139091335000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3203123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3204043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3203123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3204043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.477506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.477650                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.477506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.477650                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 88521.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90886.346028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90884.955087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 88521.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90886.346028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90884.955087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650002                       # number of writebacks
system.l2.writebacks::total                    650002                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1529511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1530411                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1529511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1530411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     70668501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 123716556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 123787224501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     70668501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 123716556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123787224501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.477506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.477650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.477506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.477650                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78520.556667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80886.346028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80884.954761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78520.556667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80886.346028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80884.954761                       # average overall mshr miss latency
system.l2.replacements                        1540069                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1064900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1064900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1064900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1064900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              920                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          920                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          920                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data        36538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36538                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        59519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59519                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   5163308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5163308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        96057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.619622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86750.592248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86750.592248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        59519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4568118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4568118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.619622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76750.592248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76750.592248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     79669000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79669000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.978261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88521.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88521.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     70668501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70668501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.978261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78520.556667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78520.556667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1637074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1637074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1469992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1469992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 133848357500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 133848357500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3107066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3107066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.473113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91053.799953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91053.799953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1469992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1469992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 119148437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119148437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.473113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.473113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81053.799953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81053.799953                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           81                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                81                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              43                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.346774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.346774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       819000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       819000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.346774                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.346774                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19046.511628                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19046.511628                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.992900                       # Cycle average of tags in use
system.l2.tags.total_refs                     6455221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1542198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.185728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.572647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.663628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.908506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  2035.848119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.994066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52806806                       # Number of tag accesses
system.l2.tags.data_accesses                 52806806                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        57600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     97888704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           97946304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41600128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41600128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1529511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1530411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650002                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       391127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    664703042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             665094168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       391127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           391127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      282481333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282481333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      282481333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       391127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    664703042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            947575501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    649847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1510549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001052624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3542017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             611163                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1530411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650002                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1530411                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   155                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             72984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             81209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             88673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             92611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41142                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32450971250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7557245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60790640000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21470.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40220.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   701123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  447059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1530411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1063008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  371066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   63543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1013082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.533990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.513252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.488863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       509394     50.28%     50.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375117     37.03%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83220      8.21%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21722      2.14%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7742      0.76%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3470      0.34%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1787      0.18%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1366      0.13%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9264      0.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1013082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.490501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.377836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.792853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39254     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.548589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.521471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29125     74.17%     74.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              840      2.14%     76.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7397     18.84%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1737      4.42%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              148      0.38%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96732736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1213568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41589120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                97946304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41600128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       656.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    665.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  147277992000                       # Total gap between requests
system.mem_ctrls.avgGap                      67545.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        57600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     96675136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41589120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 391126.796321747825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 656462434.507799863815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282406584.504179298878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1529511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650002                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     33499750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  60757140250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3580813258000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37221.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39723.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5508926.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4171038060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2216928945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6301699740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1722218940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11624686320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      64872447270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1921030080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        92830049355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.352774                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4432895500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4917380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 137916545750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3062474520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1627717245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4490046120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1669893660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11624686320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63911036820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2730638880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89116493565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.136261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6534108750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4917380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 135815332500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000000692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     26992092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1034492788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000000692                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500004                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     26992092                       # number of overall hits
system.cpu.icache.overall_hits::total      1034492788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1131                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3902                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1131                       # number of overall misses
system.cpu.icache.overall_misses::total          3902                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     96529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     96529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96529000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     26993223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1034496690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     26993223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1034496690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85348.364279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24738.339313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85348.364279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24738.339313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3179                       # number of writebacks
system.cpu.icache.writebacks::total              3179                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          211                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          211                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          211                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          211                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     81299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81299000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     81299000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81299000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88368.478261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88368.478261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88368.478261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88368.478261                       # average overall mshr miss latency
system.cpu.icache.replacements                   3179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000000692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     26992092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1034492788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1131                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3902                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     96529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     26993223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1034496690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85348.364279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24738.339313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          211                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     81299000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81299000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88368.478261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88368.478261                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.452660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1034496479                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280275.393931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   477.406472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    34.046188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.932435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.066496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4137990451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4137990451                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    358798522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2308486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     68291364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        429398372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    359692385                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2308486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     68291365                       # number of overall hits
system.cpu.dcache.overall_hits::total       430292236                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11275568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       155330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     10615861                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22046759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11279578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       155330                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     10615861                       # number of overall misses
system.cpu.dcache.overall_misses::total      22050769                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4831590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 549629688848                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 554461278848                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4831590000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 549629688848                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 554461278848                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370074090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2463816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     78907225                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    451445131                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370971963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2463816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     78907226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    452343005                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.134536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.134536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31105.324149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 51774.386350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25149.332782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31105.324149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 51774.386350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25144.759298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7060672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1298                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            322086                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.921698                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.434783                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3516825                       # number of writebacks
system.cpu.dcache.writebacks::total           3516825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      7412617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7412617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      7412617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7412617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       155330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3203244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3358574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       155330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3203244                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3358574                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4676260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 161761819711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 166438079711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4676260000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 161761819711                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 166438079711                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.040595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.040595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007425                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30105.324149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 50499.374918                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49556.174648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30105.324149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 50499.374918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49556.174648                       # average overall mshr miss latency
system.cpu.dcache.replacements               14637666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    217157563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1761001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     45149321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       264067885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10582587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       148750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      9987083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20718420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4597932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 508177817500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 512775749500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227740150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1909751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     55136404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    284786305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.077890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.181134                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 30910.467227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 50883.507977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24749.751646                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      6880010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6880010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       148750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3107073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3255823                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4449182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 156045737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 160494919500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.077890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.056352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29910.467227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 50222.745813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49294.731163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    141640719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       547485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     23142043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      165330247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       643400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       628736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1278716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    233658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  41450513382                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41684171382                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142284119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       554065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     23770779                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    166608963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.026450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35510.334347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 65926.737744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32598.459222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       532607                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       532607                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         6580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        96129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       102709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    227078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   5714766245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5941844245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.004044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34510.334347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 59448.930552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57851.252032                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       893863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        893864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       897873                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       897874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        49581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data           42                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        49623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data      1357966                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1357966                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        49821                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data           42                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        49863                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995183                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995187                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32332.523810                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total    27.365657                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data      1315966                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1315966                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31332.523810                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31332.523810                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1677155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1677168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       357000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       573000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1677179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1677196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data       357000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20464.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       213000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       569000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data       356000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       142250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1677179                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1677191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1677179                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1677191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           448284773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14638178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.624356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   396.768021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    10.395587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   104.823240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.774938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.020304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.204733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1837427746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1837427746                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 719270527500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 557365282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 161905245000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
