# Project: Systolic Array
# Abstract
This is systolic array which supports 8bit signed integer multiplication.

# File/Directory Info
GUI_SW: Graphic Interface for PC-FPGA with UART
mnist_handwritten: Classification model for mnist handwritten dataset
sim_1: Simulation of RTL
sources_1: RTL source codes
vitis project: Firmware for PC-FPGA with UART
