// Generated by CIRCT firtool-1.128.0
module Queue1_MemoryPacket(	// src/main/scala/chisel3/util/Queue.scala:60:7
  input         clock,	// src/main/scala/chisel3/util/Queue.scala:60:7
                reset,	// src/main/scala/chisel3/util/Queue.scala:60:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [31:0] io_enq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_wbData,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [4:0]  io_enq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [31:0] io_enq_bits_pcTarget,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [31:0] io_deq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_wbData,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [4:0]  io_deq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_regWen	// src/main/scala/chisel3/util/Queue.scala:72:14
);

  reg [165:0] ram;	// src/main/scala/chisel3/util/Queue.scala:73:91
  reg         maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    do_enq = ~maybe_full & io_enq_valid;	// src/main/scala/chisel3/util/Queue.scala:76:27, :103:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    if (reset)	// src/main/scala/chisel3/util/Queue.scala:60:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Queue.scala:76:27
    else if (do_enq != maybe_full)	// src/main/scala/chisel3/util/Queue.scala:76:27, :93:{15,27}, :94:16, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      maybe_full <= do_enq;	// src/main/scala/chisel3/util/Queue.scala:76:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    if (do_enq)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      ram <=
        {io_enq_bits_pc,
         io_enq_bits_inst,
         io_enq_bits_dnpc,
         io_enq_bits_wbData,
         io_enq_bits_rdAddr,
         io_enq_bits_regWen,
         io_enq_bits_pcTarget};	// src/main/scala/chisel3/util/Queue.scala:73:91
  end // always @(posedge)
  assign io_enq_ready = ~maybe_full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :76:27, :103:19
  assign io_deq_valid = maybe_full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :76:27
  assign io_deq_bits_pc = ram[165:134];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_inst = ram[133:102];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_dnpc = ram[101:70];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_wbData = ram[69:38];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rdAddr = ram[37:33];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_regWen = ram[32];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
endmodule

