.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000000000010010
000000000000110000
000010000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000100010
000000001000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000110000000000

.io_tile 8 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000010010
000011011000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000101000000001001111010001100110000000000
000010000000000000100000000111100000110011000000000000
001000000000000000000111100000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000001011101110101001010110000110
000010000000010000000010001111100000111101010000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111101011110000010000000000
000000000000000001000000000000001000110000010000000001
010000000000000111000111000011011000000001010000000000
100000000000001101100100000001100000000011110000000000

.logic_tile 3 17
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000010100111001000001100111000000000
000000000000000101000100000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000111000101101000001100111000000000
000000000000000011000000000000100000110011000000000000
000000000000000011100000000001001000001100111000000000
000000000110000000100000000000100000110011000000000000
000000000000000000000111000000001001001100111000000000
000000000000000000000100000000001000110011000000000001

.logic_tile 4 17
000000000000000000000000001101111000100010000000000000
000000000000000000000000000011101111000100010010000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000001111100110000001101010000011111000000001
000000000000000001100000000000101000000011110000001000
000000000000101001100111010011000000000000001000000000
000000000001011011000111100000001000000000000000000000
000000000000001000000000000111001100000011111000000000
000000000000001111000011100000011101000011110000000000
000000000000000000000011110011111000000011111000000000
000000000000001001000011010000001001000011110000000000
000000000000001000000111110111111011000011111000000000
000000000000000011000010000000011111000011110000000000
000000000000000000000110010111011011000011111000000000
000000000000000001000010000000111000000011110000000000
000000000000000000000010000101101011000011111000000000
000000000000000001000000000000011101000011110000000000
000000000000001001000010000111111001000011111000000000
000000000000000001100000000000011101000011110000000000

.ramb_tile 6 17
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000101000011100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000101000010100011000000000000001000000000
000000000000000000100100000000000000000000000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000010110000001100110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001011110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001011000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000011000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000011000000000000001100000000000001000000000
000000000000101001000010110000001100000000000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000001101000011110000101100110011000000000000
000000000000000011100000000011101001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000011100000000001101000001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000011100010100101101000001100111010000000
000000000000001001100000000000101110110011000000000000
000000000000000000000010100111001001001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 2 18
000000000000000000000010100111000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000010100000001101001100111000000000
000000000000001101000100000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000111000000000000001000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000001101000000000000001111110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000111000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010110000000000110011000000000000

.logic_tile 3 18
000000000000000000000000000011001000001100111000000000
000010100000000000000000000000000000110011000000010000
001000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000000000110000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000001100000011000001110101000010000000000
000000000000000000000010100111011010010100100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000010100111100001000110000010000000
000000000000001001000100000000101110000110000000000000
000000000000000000000111000000011101001100110000000000
000000000000000000000000000000011100110011000000000000
010000000000000000000111000101011011111001010110000100
100000000000000001000100000000101011111001011000000100

.logic_tile 4 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000010101001100000011111000000000
000000000000000000000010100000001100000011110000000000
000000000000000001100000000011001001110011001000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000011001000110011001000000000
000000000000000000000000000000101100001100110000000000
000000000000000011100000010011001000110011001000000000
000000000000000111000010010000001111001100110000000000
000000000000000001100000010111001001110011001000000000
000000000000000000100010010000001110001100110000000000
000000000000000011100110000011101000110011001000000000
000000000000100000000100000000001110001100110000000000
000000000000001001000000000011101000110011001000000000
000000000000001001100000000000101100001100110000000000

.logic_tile 5 18
000000000001000000000111100111101000000011111000000000
000000001000100000000000000000111100000011110000010000
000000000000000000000000000011100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000001000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000001000000001000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000001101001101100010000000000000
000000000000001111000000000001011111001000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110100011001110001100110000000100
000000000000000000000000000000001110110011000001000000

.logic_tile 8 18
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000100000010000000000010000111001001001100111000000000
000000000000000000000000000000001111110011000001000000
000000000000000000000000000111001000001100111000000000
000000000000001111000000000000001110110011000001000000
000000000000001000000010010111001000001100111000000000
000000000000001011000111010000001011110011000001000100
000000000000000000000111000011001001001100111000000000
000000000000000000000000000000001010110011000001000000
000000000000001111000111000011001000001100111000000100
000000000000001011100100000000101101110011000000100000
000000000000000000000011100111001000001100111000000000
000000000000000000000000000000101110110011000001000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000001000
000001001110000000000011110101100000000000001000000000
000000100000000111000111000000001111000000000000000000
000000000000000111100111100101100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000100001000000000011000001000000001000000000
000000000001010001100011110000101001000000000000000000
000010000010000011100110110011000000000000001000000000
000010100000000000100010100000101011000000000000000000
000001000000100101100000010001100001000000001000000000
000000100001010000000010100000101110000000000000000000
000000000000100101100000010011100001000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000101000000000000101100000000000000000000

.logic_tile 11 18
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000001000
000000000000000000000011100011111110101010101000000000
000000000000000000000100000000100000101010100000000000
000000000000000000000000000101001000101010101000000000
000000000110000000000011100000100000101010100000000000
000000000000000000000000000000001001110011001000000000
000000001110000000000000000000001001110011000000000000
000000000010001000000000000000001000110011001000000000
000000000000000111000000000000001100110011000000000000
000000000000000000000000000000001000110011001000000000
000000000000000000000011110000001110110011000000000000
000000000000000000000000000000001000110011001000000000
000000000000000001000000000000001000110011000000000000
000000000000000011100111000111101000101010101000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 12 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000000000000000011001000001100111010000000
000000000000000000000000000000101101110011000000000000
000000000000000101100111010011101000001100111000000000
000000000000000000000010100000101111110011000000000000
000000000000001000000110100011101000001100111000000000
000000001100000101000010010000001101110011000000000000
000000000000000000000111000011001000001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000101100000000111101000001100111000000000
000000000000000101000000000000001101110011000000000000

.logic_tile 13 18
000000000000000000000010100001001000001100110000000000
000000000000000111000111100000100000110011000000010000
001000000000000101100010111001111111111001010110000000
100000000000000101000010101011101011100001011001000000
010000000000000000000010100011011100101000010100000000
010000000000000000000000000001111011101001110000000101
000000000000001101000110100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000111101001111100101001010100000100
000000000000000000000000000101011000101001101000000000
000001000000100000000110101101111111111001010100000100
000000100001010000000000001011101001100001011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000001001111111100000110100000110
100000000000000000100000001011001010111000111000000001

.logic_tile 14 18
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000110100001100001000000001000000000
000000000000000011000000000000001010000000000000000000
000001000000000000000010100001000000000000001000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000001001111000100000000
110000000000000000000100000000001011001111000000000000
000000000000100000000111100000000001001111000100000000
000000000001000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001110110011000000010000
001000000000001101000010100111001001100000110000000000
100000000000001111000000000011001010110000010000000000
010000000000000000000000000000011001110000010000000000
100000000000000111000000000111001000110000100000000000
000000000000001001100110000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000000001101100000001011111001101000010100000001
000000000000000001000000001111111011111000100000000000
000000000000000000000110001011011110111001010100000001
000000000000000000000000001011011110110000000000000000
000000000000001101000000011000001111111100010110000000
000000000000000101000010000101011111111100101000000000
010000000000000001100111000001101110000001010000000000
100000000000000000000100000000000000000001010010000010

.logic_tile 2 19
000000000000000101100000000000001001001100111000000000
000000000000000000000010100000001010110011000000010000
001000000000001001100110001111001000110001110100000000
100000000000000001100100000001001000110100111000000100
010000000100100000000010110000001101000001110000000000
100000000000000000000010001101001011000010110000000000
000000000000000101100010110000001110111000110100000000
000000000000000101000110101011011011110100110000000010
000001000010000111100011110101111001111000110100000000
000000000000010000000110010000001110111000111000000010
000000000000000001100000000001011010001101000000000000
000000000000000000000000000000111100001101000000000000
000000000000000001100110001001111010100000000000000000
000000000000000000000100000001111110000000000000000000
010000000000000001000000001011000000101001010100000000
100000000000000000000000000011101101110110110000000010

.logic_tile 3 19
000000000000001000000111110011100000000000001000000000
000000000000001111000111110000101100000000000000001000
000000000000000111100110010001000001000000001000000000
000000000000000000100110010000101111000000000000000000
000000000000000111100110010101000000000000001000000000
000000001100000000100110010000101010000000000000000000
000000000000001001100000000101000000000000001000000000
000000000000001001100000000000101001000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000111000011100101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111010001000001000000001000000000
000000000000000000000110100000001001000000000000000000

.logic_tile 4 19
000000000000000111000000000101101001110011001000000000
000000000000000000100011100000001011001100110000010000
000000000000001000000000000101001000110011001000000000
000000000000001011000011110000101110001100110000000000
000000000000000101000011100011001001110011001000000000
000000100000000000000000000000001000001100110000000000
000000000000001000000011100000001000111100001000000000
000000000000001011000000000000000000111100000000000100
000000000000000001100000001001011100001000100000000000
000010000000001001100000001001011001100010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000001000000000000000011010110011000000000000
000000000000001001000000000011001010001100110000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 5 19
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000111100010100111100000000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000001011100110100111100001000000001000000000
000000000000001011100010100000001111000000000000000000
000000000000000001000011100101100001000000001000000000
000001000000000000100010100000101101000000000000000000
000000000000000101000010100111100001000000001000000000
000000000000000101000011100000101100000000000000000000

.logic_tile 8 19
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000011110000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111111011110011000000000000
000000000000000000000000000000101011001100110000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000111000000000111001100000011111000000000
000000000000000000100000000000000000000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000010000000000000000000000111100000000000100
000001000000000000000110000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000011001001001100110000000000
000000000000000000000000000000101001110011000010010000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011100110011000000000000
000000000000000000000000001101100000001100110000000000

.logic_tile 13 19
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
001000000000000111100000011001011010010111110010000000
100000000000000000000011010011010000101001010010000100
010000000001000000000000000101101111111101000110100000
010000000000000101000000000001011011111000000000100100
000000000000001000000110011001011010101000010100000001
000000000000001011000110000001011010010110110000000101
000000000000000000000111001011111010101100000110000101
000000000010000000000000001101111000111100010000100001
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000011011011110001100110000000000
000000000000000000000010011001100000110011000000000000
010010100000001000000000000000000001001100110000000000
100001000000000001000000001011001110110011000000000000

.logic_tile 14 19
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000000000011101000001100111000000010
000000000000000000000000000000111111110011000000100000
000000000000000000000110100011101000001100111000000001
000000000000000000000000000000100000110011000000100000
000000000000000000000000000011101001001100111000000001
000000000000000000000000000000001111110011000000000100
000000000000000001100000000011001001001100111000000101
000000000000000000100000000000001101110011000000000000
000000000000001000000110000111101001001100111000000010
000000000000001001000110000000001111110011000000000100
000000000000000000000000010111101000001100111000000010
000000000000000000000010010000101011110011000000000100
000000000000000001100000000000001000111100001000000111
000000000000000000100010000000000000111100000010100010

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000000000000000000000011010000000110110000100
000000000000000000000000000000001011000000110001000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000001101100000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000111100110000000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000001101000111100101100000000000001000000000
000000000000001001000100000000101000000000000000000000
000000000001010111100000000001001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000001000110000001101001001100111000000000
000000000000000101000110100000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001111110011000000000000
000011000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000011110000001000110011000000000001

.logic_tile 2 20
000000000000100101000110000101011001000010000000000000
000000000000000000000000001101011010000000000000000000
000000000000000000000010111011100000100000010000000000
000000000000000101000010000011001001000000000000100011
000000000000000000000010101111011011110011000000000000
000000000000000111000000001001001111000000000000100000
000000000000001011100000000101011011000000000000000000
000000000000000101000010100101101001100000000000000000
000000000100001000000000000111100001000110000000000000
000000000000000001000011110000001110000110000000000000
000000000000001001100000011001111100000010000000000000
000000000000000001000010011111011000000000000000000000
000000000000001000000000001000011000001100110000000000
000000000000001011000000000101011101110011000000000000
000000000000001001100111001011101100101000000000000000
000000000000001001100010001101000000000000000000000010

.logic_tile 3 20
000000000000001000000000010101000000000000001000000000
000000000000001001000010010000101000000000000000010000
000000000000000000000111100101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001100110010000000000000000001000000000
000000000000000000100111110000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 20
000000000000000000000011110000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001101101101110011000000000000
000000000000000000100011101111011011000000000000000000
000000000000000000000110010000000000000000000000000000
000001001000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001101100000000000000000
000000000000000000000000001001111000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000001000000100000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000100000001000000000000000111000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 8 20
000001000000000000000000010000000001000000001000000000
000000000000001111000011110000001101000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000111100000000101101000110011001000000000
000000000000001111000000000000001000001100110000000000
000000000000001000000111100101001000110011001000000000
000000000000011011000100000000001010001100110000000000
000000000001010000000000000111101000110011001000000000
000000001000001111000000000000001001001100110000000000
000001001000000000000000000001101000110011001000000000
000010100000000000000010010000001010001100110000000000
000000000000000000000000010111001000110011001000000000
000000000000100000000011100000101000001100110000000000
000000000010000000000000000011001000110011001000000000
000000000000001011000000000000001010001100110000000000

.logic_tile 9 20
000000001010000000000000000000000000000000001000000000
000000000000100000000011110000001011000000000000001000
000000000000000011100010000111000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000100001000000000000000000001001000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000010000000111000101100001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000001000000000011100000000000000000001000000000
000000001000000000000100000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000101011111001011110000100000
000000000000000000000010010000101111001011110011000001
001000001110000001100000010001111111110001110110100010
100000000000000000000010001101111000110000010011000100
010000000001010000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000011101100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010101110000000000000000111011110001100110000000000
000001000000000000000000000111000000110011000000000000
000000000000001001100000000111000000001100110000000000
000000000000000011000000000000001110110011000000000000
010000001010001111100010100000000000000000000000000000
100000000000001011000100000000000000000000000000000000

.logic_tile 12 20
000010100000000000000000000111100001000000001000000000
000000000000001001000000000000101100000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000100010000000000000000011000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100000011100111010111000001000000001000000000
000000000000001001000011010000001110000000000000000000
000000001100001011100011100001100000000000001000000000
000000000000000011100000000000001111000000000000000000
000000000000001111100000010011100000000000001000000000
000000000000010011000011100000001101000000000000000000
000001000000101111000000000111000001000000001000000000
000010100001010111100010010000001101000000000000000000

.logic_tile 13 20
000000000000000001000110000011000001000000001000000000
000000000000000001100010100000001001000000000000001000
000000000000100111000110000111011001000011111000000001
000000000001000101100011110000001000000011110000000100
000010000000000001100110010011000000000000001000000000
000000000001000000100110010000101001000000000000000000
000000000000001001100000000001001010000011111000000000
000000000000001001100000000000001001000011110000000000
000001000010000011100111000011101011000011111000000000
000010000000000000100100000000011100000011110000000000
000001000000001111100000000111101010000011111000000000
000000100000000001100000000000011000000011110000000000
000100000010000001100010000111111010000011111000000000
000000000000000000000100000000101111000011110000000000
000010000000000001100111110111111011000011111000000000
000000000000000000000010000000101001000011110000000000

.logic_tile 14 20
000000000000000000000110100011000001000000001000000000
000010000000001111000000000000101011000000000000001000
000000000000000000000110110101000001000000001000000000
000000001010000111000010100000001101000000000000000000
000000000000000101100000010101000000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000001101100111100001100000000000001000000000
000000000000000101000100000000001001000000000000000000
000000000000000011100111110101100001000000001000000000
000000000000000000100010010000001111000000000000000000
000000100000000000000011100101100001000000001000000000
000001000000000000000100000000001110000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000111000001000001000000001000000000
000000001010000111000100000000001001000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000101100000000000011010000011110000000001
000000000000000000100000000000000000000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000001100110010111101000001100111000000000
000000000000000111000010000000001101110011000000010000
000000000000001000000000000000001000111100001000000000
000000000000000001000010100000000000111100000001000001
000000000000001000000010101101101010001000100000000000
000000000000000001000010101011011000010001000000000000
000000000000000101000010100111011000100010000000000000
000000000000000001000011101011111100001000100000000000
000000000000001111000011100111001011100010000000000000
000000000000000011100110000011101011001000100000000000
000000000000000011100000000101011001100000000000000000
000000000000000000100010000001101011000100000000000010
000000000000000000000111011001011100100000000000000000
000000000000000000000111010101101001000000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000110000101011001000011111000000000
000000000000000111000000000000001111000011110000001000
000000000001001111000000010101000000000000001000000000
000000000000100001100011010000101110000000000000000000
000000000000001000000011100111011010000011111000000000
000000000000100001000011100000111000000011110000000000
000000000001010001100000000001101100000011111000000000
000000000000000000000010100000111001000011110000000000
000000000000000111000110010011001101000011111000000000
000000000000000000000110010000011000000011110000000000
000000000000001001100110010101111100000011111000000000
000000000000001001100010010000001011000011110000000000
000000000000001000000111010111111100000011111000000000
000000000000001101000010000000101111000011110000000000
000000000000000011100010010111111101000011111000000000
000000000000000000000010000000011101000011110000000000

.logic_tile 3 21
000000000000100000000000000000000001000000001000000000
000001000001000000000000000000001101000000000000010000
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000001100000000000000000000011100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000111000000000011100001000000001000000000
000000000000010000000000000000101111000000000000000000
000000000000001101000111000000000000000000001000000000
000000000000001011100110110000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100001000000000000001010000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 21
000000000000001000000000000111001000000000000000000000
000000000000001111000000001111101000100000000001010000
001000000000001111100000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000001101111001001111110000000000
100000000000000000000000000001101101111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000111001000011010000001010110000000
000000000000000000000111110111000000000010100001100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000111000000000011000000000000000000000001
100000000000000000100000001011100000101001010010100000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 21
000001000000000000000000000011101000110011001000000000
000000001000000000000000000000001110001100110000010000
000001000000000000000000000111101000110011001000000000
000000000000000000000000000000001110001100110000000000
000000000000000000000000000000001000111100001000000000
000000100000010000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000110001111100000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000

.logic_tile 9 21
000000100000000000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001001100000000000000000000000001000000001000000000
000010100000000000000000000000001101000000000000000000
000000000000000001000000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001111000011000000001101000000000000000000
000000000000001001000010010011100000000000001000000000
000000000000000011100111000000000000000000000000000000
000001000100000000000000010000000000000000001000000000
000000000000001111000011010000001010000000000000000000
000000000000000000000000000000001000111100001000000100
000000000000000000000000000000000000111100000000000001

.logic_tile 11 21
000001000000000001100110000101100000000000001000000000
000000000100000000000000000000000000000000000000001000
000000000000000000000111100000001010000011111000000000
000000000000000000000100000000001000000011110000100001
000000000000000101000000010101011100000011111000000000
000000000000000000000010000000101100000011110001000000
000000000000001001100110000000011110000011111000000000
000000000000001111000000000000011001000011110000000000
000000000000001000000000000111011101000011111000000000
000000000000001111000000000000011100000011110000000000
000000000000001011100111000101101110000011111000000000
000000000000000001100000000000010000000011110000000000
000000000000001000000111000111111000000011111000000000
000000000000001111000100000000110000000011110000000000
000001000000000011100111010101111110000011111000000000
000010100000000000000110000000100000000011110000000000

.logic_tile 12 21
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001100000000000000010000
000000100000000111100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001001000000111000111100000000000001000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001000111000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000001100001000000000000111011010000011111000000000
000000000000000001000000000000001000000011110000010000
000000000001000000000000000000000001000000001000000000
000000000110100000000000000000001111000000000000000000
000000100000100000000000000111100000000000001000000000
000001000001000000000000000000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000000001010000001000000000000001111000000000000000000
000000001100000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000010100000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000000000010000000001111000000000000000000

.logic_tile 14 21
000001000000000000000000000101000001000000001000000000
000010100000000000000000000000001100000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000100000000000000010000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000001010001001000000000000100000000000000000000000
000010101100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000000101100000000000001000000000
000000000110000000000000000000100000000000000000000000

.logic_tile 15 21
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100111110000000001000000001000000000
000000000000000000000110000000001000000000000000000000
000000000000000000000000000111001101000011111000000000
000000000000000000000000000000101101000011110000100000
000000000000001001100000000111001110000011111000000000
000000000000000001000011100000100000000011110000000000
000000000000000001000000000101111001000011111000000000
000000000000000000100000000000011101000011110000000000
000000000000000001000110010101111110000011111000000000
000000000000000000000011010000000000000011110000000000
000000000000000111000110010000011101000011111000000000
000000000000000000100010000000001001000011110000000000
000010100000000111000011100000011111000011111000000000
000000000000000000100100000000011101000011110000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000101100000000000000000000
000000000101001111000000010101100000000000001000000000
000000000000100111000011100000001110000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000001111000100000000001001000000000000000000
000000000010100011100000000101000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000101000011100000000000000000000000001000000000
000000000000110000100000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 2 22
000000000000000000000000000101011001000011111000000000
000000000000000000000000000000011000000011110000010000
000000000000000000000011100101001100000011111000000000
000000000000000111000000000000001111000011110000000000
000010100000011001100000000000000000000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001001000000000000000000000000000001000000000
000001000110101001000000000000001110000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000001000000000
000000000000000000100011000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000001110000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000101000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 22
000000000001000000000000000101000000000000001000000000
000000001010100000000000000000100000000000000000010000
001000000000000101000000010000001000111100001000000000
100000000000000000100011110000000000111100000010000000
010001000000000000000011100000000000000000000000000000
110000001000000000000111100000000000000000000000000000
000000000000000000000000000000011001110000000000000000
000000000000000111000000000000011010110000000010000101
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011110101011110100000101
000000000000000000000010000001000000010111111010100011
000000000000000000000000001001100001010000100100000101
000000000000000000000000001011001110000110001010100010
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000001000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000010111011000000011111000000000
000000000000000000000010100000010000000011110000000100
000001000001000000000010000011001110000011111010000000
000000100000100000000010000000001001000011110000000100
000000000000000001100000000111001100000011111010000000
000000000000001101000000000000110000000011110000000100
000000000000000011100000000011001011000011111000000101
000000000000000000000011110000011100000011110000000000
000000000000001001000010000101101010000011111000000001
000000000000000001100100000000010000000011110000000100
000000000000001001100110000011100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000010100000000000000000010000000000000000001000000000
000000001000000000000010010000001001000000000000010000
000000000000100000000000000001000000000000001000000000
000000001001010000000000000000100000000000000000000000
000000000110000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000001110000000000000000000001001000000000000000000
000000000000100000000000000001000000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 22
000000000000000111100000010011100000000000001000000000
000000000001010000100011100000001001000000000000001000
000000001110000001100000000101100000000000001000000000
000000000000101001000000000000001000000000000000000000
000000000000001111100000000101000000000000001000000000
000000001110001111000000000000001110000000000000000000
000000001100001111100110000111000001000000001000000000
000000000000000111000011110000101010000000000000000000
000001000000000001000000010111001101000011111000000000
000000000000000000100011100000101100000011110000000000
000000000000001001000000000011011001000011111000000000
000000000000000001000000000000101000000011110000000000
000000001000000111100110100111101110000011111000000000
000010000000101111000011110000101010000011110000000000
000000000000000000000111010101111111000011111000000000
000001001000100000000010000000111011000011110000000000

.logic_tile 9 22
000000000000000000000010000001100000000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000011100010010011000001000000001000000000
000000000000000000100111110000001001000000000000000000
000000100000001000000110010101000001000000001000000000
000000000000000111000011100000101101000000000000000000
000000000000001101100110110101011101000011111000000000
000000000000000101000010100000101110000011110000000000
000000000000000000000000000101100001000000001000000000
000000000010001111000000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000000000011100101100001000000001000000000
000000000001010000000000000000101001000000000000000000
000001000000000001000000000101100000000000001000000000
000000100000000111000000000000101001000000000000000000

.logic_tile 10 22
000010100001010000000010100000000000000000001000000000
000000000000000111000100000000001000000000000000001000
000001000000100101000010100011000000000000001000000000
000000100001010000100100000000100000000000000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001001110011000000000000
000011100001000000000000000001001000001100111000000000
000000000110000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001000110011000000000000
000000000101000000000000000000001000001100111000000000
000000000000100000000000000000001010110011000000000000
000001001100000000000000000000001000001100111000000000
000000100000000000000000000000001011110011000000000000

.logic_tile 11 22
000010000001011001100000000111011110000011111000000000
000000000000001111000000000000000000000011110000010000
001000001110010000000000000000001000111100001000000000
100010000000100000000000000000000000111100000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000101011100000000000000000000000000000000000
000000000001000011100000000000000000000000000000000000
000000000001000101000000000011011011000110100000000000
000000000000101111100000001111001111001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111100001000001001111000000000000
000000000000000001000000000001001010001001000000100000
010000100000101000000111110011101101010110110100000100
100000000001001011000011010000001111010110111011000011

.logic_tile 12 22
000000100001000000000000000111000000000000001000000000
000001000110000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000010100000000000000000000111000000000000001000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000100001011000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000

.logic_tile 13 22
000000000000010000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000010000
000001000000100000000000000000000000000000001000000000
000000100001000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100001000000000010000011000000000000001000000000
000000000000100000000000000000100000000000000000000000
000010100001100000000000000000000000000000001000000000
000000000001110000000000000000001101000000000000000000
000010100001010000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010101101010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 14 22
000010100000100000000111000001000000000000001000000000
000001000001000000000100000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000001000001010000000000000000001001000000000000000000
000010100000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001000000000000000000000000000000001000000000
000001001010000000000000000000001001000000000000000000
000010100000000000000000000001000000000000001000000000
000001001100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 15 22
000000000000000101000000010111011000000011111000000000
000000000000000000100011110000010000000011110000010000
001000000000000000000111100000001000111100001000000000
100000000000010111000000000000000000111100000000000000
000000000000000000000000000001000000001001000110000000
000000000000000111000010110000001001001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000101101101001110000010000000
000000000000000000000000000000101000001110000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000011000000000000101001010000001010100000000
000000000000000001000000000000100000000001010001000110
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000011000000100000000000000101100000000000001000000000
000000000000001111000000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000001010000000000011110000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001000000000111000000000000000000001000000000
000001000110100000000100000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010001101000111100001000000000
000000001010000000000011000000100000111100000010000000
000000000000000000000011100011001000010100000000000000
000000000000000000000000000000100000010100000010000001
000000100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000010101101000011100000000000001
000000000000000000000010000000101011011100000000000101
000000000000000000000000011011111100000000100000000000
000000000000000000000010001011101100000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000010000000
000000000000000111000000000000001110001111000000000000
000000000000000001100111010000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000001000000111101111111010000000000000000000
000000000000100011000010001111110000000001010000000000
000000000000000001100011100111011000000100000000000100
000000000000000000100110000000111111000100000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000001011101001000001010100000000
000000000000000000000000000011001101000001110000010001
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010001000000000000011100000000000000000000000000000
000000001000000001000000010000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000001111101010000010100010000000
000000000000010000100000001101000000000000000000000000

.logic_tile 8 23
000000000000001000000011100111111010000011111000000000
000000000000000001000000000000101000000011110000010000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000101100000000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001001000000000000000000

.logic_tile 9 23
000010000000000000000000000101000001000000001000000000
000000000001010000000000000000001000000000000000010000
000000000000001000000000000000000001000000001000000000
000000001100001011000000000000001101000000000000000000
000010000000001000000000000011100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100000000000000011100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001010100000000000000000000001000000001000000000
000000000001010000000000000000001101000000000000000000

.logic_tile 10 23
000010000000100111000000000111101000001100110000000000
000000000000000000100000000000100000110011000000010000
001000001100000111100010100111011001101000010100100000
100000000000000000100010100001011011011110101000000100
110000000001100000000010101001111010101001010100100011
110000000001110000000010101111111110010110011000000010
000000000000000101000000001111011101111100000110100010
000000000000000101000011101101001010110100011000000010
000000000000000111000110110001111101001100110000000100
000010000000100000100010100000011101110011000000000001
000001000000001000000110011101111110101100000100000010
000010101000000101000010001101001100111100011000100110
000010100000100001000010000101101010111001010100000110
000000000001000000000000001011111110010110000010000010
010000000000000101100110101111001010110000110100000011
100000000000000000000010101101011101111000100000000010

.logic_tile 11 23
000010100000000101100000000001100000000000001000000000
000001000000000111000000000000100000000000000000001000
000000000000000101100111100001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110110101101000001100111000000000
000000000100000000000010100000101100110011000000000000
000000000000000000000110110101101001001100111000000000
000000000000000000000010100000101110110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000111000000000000001011110011000000000000
000000001110100000000000000011001001001100111000000000
000000000001010000000000000000001000110011000000000000
000011100000000000000000000001001000001100111000000000
000010000000000000000000000000001100110011000010000000
000000100000000000000000000011001000001100111000000000
000001000000000001000000000000001011110011000000000000

.logic_tile 12 23
000010000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000001010000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000110000000000000000000001000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000010000000011100111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010100000000000000000001001000000000000000000
000010000000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001001000000000000000000
000000100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001001000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000011010000011110100000000
100000000000000000000000000000010000000011110000000000
010000000001000000000000000101000000010110100100000000
010000000000001111000000000000000000010110100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000010100000000000000111100111000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010010111000000000000001000000000
000000000000000000000111000000000000000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000001011000011010000001101000000000000000000
000011000000001000000000000000000001000000001000000000
000000000000001011000011110000001100000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000000011000011000000101001000000000000000000

.logic_tile 2 24
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000001000000000
000010000000001111000000000000001110000000000000001000
001000000000100000000000000111000000000000001000000000
100000000001000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000001000000000011000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000001011100000000101101000010100000000000100
000000000000001011100000000111100000111100000010000000
000000000000000011100111000101000000000000000100000000
000000000000000111100100000011000000010110100000000010
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000001000000000000011000001000000001000000000
000000000000001001000000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000010100000000001000010000000101011000000000000000000
000000100000000000000000000111100000000000001000000000
000000001000000001000000000000101001000000000000000000
000000000000000000000110110111100001000000001000000000
000000000000000000000010100000101010000000000000000000

.logic_tile 5 24
000000000000000000000000010101100000000000001000000000
000000000100000000000011010000000000000000000000001000
000000000000001000000111110001000001000000001000000000
000000000000001011000111010000101001000000000000000000
000000001110100000000000010001100001000000001000000000
000000000001000111000011000000101000000000000000000000
000000000000000001000111110001100001000000001000000000
000000000000000101000110000000101001000000000000000000
000000000000000011100000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000101101100000011111000000000
000010100000000000000000000000100000000011110010000010
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000001101000011110010000010

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000111100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000000000000010011000001000000001000000000
000000001110000001000011110000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000000000001011100000000001100000000000001000000000
000000001100000111100000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000111110000000001000000001000000000
000000001000001111000111100000001111000000000000000000

.logic_tile 8 24
000010100000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000101100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000001110000000000000000000000001000000001000000000
000000001110000000000000000000001011000000000000000000

.logic_tile 9 24
000001000000000000000000000000000001000000001000000000
000010000110000000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000011000000000000000000001111000000000000000000
000010100000000000000000000111100000000000001000000000
000001001110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000000000
000000000001000000000110100111100000000000001000000000
000000000010100000000000000000100000000000000000000000

.logic_tile 10 24
000011000001010101000010100101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000001000000100000000000000101100000000000001000000000
000010100101000000000000000000101100000000000000000000
000000100000000000000000000001001000001100111010000000
000001000110000000000000000000100000110011000000000000
000010000000000101000010100101101000001100111010000000
000001001010000000000010100000001100110011000000000100
000011100001000111100000000001001000001100111000000100
000000000110000000000000000000001110110011000000000100
000001000000000000000000010001001000001100111010000000
000010101110000000000010100000101100110011000001000000
000000100000000111100000000011001001001100111010000100
000001000110000000000000000000001101110011000000000000
000000000000000000000000000000001000111100001010000100
000000000000000000000000000000001100111100000000000010

.logic_tile 11 24
000001000010000000000000001000001001001100110000000000
000000100110000000000000000011001001110011000000010000
001000000000010000000000010000011101001100110000000000
100000000000100000000010000000011101110011000011000010
010001000000000111100111010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000101000001000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001111000110010000000000000000000000000000
000000100001001000000000000101001110110000110100000000
000001000000101001000000000101101100110100010010100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000010100001010000000000011011001000000001110100000000
000000000000010000000011111111101100000000110000110000
001000000001010111100000000000000000000000000000000000
100000000000100000100011100000000000000000000000000000
110000000001010111100010001011001111010111100000000000
110000000010000000100100001001011010000111010000000000
000000000000000111100000001001001010001000010000000000
000000000000000000000000001111111100000000000000000000
000010100000011001000110001111011001000110100000000000
000000000100000101000000001011101001001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000001010000000010010000001110110011000000000000
000001000000001111000111000000001010110011000000000000
000000000000001101100110011111100000101001010000000000
000000000000000101000010000111000000000000000000000000

.logic_tile 13 24
000001001010000011100011110000001000111100001000000000
000000000000001111100110100000000000111100000000010000
001000000000011000000000000001001001001011110100100000
100000000001100101000000000000011010001011110011000100
010011100001010111000000000001000000100110010000000000
100010000000001101100010110000001110100110010000000100
000000000000000001000110000001011000000011110110100000
000000000000001101100010011101000000101011111001100110
000000000000000000000011100111101111110011000000000000
000000000000000000000110000101011101000000000000000000
000000000000000000000111001101111011110000000000000000
000000000000000000000011101011011111000000000000000000
000000000000000001100111100011011011100010000000000000
000000000000000000000110001011111110001000100000000000
010000000000000011100010010111101110100010000000000000
100000000000000001000010001001111010001000100000000000

.logic_tile 14 24
000000000000000011100110101111101001000011100000000000
000000000000000000100000000111101100000011110001010000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000001111001101110011000000000000
000000000000000000000010001101101110000000000000000000
000000000000001011000110100011101011000000010000000000
000000000000001011000111111101111010000000000000000000
000000000000001000000010100011001110110011000000000000
000000000000000001000100001011101001000000000000000000
000000000000000101100011101001001101100010000000000000
000000000000000000100000000001001111000100010000000000
000010100000000101100111010000000000000000000000000000
000000000000000001100110000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011101001000001010010000000
000000000000000000000000001111001100000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000011001101000111100010000000000
000000000000000000000011000101001001111100000000010000
000000000000000111000000000011101110000000000010000000
000000000000000000000000001111010000000001010000000000
000000000000000001100000000000000000010110100000000000
000000000000000000000000000111000000101001010000100001
000000000000000011100000001111001010000000000000000000
000000000000000000000000000011001100000100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001000000001000000000
000010000000000000000000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000111000110110000000000000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100110110000001101000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100000000000001101000000000000000000

.logic_tile 4 25
000000000000000011100111100111000000000000001000000000
000000000000000000100100000000001111000000000000010000
000000000000001000000011110011101000110100000000100000
000000000000000001000011101011101001111100000000000001
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000111000111000000011011000000010000000000
000000000000000000000011100001011101000000100000000000
000000000000000000000110001001111010101000000000000000
000000000000000000000000000101110000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000010001000000010001111100001100000010000000000
000000100000000101000100000001001100000000000010000000
000000000000001000000000000000011001111111000010000000
000000000000000011000000000000011100111111000000100000

.logic_tile 5 25
000000000000000000000110110101001100000011111000100000
000000000000000111000011010000010000000011110010010000
001000000000000000000110001001001001101011110000000000
100000000000000000000000001001101011111011110010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000100000000111100000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000010000000
110000000000000000000000000001000000101001010000000000
010000000000000000000000001001000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001001100011110000000000000000001000000000
000000000000001111000111110000001100000000000000010000
001000000000001001100000001001001000000100000000000000
100000001000000001000000001111001011000000000000000000
000000000000000011100000000000011010110011110000000001
000000000000000000000010010000011101110011110000000000
000000000000001001000000011000001110100001000000100000
000000000000000111000011111011011111010010000000000000
000000000000000001000000010111011010000000000000000000
000000000000001111000011000111001111000010000000000000
000000000000001101000010101011111010010111100000000000
000000100000000111000000000111001100001011100000000000
000000000000000001000010001001011100000000000000000000
000000000000000001000011100001100000010100000000000000
110000000000000001000000010001001011111111010100000011
110000000001010101000010000001101000111111110010000000

.logic_tile 8 25
000000100001000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000010000
000010000001000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000100000100000000000000000001011000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 25
000000000000000000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000010000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 10 25
000000000000100000000110001011101001110000000000000000
000000000101001001000010111101101111000000000000010000
001000001110000101000111000000000000000000000000000000
100000000000101101000110100000000000000000000000000000
000000000000000000000010100011011011100010000000000000
000000000000000000000010101101101101001000100000000000
000000000000000111100111111111111001100010000000000000
000000000000000101100011110001011011001000100000000000
000000100000000000000010010001100000000000000110000000
000001000000000000000010000000100000000001000000000000
000010100000000001100010101111001110110011000000000000
000000000000000000000110001111011011000000000000000000
000010000000000001000010000011101000100000000000000000
000000000000000011000000001011011000000000000000000000
010000000000000001000110010001011000101001000000000000
110000000000000000100010100111101011111111000000000000

.logic_tile 11 25
000000100000000001100011101101001101100000000000000000
000001000000000000000000001011111110001000000000000001
001000000000101111100011101101101100010111100000000000
100000000000000001100010011011001010000111010000000000
010011000000001000000011111111001000100010000000000000
100000000000000111000110000011111101001000100000000000
000001000000000011100111001111011001110011000000000000
000010101010000000100000001001101111000000000000000000
000000000000000000000110000001100001001100110000000000
000000000000000001000010000000001001110011000000000000
000001000000001001100010011101101101010111100000000000
000010100000000101000010101011101000000111010000000000
000000000000000000000110110011111110010111110110000001
000000000000001001000010101101000000010110100011000100
010000000000011111000000010000000000110110110110000001
100000000000001011000010000001001110111001110011000101

.logic_tile 12 25
000000000000000000000000000111100000000000001000000000
000000001010000000000000000000000000000000000000001000
000010000000000000000000010000000001000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000100001000010000101001000001100111000000000
000010000001010000000010000000101110110011000000000000
000000100000100000000000000101001000001100111000000000
000001000000000001000000000000000000110011000000000000
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001001110011000000000000
000000000001000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000001100000111000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000010000000000000000001000111100001000000100
000000000000000001000010000000000000111100000000000000

.logic_tile 13 25
000000000000001000000010110000000000000000000100100001
000000000000001011000011010011000000000010000001000100
001000000000000111000000000011111011000000010000000000
100000000000000000100010110000011111000000010000000000
010000000000001101000111100001011001110010100000000000
010000000000011111000110110000101001110010100000000000
000000000001010111000111010101001111010111100000000000
000000000000100000000011100101101110000111010000000000
000000000000000000000000000101011000101011000000000000
000000000000001101000000000000101010101011000000000000
000000000000001101100111111001001010010111100000000000
000000000100001011000011101011011010000111010000000000
000000000000001101100000001011100001000000000000000000
000000000000000001100000001101001100100000010000000000
010000100000101000000000011101111100110011000000000100
100000000000000011000010101101011110000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100011100000001000001100111000000000
000000100000000000000100000000001110110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000101000011100011101000001100111000000000
000000000000000000100100000000100000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000010000000100000000001100110011000000000000
000000000000000001100110010111001000001100111000000000
000010100000000000100111100000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000110000000000000000000001000000000
000000000000000000000011110000001001000000000000001000
001000000000000111100000001101001000010100001110100001
100000000000000000100000000001010000000001011000000010
000000000000000001100000001000001000000100101100100001
000000000000000000000000000101001101001000011010100011
000000000000000111100000001000001000000100101110100001
000000000000000000100000000001001001001000011010000011
000000010000000000000000011000001001000100101110000001
000000010000000000000010000101001100001000011010100000
000000010000001001100110001000001001000100101110000000
000000010000000001000000000001001100001000011010100010
000000010000000000000000001111101000010100001100000000
000000010000000000000000000101100000000001011010100111
010000010000000000000000011000001001000100101110000000
100000010000000000000010000001001101001000011010100010

.logic_tile 2 26
000000000010000001100110110101000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001101100110110101101000000011111000000000
000000000000000101000010100000011000000011110010000001
000001000000000000000000000111001001000011111010000000
000010100000000000000010100000111010000011110010000001
000010000000000001000000010111011000000011111010000000
000000000000000000100010000000100000000011110010000001
000000010000000001000000000011011001000011111000000001
000000010000001101100000000000001100000011110010000011
000000010000001001100000000101111001000011111000000001
000000010000000001000000000000011100000011110010000010
000000010000000000000110010101111000000011111010000000
000000010000000000000010000000110000000011110010000011
000000010000000000000110000111101100000011111000000001
000000010000000000000000000000101100000011110010000000

.logic_tile 3 26
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
001000000000001000000000000111101000111100001000000000
100001000000100001000000000000000000111100000000000000
000001000001010000000011100101101001011100000000000000
000000000000000000000100001111101000111100000000000000
000000000000000000000111001011101101100000000000000000
000000000000000000000111110011111110000000000000000010
000010110001010000000000011111011110000010100000000000
000011010000101101000011111101100000000000000000000000
000000010000000001100000001000001010111110100110000100
000001010000000000000011110011010000111101011000100101
000000010000000000000010110000000000000000000000000000
000000010000000000000111100000000000000000000000000000
010000010000000011100000000000000000000000000000000000
100000010000001111000000000000000000000000000000000000

.logic_tile 4 26
000100000000000001000000000000000000000000001000000000
000100000000000000000000000000001111000000000000001000
000000100000000000000000000011000001000000001000000000
000000000000000000000010010000101011000000000000000000
000001000000000001000000000111100000000000001000000000
000000100000000000100000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000001000010000000000010010000001111000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000100000000011110000001001000000000000000000
000000110000101000000000010000000000000000001000000000
000000010001010111000011100000001111000000000000000000
000000010001001000000011110000000001000000001000000000
000000011000000111000111100000001100000000000000000000
000000110000000000000000000011100000000000001000000000
000000010000101111000011110000101000000000000000000000

.logic_tile 5 26
000000000000000000000011100011100000000000001000000000
000000001000100111000100000000100000000000000000001000
000000000001000000000000000000000000000000001000000000
000000000010000000000000000000001100000000000000000000
000000000111000000000000000011000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000010001111000000000000001100000000000000000000
000001010000000111100111100111100001000000001000000000
000000110000000000100100000000101111000000000000000000
000000110001000111100111100000000001000000001000000000
000000010000000000100000000000001010000000000000000000
000000010000000011100000000001000000000000001000000000
000000010000000000000000000000101110000000000000000000
000000110001000000000111110001000000000000001000000000
000000011000000000000111000000000000000000000000000000

.ramt_tile 6 26
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000010010000010000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000001001000011110000000000000000000000000000
000000000000001111100000000101100001000000001000000000
000000000010001111100000000000001000000000000000000000
000000000000101000000000000001100000000000001000000000
000000000001011111000000000000100000000000000000000000
000000011111100000000000000001000000000000001000000000
000000010000010000000000000000100000000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000001111000000000000000000000000000000000000
000000110000000000000011100111100000000000001000000000
000000010010000001000100000000001111000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000001001000000000000001110000000000000000000

.logic_tile 8 26
000000000000000000000110010000001000111100001000100000
000000000000000000000011110000000000111100000000010000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000001001000000010010000000000000000000000000000
000000101000001111000111010000000000000000000000000000
000000000001000111100000010011011111101110000000000000
000000001100101111100011100111111010011110100000000000
000000010000000000000000010000000000000000000100000000
000001010010000111000011010011000000000010000000000000
000000010000000000000010101001011000000000000000000000
000000110001010000000100001101101011001000000000000001
000000011100000000000000000011100000101001010000000000
000000010000001111000000000011100000111111110000000001
010000011010000000000010000101000000101001010000000000
110000010000000000000000001001101010000110000000000000

.logic_tile 9 26
000000000000001001000110000001101001000011100000000000
000000000001011001000000000000001001000011100000010001
001001001000100001100000010011001010011110100000000000
100010000000010000000010010111101100011101000000000000
110000000000000111000011100000000000000000000000000000
110000000000001101100100000000000000000000000000000000
000000000001011001000000001011011110110011000000000000
000000000000100001000000000111011000010010000000000000
000000010000000001000110110011101001100000000000000000
000000010000000101000010100111011101000100000000000000
000000010000000101100000000000001011010000010000000000
000000010000000000000010000011011111100000100000000000
000000010000000001100111000101101101100001000010000000
000001010000000001000100000001011010000000000000000000
010010010000000000000011100000000000000000000110000000
100001010000000001000110000101000000000010000000100010

.logic_tile 10 26
000000000000010000000000000111000000000000001000000000
000000000000100000000000000000100000000000000000001000
001001000000000000000111100000000000000000001000000000
100000000000000000000000000000001100000000000000000000
110000000000000000000110011101001000010100001111100000
110000000000000000000010001101100000000001011001000011
000000000001010000000111111101001000010100001110100100
000000000000100000000010001001100000000001011001000010
000000010000000001000000001111101000010100001110000000
000000010000000000000000001101000000000001011001100100
000000010000000001100000001000001001000100101110000101
000000010000000000000000001001001100001000011000100110
000000010000000000000011111101101000010100001110000000
000000010000100000000111101101100000000001011010100000
010000010000001000000110001111101000010100001110000000
100000010000000001000000001001100000000001011001000110

.logic_tile 11 26
000010100000000111100110010001000000000000001000000000
000001000000000000100111000000000000000000000000001000
000000000000001001100000000101100000000000001000000000
000000000000001001100000000000001100000000000000000000
000001100000000000000000010011001000110011001000000000
000000000000000000000010010000001001001100110000000010
000000000000000111100000000111001001110011001000000000
000000000000000101000000000000001010001100110000000010
000000010000000011100000000101001000110011001000000000
000001010000000000100000000000101110001100110000000010
000000010000000000000000000111001000110011001000000001
000000010000000000000000000000001001001100110000000000
000000010000000011100000000011001001110011001000000000
000000011000000000100000000000001000001100110000000010
000000010000000000000000000111001001110011001000000000
000000010000000000000000000000001000001100110000000010

.logic_tile 12 26
000000000000000000000111000011101010000011111010000000
000000000000000000000100000000101100000011110000001011
000000000000001000000110010111100001000000001000000000
000000000000000001000010000000101011000000000000000000
000000000000001000000010100011000000000000001000000000
000000000000001001000010100000001101000000000000000000
000000000000000101000000000111011101000011111000000000
000000000000000101000010000000101111000011110000000000
000000010100001001000111100011001011000011111000000000
000010010000000001000010000000111000000011110000000000
000000010000001001100110000111001011000011111000000000
000000010000001001000110000000011100000011110000000000
000000010000000101100110000001011011000011111000000000
000000011110000000000000000000101001000011110000000000
000000010000000000000111010011111011000011111000000000
000000010000000000000010010000101001000011110000000000

.logic_tile 13 26
000000000000000000000010100111100001100110010000100000
000000000000000000000010111101001110101001010000000000
001000000000000101000000001000001101011110100100100001
100000000000000000000010110001001100101101011001100000
010010100001110101000010010111101101001111000000000000
100001000000100000000011111001101100001101000000000000
000000000000000101000010100101101111001111000000000000
000010000000000000100110100011011011001110000000000000
000000010000001011100110001111101100001111000000000000
000000011110000011000000001001101010001101000000000000
000000010000001001100000010111011110101010100000000000
000000010000000101000010101011000000010110100000000000
000001010000000001100011101111101101001111000000000000
000000010000000000000100001101101101001101000000000000
010000010000001011100110100111100000010110100110000000
100000010000000001100010001001101011111001111001000010

.logic_tile 14 26
000000000000000000000000001000001000001100110000000000
000000000000000111000010101011000000110011000000010100
000000000000000000000010101101111101010010100000000000
000010000000000101000000000011001010010110100000000000
000000000000001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100001001100110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000000000000000000000011010010000000000000000
000000010000000000000000000001001001100000000000000000
000000010000000001000000001001101010000001010000000000
000000010000001101000011110101000000000000000000000000
000000010000000001100000000101111000001000000000000000
000000010100000000000000000000011010001000000000000000
000000010000000000000000000111011010101011110000000000
000000010000000000000000000101010000000001010000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000001001100000000000001000000100101110100001
000000000000000001000000001111001000001000011011010010
001000000000000001100010100111001000010100000100100001
100000000000000000000010110001100000000010101011000010
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000001001001000000000000
000000010000000000000000001101001001000110000000000001
000001010000000000000111001001011000101000000000000000
000000110000000000000100000101000000000000000000100000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000101000000000000111011000000011111010000001
000000000001000101000000000000010000000011110001010011
000000000000000001100111100101101001011100000000000000
000000000000000000100000001011001111111100000000000001
000000000000001101100000000111111101000000010000000000
000000000000000101000000000101001011000000000000000010
000010000000000101100110001111001011000001000000000000
000000000000000000000000000001101110000000000000000000
000001010000100000000110000111101011000000000000000000
000000110001000000000000000101001110001000000000000001
000000010000000001100110010101101010000001010000000000
000000010000000000100110010101000000000000000010000000
000000010000001001100110010111011100001000000000000000
000000010000000001100110010001101110000000000000000000
000000010000001001100000011000011100000000100000000000
000000010110001001100010001011011010000000010000000000

.logic_tile 3 27
000000000001110000000000000000000000000000001000000000
000000000000100000000010100000001111000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000001000000111100011100000000000001000000000
000000000000000101000100000000000000000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000001001100110110000000000000000001000000000
000000010100101011100010010000001010000000000000000000
000000010000000000000110000011101000001100000000000001
000000010110000000000100001101101001001000000010000000
000000010000001000000110000011111000101000000000000000
000000010000001001000100000000000000101000000010000000

.logic_tile 4 27
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000001100000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000110001011001110101000000010000000
000000001000000000000000001001110000000000000000000000
000000000000000000000000010111100001000000000000000000
000000000000000000000010000011001110010000100000000000
000000010000001111000110000111111101000000000000000000
000000010000000111000111110011101101001000000000000000
000000010000000001100111101111001101000000000000000000
000000010000001001100011100011111101000010000000000100
000000010000101001100011111000000001000110000000000000
000000010000011111100011100011001111001001000000000000
000000010000001111100010001111001011010110100000000000
000000010010001111000111110001011011000110100000000000

.logic_tile 5 27
000000000000010000000000000111001000000100000000000000
000000000000000000000000000000001010000100000000010000
000000000000001000000000000000011000000011000000000100
000000000000001111000000000000001011000011000000000001
000000000000111101100000010011111010101000000000000000
000000000001110111000011000000100000101000000000000001
000000000001001000000000011011101100101100000000000000
000000000000000101000010100101111010001100000010000001
000000010000001000000000010000000000000000000000000000
000000010000000001000011010000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010010000000000111100000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000001011000000001001000000000001
000000010010000000000000001101001111101001010000000000

.ramb_tile 6 27
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000010000000000000000001000111100001000000000
000000000000100000000010000000000000111100000001010000
001000000000001111000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
110000000000100001000000001011111000101001010000000000
010000000000010000000000000111000000101000000001000000
000000000000000000000011101001101001111101110000000000
000000000000000000000000001111011101111111110000100100
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000001100111000101011011110001110010000000
000000010000000000000100000000011000110001110000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000111000000000010001001000000
010000010000000111000000001000011000111101010000000100
100001010000000000100011111011000000111110100000000000

.logic_tile 8 27
000000001111110000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000110010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000111011111100000001001100000010110100100100100
010000000000101111100000001111101101110110111000000010
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010111101010111101010000000000
000000010000000000000010000000000000111101010000100000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
010000010000000000000010111001101010010110100000000000
100000011110000001000011001111100000000010100000000000

.logic_tile 9 27
000000000000000011100000000101011000000011111000100000
000000000000001111000000000000111100000011110000001001
000000000000001000000010110001100001000000001000000000
000000000000000001000011110000101111000000000000000000
000000000000000111000000010001000001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000111000111110111001010000011111000000000
000000000000000000000110000000001101000011110000000000
000000010001011000000110000111001111000011111000000000
000000010000000001000000000000011000000011110000000000
000000010000000001100110000001001111000011111000000000
000000010000000000000010000000011100000011110000000000
000000010000000111100010100101111111000011111000000000
000000010010001001000010100000101011000011110000000000
000000010000000101000000000011111111000011111000000000
000000010000000101000010000000101101000011110000000000

.logic_tile 10 27
000000000000001111000110000011001000010100000110100000
000000000000000001000010110001000000000010101001110011
001000000000000111100010100101111100100000000000000000
100000000000001101100110110000111001100000000000000000
110000000000000000000010110000000000000000000000000000
010000000000000000000111110000000000000000000000000000
000000000000000101000110001011001001100010000000000000
000000000000000001100010001011011010001000100000000000
000000011100000111100010010001111101010000000000000000
000000010000000111000111000111101100000100000000000000
000000010000001001100010011111101110110011000000000000
000000010000001101000010001101111000000000000000000010
000000010000000001000010101001111111110011000000000000
000000010000000000000000000101001001000000000000000000
010000010000000000000110000101011000100010000000000000
100000010000000101000100001011101011000100010000000000

.logic_tile 11 27
000000000000000111000000000101101000110011001000000000
000000000000000000000000000000001110001100110000010010
000000000000000000000111100111001001110011001000000001
000000000000001101000000000000001111001100110000000000
000000000000000011100010110000001000111100001000000001
000000000000000000100111110000000000111100000000000000
000000000110000001000000011101100001010000100010000000
000000000000000001000011001001001110000000000010100100
000000010000000000000110101111011100000100000000000000
000000010000001001000010000001011101000000000000000000
000000010000000101100110000101001101010111100000000000
000000010000000000100010101101001100000111010000000000
000000010000001001000000001011000001101111010000000000
000000010000000111000000001011101010001001000000100000
000000010000001000000011100111101011000010000000000000
000010010000000001000110000001111011000000000000000000

.logic_tile 12 27
000000001110000011100110100111011011000011111000000000
000000000000001101100000000000001100000011110000010000
000000000000001000000000000111011000000011111000000000
000000001000000001000011100000010000000011110000000000
000000001110000001000010000000001000111100001000000000
000000000000001101000000000000000000111100000000000000
000000000000001001000111000001011000000011110000000000
000000000000000011100100001011001001000001110000000000
000000010000001000000110100101000001000000000000000000
000000010000000011000000000011001010100000010000000000
000000010100000000000110001101011001000000000000000000
000000010000001101000000001111011101000000100000000000
000000010000001001100010011001001111000010100000000000
000010110000000001000010001101011110100001010010000100
000000010100100001100000000111001010101010100000000000
000000010000000000000010000000110000101010100000000000

.logic_tile 13 27
000000000000000111100000000101100000000000001000000000
000000000000000000100011100000000000000000000000001000
000000000000001000000111000001011000001100111000000000
000010000000000111000100000000101110110011000000000000
000000000000000101000111000001101000001100111000000000
000000000000000000000011100000101001110011000000000000
000000000000001000000010100111001000001100111000000000
000000000000000111000000000000001011110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000101011110011000000000000
000000010101010000000000000101001000001100111000000000
000000010000110000000000000000001011110011000000000000
000000010001010011100000000001001000001100111000000000
000000010000100001100000000000001001110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000101011110011000000000000

.logic_tile 14 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000101000000000000101011100001100111100000000
100000000000000001000000000000010000110011000000000100
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010100000000000110011000000000000
000000010000010000000000000101101000001100111100000000
000000010000100000000000000000100000110011000000000000
110000010000000001100110000111101000001100111100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 15 27
000010100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001011111000000010000000000001
000000010000000000000000001011101001000000000000000000
000000010000000000000010111001011101000000010010000000
000000010000000000000110001011111000000000000000000000
000000010000000000000000000000000001001111000100000000
000000010000000000000000000000001101001111000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000111000000000000000000000000001000000000
000000000000000000100010110000001101000000000000001000
001000000000000101000000000001101101110011001100000000
100000000000001111100000000000011110001100110000000001
010000000000000000000111000101101001110011001100000000
110000000000000000000110100000001000001100110000000000
000000000000000000000000000001101001110011001100000000
000000000000001101000010110000001011001100110000000000
000000000000000000000000010001101001110011001100000000
000000000000000000000011010000001000001100110000000000
000000000000000000000000000111101000110011001100000000
000000000000000000000000000000101000001100110000000000
000000100001000000000000000101001001110011001100000000
000000000000100000000000000000101000001100110000000000
000000000000001000000010100001001000110011001100000000
000000001110001011000000000000101000001100110000000000

.logic_tile 2 28
000000000000000111100000000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100010000011100000000000001000000000
000000000000000001100000000000001010000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000010000101000000000000001000000000
000000001010000000000000000000101000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 3 28
000000001110001111100111000000000000000000001000000000
000000000000000011000100000000001000000000000000001000
000000000000000111000111000011100000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000001000111000111000001000001000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000011100111000101100000000000001000000000
000000000000000000100100000000101000000000000000000000
000001001110000000000000000000000000000000001000000000
000010100000000000000000000000001010000000000000000000
000010100000000000000000000101000000000000001000000000
000001000000001111000000000000100000000000000000000000
000000001110100000000000000001100000000000001000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 4 28
000000000000000000000111110001000000000000001000000000
000000000000000000000111110000100000000000000000001000
000000000000001111100000010001100000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000001001000011100000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 5 28
000000000000000111000000000000000000000000001000000000
000000001000000000100000000000001111000000000000001000
000000001000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000000000111100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000100000000000000011110011000000000000001000000000
000000000000000000000111100000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001111000000000000000000
000000000000000111000111110001000000000000001000000000
000000000000000000100011000000001110000000000000000000
000000000000001000000011110011000000000000001000000000
000000000000000011000111000000100000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000111110001100000000000001000000000
000000000000000000000011100000000000000000000000001000
001001000000000111000111000101100000000000001000000000
100010000000001111000100000000100000000000000000000000
000000000110100000000000000001000000000000001000000000
000000000001010000000000000000101101000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000001000000000000000010111000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000001000000000000000010000001000111100001000000000
000000000001010000000010100000000000111100000000000000
010000000000000000000000000000011100000100000100000000
110000100000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010101000001000010101010100100
000000000000000000000010000000101010000001010011100001
000000000000000001000000010000000000000000001000000000
000000000000000000100011100000001110000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000100010000000100000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100011110000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000000000000001100000000000000000000

.logic_tile 9 28
000000001000001000000000000101011110000011111000000000
000000000000000001000011100000011000000011110000010000
001000000000001000000000000111011110000011111000000000
100000000000001001000000000000010000000011110000000000
010000000001000001100000000000001001011100000000000000
010000000000001111100000000101001000101100000000000000
000000000000001000000110000111111011000000010000000000
000000000000001011000000000000011010000000010000000000
000000000000000001000111010101101100101001010000000000
000000000000000000000010001111001101000001000000000000
000000000000001000000000000000000000000000100100000000
000000000000001111000000000000001101000000001000000000
000000000000000001100010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000001000110110011000000010110100000000000
010000000000000000000010100011100000000000000000000000

.logic_tile 10 28
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001110110011000000000010
000000000000100000000111000000001000001100111000000000
000000000000000000000000000000001100110011000000000010
000000000000000101100110100001001000001100111000000000
000000000000000000100100000000100000110011000000100000
000001000000000101100000000111001000001100111000000000
000000000000000000100000000000100000110011000000100000
000000000000000000000011000000001001001100111000000000
000000000000100000000000000000001011110011000000100000
000000000000000011000000000000001000111100001000000000
000000000000001111000000000000000000111100000000100000

.logic_tile 11 28
000000000000000000000010101011000001100110010000000000
000000000000000000000000000011101101010110100000000000
001000000000000001100110001101011111010111100000000000
100000000000000000000000000101001111001011100000000000
010000000000100111000000001001111000000001000000000000
100000000001010000000000001011101101100000010000000010
000001000000001101000000000101111110010110100110100001
000000000000001111000000000111010000111110100000000010
000000000000001000000110000000001110001111110110000001
000000000000000101000010000000011110001111110000100010
000000000000001000000000010011000000010000100000000000
000000000000000101000010100000001001010000100000000000
000010000000001001100000010000000000000000000000000000
000001100000000001000010100000000000000000000000000000
010000000000000001000110000000011111000011000010000001
100001000000000000000010000000001111000011000000100000

.logic_tile 12 28
000000000000000000000110100001101010000100100100000000
000000000000000000000011101111101001101101111000000011
001000000000001001100110101111100000000000000000000000
100000000000000101000000001101101010100000010000000000
010000001000001001100010110001111001000111110000000000
100000001100000001100111011011011000101111110000000000
000000000000000000000000010101001100100010100000000000
000000000000000000000011011011101111100011110000000000
000000000000001000000110010101001100010110000000000000
000000000000000001000110100111011010101001010000000000
000000000000000000000000000101000000001001000000000000
000000000000000000000000000101101111101001010000000000
000001000000000001100110000101001110000001010000000001
000000100000000000000010001101010000010110100000000010
010000000000000000000110000000000000001100110000000000
100000000000000000000000001101001001110011000000000000

.logic_tile 13 28
000010100000001000000110000101101000001100110000000000
000001000000000101000100000101000000110011000000010000
000000000000001000000000001011101110100000000000000000
000000000000001001000000001101001110000000000000000001
000000000000001111100000000101011100100000010000000000
000000000000000001100000000001001100010001110000000000
000000000000001000000110010001111010000010000000000000
000000000000001111000110011011011001000000000000000000
000000000000000000000110100000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000001111000000001111011100000010000000000000
000000000000000101100000001101001110000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000001010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000001001100110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000100
110001000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000001100000000111001001110011001100000000
000000000000000000000000000000101111001100110000010000
001000000000000101000000000000001001001100110100000000
100000000000000101000010100001001010110011000000000000
110000000000001000000010100000000001001111000000000000
110000000000000001000010100000001011001111000000000000
000000000000001000000010100101011001100000000000000000
000000000000001111000000001101101000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000001000000000110110000000000010110100000000000
000000000000000000000110101101000000101001010000000000
000000000000000000000011100001111010100000000000000000
000000000000000000000000000001111010000000000000000000

.logic_tile 2 29
000000000000101000000011100011000000000000001000000000
000000000001010011000000000000000000000000000000010000
000000000000000001100000001101101001110100000010000000
000000000000000000000000000001101011111100000000000000
000000000000001000000000010000001010000011110000000000
000000000000000101000011000000000000000011110000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000001100000000001001110000000000000000000
000000000000000000100000001101001001010000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 3 29
000000000000100111000011100000000000000000001000000000
000000000001000000000000000000001010000000000000010000
001000000000000000000010100011101000011100000010000000
100000000000000000000110110001101011111100000001000000
000000000000000011100111110011111011000000000000000000
000000000000000000100110001101011010010000000000000000
000000000000000111100111101111101110111111110000000000
000000000000000000100010001111110000101011110000000010
000000000000100000000000001001111110101001110000000000
000000000001000000000000001111111111110110110001000000
000000000000000001000000010001100000010110100100000000
000000000000000000000010000000100000010110100010000000
000001000000100000000010100001000001000110000000000000
000000100101000000000100000000101011000110000000100000
110000000000000111100010101111000001100000010010000000
110000000000000000000110101001101111000000000000100010

.logic_tile 4 29
000000001010000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000011100000001101101001111100000000000000
000010000000000000100000000001101100011100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100000000011011100100000000000000000
000000001110000001000010000000111011100000000000000000
000000000000000000000000001111111111000000000000000000
000000000000000000000000000011011010000000010000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000010000000000000000000000000000000

.logic_tile 5 29
000000000000000101100000001011101001110100000000000000
000000000000000000000000001001001000111100000010010000
000000000000001000000010111011000000000000000010000000
000000000000001011000111011001100000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010000100000000000
000000000000000000000000001001001000100000010010000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000001010001100000000101101101110000100000000000
000000000000100000000000000000101111110000100010000000
001000000000000000000000010001101101111101110000000000
100000000000000000000011010101111111111111110010000000
000000000000101000000111100000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000100000000111000000000000011100111100110000000000
000000000000000000100010100000001000111100110010000000
000000001111010011100000000111000001001001000000000000
000000000000100000100011110000001111001001000000000000
000000000001011000000000000001101100111101010000000000
000000000000100001000000000000110000111101010000000000
000000000001000000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
010000000000000000000011100000001010001100000100000000
110000000000000000000111110000011110001100000000000000

.logic_tile 8 29
000001000000000000000000010101101000000100000100000000
000010101110000111000011111001101000001100000000010000
001000000000000001100000010111111011110000010000000000
100000000000000000100011001011111000110000110000000000
110000000000001111100000000000000001111001110000000000
010000000000000011000010111111001010110110110000000001
000000000000001101100110100000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100110100111111100000100000000000000
000000000000001101000000001101101101010110100000000000
000000000000000001100111100101111101010100000000000000
000000000000000000000100000101011001000100000010000000
010001000000000000000110000111000001000110000000000000
100000000000000000000100000101001100000000000000000100

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101101101001000000000000000
100000000000000000000000000000001010001000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111100000000000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000011100000001000011010010000110000000000
110000000000000101100000000111001011100000110000000000

.logic_tile 10 29
000000000000000001100110010000000001000000001000000000
000000000000000000000010000000001000000000000000001000
001000000000001000000000010000011001001100111000000000
100000000000000001000010000000001111110011000000000000
000000000000000111100000000001001001010010000000000000
000000000000000000000000000101101110111011010000000000
000000000000000000000000001001100001100000010000000000
000000000000000000000000001111001100000000000000000000
000000000001000000000110001001001100110100010100000000
000000000000000000000100000001111010101000110000000000
000000000000000001100110001001001010011000100100000000
000000000000000000000000000011101101010100100000000000
000000000000000000000000001011011100000001010100000000
000000000000000000000000001001111010010001110000000000
010000000000000001100000010000001010000111010000000000
100000000000000000000010001001001000001011100000000000

.logic_tile 11 29
000000000000000001100000010000000001000000001000000000
000000000000000000000011100000001000000000000000001000
001000000000001000000000010011111000001100111100000000
100000000000000001000011100000001000110011000000000000
010000000110000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000000000010100000001000111100001000000000
000000000000001111000011100000000000111100000000000010
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111001000000000
000000000000000000000000001101100001110000110000000000
000000000000000111000000000101101011110110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001111000111000000000000000
100000000000000000000000000001011011111100000000000000

.logic_tile 12 29
000000000000000101100000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000110101111011010010100001100000000
100000000000000101000000000011010000000001010000000000
010000000000000000000010011000001000000100100100000000
110000000000000000000010100101001101001000010000000000
000000000000000001100110000101111000101001010000000000
000000000000000000000000001101001000101000010000000000
000000000000000000000000010001001010100010000000000000
000000000000000000000010001011011110000100010000000000
000000001010001001100110001011111000101000000000000000
000000000000000001000000001011000000000001010000000000
000000000000000001100000000001111111111100010000000000
000000000000000000000000000000111111111100010001000000
010000000000000000000110001000011010000010100100000000
100010000000000000000110001011000000000001010000000000

.logic_tile 13 29
000000000000000000000010110000001110000010100000000000
000000000000000000000010001111010000000001010000000000
000000000000001101000110000001111101100000000000000000
000000000000000111000000000000011000100000000000000000
000010100000000001100000011011111111000010000000000000
000001000000000000000010010011111110000000000000000000
000000000000000001100000001000001011100000000010000101
000000000000000000100000000011001001010000000001000100
000000000000001000000000001111000000010110100000000000
000000000000000001000010000101000000000000000000000000
000000000000001001100110100000001000110000000000000000
000000000000000101000010100000011001110000000000000000
000000000000000000000110110111101010100000000000000000
000000000000000101000010100011011101000000000000000000
000000000000001101100000011011001100000000000000000000
000000000000000001000010100111101011000100000000000000

.logic_tile 14 29
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000000001100000010111001000001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
110001000000000000000000000101101000001100111100000000
000010000000000000000000000000100000110011000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000001000001100101000000000000100
000000000000000000000010010001000000010100000000000101
001000000000001001100010100000000000101001010000000000
100000000000000001000000000011000000010110100010000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010001001101100011111110000000000
000000000000000000100000001111111011111111110000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000010111100001000000001000000000
100000000000000101000011010000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011100000001001111100001000000000
000000000000000000000010010000001011111100000000000000
000000000000000000000000000011101000111101010000000000
000000000000000000000000000000100000111101010001100010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011000000100000100000000
000000000000000000000000000000000000000000000011000011

.logic_tile 3 30
000000000000101000000000000000000000000000001000000000
000000000000010011000011100000001000000000000000001000
000000000000000111000000010000000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000000000010010101100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000100000000000000001100001000000001000000000
000000000000010000000000000000001101000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000000000000000001001000010100000000000000
000000000000000000000000000000100000010100000000000000

.logic_tile 4 30
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000010000101000001000000001000000000
100000000000000000000100000000101001000000000000000000
110000000000000001000010000101100001000000001000000000
010000000000000000000000000000101011000000000000000000
000000000000000000000010010000000000000000001000000000
000000000000000000000111000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000001000010000000001011111100000000000000
010000000000000000000000000000001000000011110100000000
100000000000000000000000000000000000000011111000000010

.logic_tile 5 30
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000101001000010000011100000000000001000000000
000000100000011011000000000000101010000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001100111000111100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000111011000001001011100000000000000
000000000000000000000010011111001100101100000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000001001111000000000000
000000000000000101000010010000001111001111000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011010111101010000000000
000000000000000000000100001111010000111110100000000000
110000000000000111000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000001110000011110000000000
000000000000010000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000001100111110001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000110000111011010001100111000000000
100000000000000001000000000000110000110011000000000000
000000000000000000000111100101101001011010100000000000
000000000000000000000000001101101000101010010000000000
000000000000000000000110010111001111001001000100000000
000000000000000000000010001001011100011101000000000000
000000000000000000000000000001111010100000000000000000
000000000000000000000000000000111111100000000000000000
000000000000000001100000000001100000000110000000000000
000000000000000000000000001001001000101111010000000000
000000000000000001100110000001011010001001000100000000
000000000000000000100000000111111001101110000000000000
010000000000000000000000001001101110110100010100000000
100000000000000000000000001001001001101000110000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000001011111011111000110000000000
000000000000000000000000000101011011110000110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001111100000100000010000000000
000000000000000000000000000001001101000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000101001000001100110100000000
000000000000000101000000000000000000110011000000010000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001011100000000000000000
000000000000000000000000000000001010100000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000001001010000001000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000111000000000
000000000000011001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000011010000000100
000010011000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011010000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 16 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000111000000100
000001111000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000001111000000100
000000001000000100
001000000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 8 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 9 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 3666 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 3667 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3668 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3669 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3670 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3671 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3693 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 3696 vga.ball_motion_l
.sym 3712 vga.ball_pos_h[1]
.sym 3755 $PACKER_VCC_NET
.sym 3764 $PACKER_VCC_NET
.sym 3768 $PACKER_VCC_NET
.sym 3873 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3874 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 3875 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 3877 vga.ball_pos_h[7]
.sym 3878 vga.ball_pos_h[8]
.sym 3879 vga.ball_pos_h[5]
.sym 3880 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 3930 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 4087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 4088 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4089 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 4090 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 4091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 4092 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 4157 vga.ball_pos_h[5]
.sym 4171 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 4195 vga.ball_motion_l
.sym 4199 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4200 vga.count_h[1]
.sym 4206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4312 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 4313 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 4314 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 4315 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 4316 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 4317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 4318 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 4377 $PACKER_VCC_NET
.sym 4386 vga.ball_pos_h[6]
.sym 4387 $PACKER_VCC_NET
.sym 4424 vga.count_h[8]
.sym 4428 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 4433 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 4434 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 4606 vga.count_h[0]
.sym 4608 vga.ball_pos_h[0]
.sym 4618 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 4651 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 4658 $PACKER_VCC_NET
.sym 4768 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 4838 vga.count_h[0]
.sym 5090 vga.count_h[1]
.sym 5092 vga.count_h[2]
.sym 5094 vga.count_h[3]
.sym 5096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5199 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 5252 vga.count_h[0]
.sym 5289 $PACKER_VCC_NET
.sym 5293 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 5294 vga.count_h[8]
.sym 5295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 5296 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5301 vga.count_h[2]
.sym 5406 vga.count_h[1]
.sym 5407 vga.count_h[2]
.sym 5408 vga.count_h[3]
.sym 5409 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5410 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5411 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 5412 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 5500 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 5501 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 5506 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 5509 $PACKER_VCC_NET
.sym 5511 locked_SB_LUT4_I3_O
.sym 5614 vga.count_h[8]
.sym 5615 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5616 rst_counter[3]
.sym 5619 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5620 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 5663 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 5665 vga.count_h[3]
.sym 5667 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 5669 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5673 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 5685 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 5696 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 5707 vga.count_h[1]
.sym 5708 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5720 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5827 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 5828 rst_counter_SB_LUT4_O_6_I3[0]
.sym 5829 rst_counter_SB_LUT4_O_6_I3[1]
.sym 5830 rst_counter_SB_LUT4_O_4_I3
.sym 5831 rst_counter_SB_LUT4_O_6_I3[3]
.sym 5832 rst_counter_SB_LUT4_O_2_I3[0]
.sym 5833 rst_counter_SB_LUT4_O_2_I3[1]
.sym 5903 vga.count_h[8]
.sym 5905 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5932 vga.count_h[8]
.sym 5935 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 5948 rst_counter[9]
.sym 6053 rst_counter_SB_LUT4_O_2_I3[2]
.sym 6054 rst_counter_SB_LUT4_O_2_I3[3]
.sym 6055 rst_counter[2]
.sym 6056 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 6057 rst_counter[7]
.sym 6058 rst_counter[5]
.sym 6059 rst_counter[6]
.sym 6060 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 6164 rst_counter[8]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6284 rst_SB_DFF_Q_D[0]
.sym 6285 rst_counter[9]
.sym 6286 rst_counter[8]
.sym 6287 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 6343 vga.hs_out_SB_DFFSR_Q_R
.sym 6386 vga.blank_h_SB_DFFESS_Q_E
.sym 6390 $PACKER_VCC_NET
.sym 6400 locked_SB_LUT4_I3_O
.sym 6402 $PACKER_VCC_NET
.sym 6578 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 6585 rst
.sym 8805 vga.ball_pos_h[1]
.sym 9066 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9070 vga.ball_pos_h[1]
.sym 9072 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9073 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 9214 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 9215 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 9216 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 9217 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9218 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 9219 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 9220 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 9229 vga.ball_pos_h[0]
.sym 9240 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 9241 vga.ball_pos_h[1]
.sym 9258 vga.ball_pos_h[1]
.sym 9260 vga.ball_pos_h[5]
.sym 9266 vga.ball_pos_h[7]
.sym 9268 vga.ball_pos_h[6]
.sym 9271 $PACKER_VCC_NET
.sym 9274 vga.ball_pos_h[4]
.sym 9275 $PACKER_VCC_NET
.sym 9278 vga.ball_pos_h[0]
.sym 9279 $PACKER_VCC_NET
.sym 9281 vga.ball_pos_h[3]
.sym 9285 vga.ball_pos_h[2]
.sym 9286 $nextpnr_ICESTORM_LC_23$O
.sym 9288 vga.ball_pos_h[0]
.sym 9292 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9294 vga.ball_pos_h[1]
.sym 9295 $PACKER_VCC_NET
.sym 9298 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9300 $PACKER_VCC_NET
.sym 9301 vga.ball_pos_h[2]
.sym 9302 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9304 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9306 vga.ball_pos_h[3]
.sym 9307 $PACKER_VCC_NET
.sym 9308 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9310 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9312 $PACKER_VCC_NET
.sym 9313 vga.ball_pos_h[4]
.sym 9314 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9316 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9318 vga.ball_pos_h[5]
.sym 9319 $PACKER_VCC_NET
.sym 9320 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9322 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9324 vga.ball_pos_h[6]
.sym 9325 $PACKER_VCC_NET
.sym 9326 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9328 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9330 $PACKER_VCC_NET
.sym 9331 vga.ball_pos_h[7]
.sym 9332 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9360 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 9361 vga.ball_pos_h[9]
.sym 9362 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9363 vga.ball_pos_h[3]
.sym 9364 vga.ball_pos_h[4]
.sym 9365 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9366 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9367 vga.ball_pos_h[2]
.sym 9371 locked_SB_LUT4_I3_O
.sym 9376 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9380 vga.ball_pos_h[6]
.sym 9384 vga.ball_pos_h[7]
.sym 9386 vga.ball_pos_h[8]
.sym 9388 vga.ball_pos_h[0]
.sym 9389 vga.ball_pos_h[1]
.sym 9390 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9392 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 9394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9395 vga.ball_pos_h[9]
.sym 9396 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9405 vga.ball_motion_l
.sym 9406 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9408 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9409 $PACKER_VCC_NET
.sym 9413 vga.ball_motion_l
.sym 9414 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 9416 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 9417 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9418 vga.ball_pos_h[9]
.sym 9424 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 9425 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 9426 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9427 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 9430 vga.ball_pos_h[8]
.sym 9432 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9433 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 9435 $PACKER_VCC_NET
.sym 9436 vga.ball_pos_h[8]
.sym 9437 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9440 vga.ball_pos_h[9]
.sym 9441 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9442 vga.ball_motion_l
.sym 9443 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 9446 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9448 vga.ball_motion_l
.sym 9449 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9458 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9459 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 9460 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 9461 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9464 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 9465 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9466 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 9467 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9470 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 9472 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9473 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 9477 vga.ball_motion_l
.sym 9479 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9480 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 9481 P1B9$SB_IO_OUT_$glb_clk
.sym 9482 rst_$glb_sr
.sym 9507 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 9508 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9509 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 9510 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 9511 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 9512 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9513 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 9514 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9532 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 9533 vga.count_h[3]
.sym 9535 vga.count_h[2]
.sym 9537 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9538 vga.count_h[1]
.sym 9540 vga.count_h[2]
.sym 9549 $PACKER_VCC_NET
.sym 9551 vga.ball_pos_h[3]
.sym 9552 vga.ball_pos_h[4]
.sym 9553 vga.ball_pos_h[8]
.sym 9555 $PACKER_VCC_NET
.sym 9557 $PACKER_VCC_NET
.sym 9560 vga.ball_pos_h[7]
.sym 9561 vga.ball_pos_h[1]
.sym 9562 vga.ball_pos_h[5]
.sym 9563 vga.ball_pos_h[2]
.sym 9578 vga.ball_pos_h[6]
.sym 9580 $nextpnr_ICESTORM_LC_5$O
.sym 9583 vga.ball_pos_h[1]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9588 vga.ball_pos_h[2]
.sym 9589 $PACKER_VCC_NET
.sym 9592 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9594 vga.ball_pos_h[3]
.sym 9595 $PACKER_VCC_NET
.sym 9596 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9598 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9600 vga.ball_pos_h[4]
.sym 9601 $PACKER_VCC_NET
.sym 9602 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9606 vga.ball_pos_h[5]
.sym 9607 $PACKER_VCC_NET
.sym 9608 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 9610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9612 $PACKER_VCC_NET
.sym 9613 vga.ball_pos_h[6]
.sym 9614 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 9616 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9618 vga.ball_pos_h[7]
.sym 9619 $PACKER_VCC_NET
.sym 9620 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 9622 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9624 $PACKER_VCC_NET
.sym 9625 vga.ball_pos_h[8]
.sym 9626 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 9654 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9656 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9657 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9658 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9661 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9677 $PACKER_VCC_NET
.sym 9680 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9681 vga.count_h[1]
.sym 9682 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9683 vga.count_h[2]
.sym 9685 vga.count_h[3]
.sym 9686 vga.count_h[8]
.sym 9688 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9689 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9695 vga.count_h[1]
.sym 9696 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9697 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 9698 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9699 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9701 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 9703 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9705 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9706 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9707 vga.ball_pos_h[1]
.sym 9708 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9709 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9710 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9711 vga.count_h[8]
.sym 9712 vga.count_h[0]
.sym 9713 vga.ball_pos_h[9]
.sym 9714 vga.ball_pos_h[0]
.sym 9716 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9717 vga.count_h[3]
.sym 9721 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9722 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9723 $PACKER_VCC_NET
.sym 9727 $nextpnr_ICESTORM_LC_6$I3
.sym 9729 $PACKER_VCC_NET
.sym 9730 vga.ball_pos_h[9]
.sym 9731 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 9737 $nextpnr_ICESTORM_LC_6$I3
.sym 9740 vga.count_h[3]
.sym 9741 vga.ball_pos_h[1]
.sym 9742 vga.count_h[1]
.sym 9743 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 9746 vga.ball_pos_h[0]
.sym 9747 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9748 vga.count_h[0]
.sym 9749 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 9752 vga.count_h[8]
.sym 9753 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9754 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 9755 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 9758 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9759 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9760 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9761 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9764 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9765 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 9767 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9801 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9802 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9828 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9830 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9831 vga.count_h[8]
.sym 9845 vga.count_h[3]
.sym 9848 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9850 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9851 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9852 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9854 vga.count_h[2]
.sym 9857 vga.count_h[1]
.sym 9859 $PACKER_VCC_NET
.sym 9862 vga.count_h[0]
.sym 9867 $PACKER_VCC_NET
.sym 9874 $nextpnr_ICESTORM_LC_24$O
.sym 9877 vga.count_h[0]
.sym 9880 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9882 vga.count_h[1]
.sym 9883 $PACKER_VCC_NET
.sym 9886 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9888 vga.count_h[2]
.sym 9889 $PACKER_VCC_NET
.sym 9892 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9894 $PACKER_VCC_NET
.sym 9895 vga.count_h[3]
.sym 9898 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[4]
.sym 9900 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9904 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[5]
.sym 9907 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9910 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[6]
.sym 9913 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 9916 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[7]
.sym 9918 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9919 $PACKER_VCC_NET
.sym 9962 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9963 vga.count_h[3]
.sym 9966 vga.count_h[2]
.sym 9969 vga.count_h[1]
.sym 9970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9976 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 9984 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[7]
.sym 9989 vga.count_h[8]
.sym 9999 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10001 $PACKER_VCC_NET
.sym 10021 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[8]
.sym 10023 $PACKER_VCC_NET
.sym 10024 vga.count_h[8]
.sym 10027 $nextpnr_ICESTORM_LC_25$I3
.sym 10030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10037 $nextpnr_ICESTORM_LC_25$I3
.sym 10107 vga.count_h[8]
.sym 10111 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10120 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10121 vga.count_h[1]
.sym 10123 vga.count_h[2]
.sym 10125 vga.count_h[3]
.sym 10127 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10128 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10129 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10139 $PACKER_VCC_NET
.sym 10145 $PACKER_VCC_NET
.sym 10154 vga.count_h[1]
.sym 10155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10158 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10160 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10162 vga.count_h[0]
.sym 10164 vga.count_h[2]
.sym 10166 vga.count_h[3]
.sym 10168 $nextpnr_ICESTORM_LC_30$O
.sym 10170 vga.count_h[0]
.sym 10174 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 10176 vga.count_h[1]
.sym 10180 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 10182 vga.count_h[2]
.sym 10186 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 10188 $PACKER_VCC_NET
.sym 10189 vga.count_h[3]
.sym 10192 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 10194 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10198 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 10201 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10204 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 10207 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10210 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 10212 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10213 $PACKER_VCC_NET
.sym 10242 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10243 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 10244 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10245 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 10265 $PACKER_VCC_NET
.sym 10266 vga.count_h[8]
.sym 10267 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10268 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10269 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10273 vga.count_h[1]
.sym 10275 vga.count_h[2]
.sym 10277 vga.count_h[3]
.sym 10278 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 10299 vga.count_h[8]
.sym 10301 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10303 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 10304 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10310 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 10311 $PACKER_VCC_NET
.sym 10315 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 10317 $PACKER_VCC_NET
.sym 10318 vga.count_h[8]
.sym 10321 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10323 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10328 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 10329 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 10330 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 10331 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 10390 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10391 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10392 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 10393 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10394 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10395 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 10396 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10410 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 10413 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10418 vga.count_h[8]
.sym 10420 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10432 vga.count_h[0]
.sym 10433 vga.count_h[3]
.sym 10435 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10439 vga.count_h[1]
.sym 10443 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10448 vga.count_h[2]
.sym 10450 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10451 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10453 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10460 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10462 $nextpnr_ICESTORM_LC_78$O
.sym 10465 vga.count_h[0]
.sym 10468 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10469 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10470 vga.count_h[1]
.sym 10472 vga.count_h[0]
.sym 10474 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10475 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10477 vga.count_h[2]
.sym 10478 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 10480 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10481 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10483 vga.count_h[3]
.sym 10484 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 10486 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10487 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10489 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10490 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 10492 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10493 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10495 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10496 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 10498 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10500 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10502 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 10504 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10505 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10507 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10508 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 10510 P1B9$SB_IO_OUT_$glb_clk
.sym 10511 rst_$glb_sr
.sym 10536 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 10537 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10538 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 10539 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10540 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10541 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10542 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10543 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10549 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 10550 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10551 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 10552 vga.count_h[0]
.sym 10553 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10554 vga.count_h[2]
.sym 10556 vga.count_h[3]
.sym 10558 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10559 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10561 vga.count_h[2]
.sym 10563 vga.count_h[3]
.sym 10569 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10572 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10577 vga.count_h[8]
.sym 10578 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10582 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10583 rst_counter_SB_LUT4_O_2_I3[0]
.sym 10584 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10590 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10591 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10604 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10609 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10610 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10612 vga.count_h[8]
.sym 10613 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 10616 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10619 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10624 rst_counter_SB_LUT4_O_2_I3[0]
.sym 10640 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10642 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10646 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10647 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10649 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10657 P1B9$SB_IO_OUT_$glb_clk
.sym 10658 rst_$glb_sr
.sym 10695 vga.count_h[8]
.sym 10699 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10702 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 10706 vga.count_h[2]
.sym 10709 vga.count_h[1]
.sym 10714 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10716 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 10717 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10725 $PACKER_VCC_NET
.sym 10726 rst_counter[2]
.sym 10728 $PACKER_VCC_NET
.sym 10729 rst_counter[5]
.sym 10734 rst_counter[3]
.sym 10735 locked_SB_LUT4_I3_O
.sym 10736 rst_counter[7]
.sym 10738 rst_counter[6]
.sym 10742 rst_counter[9]
.sym 10752 rst_counter[8]
.sym 10755 rst_counter[4]
.sym 10756 $nextpnr_ICESTORM_LC_87$O
.sym 10759 rst_counter[9]
.sym 10762 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10764 $PACKER_VCC_NET
.sym 10765 rst_counter[8]
.sym 10766 rst_counter[9]
.sym 10768 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10770 rst_counter[7]
.sym 10771 $PACKER_VCC_NET
.sym 10772 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10774 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 rst_counter[6]
.sym 10778 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10780 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10782 rst_counter[5]
.sym 10783 $PACKER_VCC_NET
.sym 10784 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10786 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10788 rst_counter[4]
.sym 10789 $PACKER_VCC_NET
.sym 10790 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10792 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10794 rst_counter[3]
.sym 10795 $PACKER_VCC_NET
.sym 10796 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10798 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10800 rst_counter[2]
.sym 10801 $PACKER_VCC_NET
.sym 10802 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10803 locked_SB_LUT4_I3_O
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10831 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 10832 rst_counter[1]
.sym 10835 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 10837 rst_counter[4]
.sym 10843 $PACKER_VCC_NET
.sym 10848 $PACKER_VCC_NET
.sym 10856 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10865 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10866 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10872 rst_counter_SB_LUT4_O_2_I3[3]
.sym 10875 rst_counter_SB_LUT4_O_4_I3
.sym 10876 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10877 rst_counter_SB_LUT4_O_2_I3[0]
.sym 10879 rst_counter_SB_LUT4_O_2_I3[2]
.sym 10881 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10882 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10883 $PACKER_VCC_NET
.sym 10886 rst_counter_SB_LUT4_O_2_I3[1]
.sym 10897 rst_counter[1]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10902 $PACKER_VCC_NET
.sym 10903 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10905 rst_counter[1]
.sym 10906 $PACKER_VCC_NET
.sym 10907 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10910 rst_counter_SB_LUT4_O_2_I3[3]
.sym 10912 $PACKER_VCC_NET
.sym 10913 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10918 rst_counter_SB_LUT4_O_2_I3[1]
.sym 10922 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10923 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10924 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10925 rst_counter_SB_LUT4_O_4_I3
.sym 10931 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10937 rst_counter_SB_LUT4_O_4_I3
.sym 10940 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10946 rst_counter_SB_LUT4_O_2_I3[3]
.sym 10947 rst_counter_SB_LUT4_O_2_I3[0]
.sym 10948 rst_counter_SB_LUT4_O_2_I3[2]
.sym 10949 rst_counter_SB_LUT4_O_2_I3[1]
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 10980 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 10981 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 10984 rst
.sym 10991 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 10997 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 10998 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 11007 vga.count_h[8]
.sym 11009 locked_SB_LUT4_I3_O
.sym 11020 locked_SB_LUT4_I3_O
.sym 11022 rst_SB_DFF_Q_D[0]
.sym 11023 rst_counter[9]
.sym 11025 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11029 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11035 P1B10$SB_IO_OUT
.sym 11037 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11049 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11051 rst_SB_DFF_Q_D[0]
.sym 11054 P1B10$SB_IO_OUT
.sym 11057 P1B10$SB_IO_OUT
.sym 11075 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11076 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11077 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11078 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11084 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11090 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11095 rst_counter[9]
.sym 11097 locked_SB_LUT4_I3_O
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11141 rst
.sym 12388 vga.ball_pos_h[1]
.sym 13027 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13240 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13241 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13242 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13243 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13244 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13245 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13267 vga.ball_pos_h[5]
.sym 13268 vga.ball_pos_h[3]
.sym 13270 vga.ball_pos_h[4]
.sym 13280 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13283 vga.ball_motion_l
.sym 13286 vga.ball_pos_h[0]
.sym 13287 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13291 vga.ball_pos_h[1]
.sym 13297 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13302 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13303 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13307 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13308 $PACKER_VCC_NET
.sym 13310 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13312 $PACKER_VCC_NET
.sym 13313 vga.ball_pos_h[0]
.sym 13315 vga.ball_pos_h[1]
.sym 13336 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13337 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13339 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13349 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13350 vga.ball_motion_l
.sym 13351 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13354 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 13355 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13357 vga.ball_motion_l
.sym 13358 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 13359 P1B9$SB_IO_OUT_$glb_clk
.sym 13360 rst_$glb_sr
.sym 13361 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 13362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13364 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 13366 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13368 vga.ball_pos_h[6]
.sym 13373 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13381 vga.ball_pos_h[7]
.sym 13383 vga.ball_pos_h[8]
.sym 13387 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13388 vga.ball_pos_h[2]
.sym 13392 vga.ball_pos_h[6]
.sym 13394 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13405 vga.ball_pos_h[3]
.sym 13406 vga.ball_pos_h[4]
.sym 13409 vga.ball_pos_h[2]
.sym 13414 vga.ball_pos_h[1]
.sym 13418 vga.ball_pos_h[0]
.sym 13422 vga.ball_pos_h[7]
.sym 13425 vga.ball_pos_h[6]
.sym 13426 vga.ball_pos_h[0]
.sym 13432 vga.ball_pos_h[5]
.sym 13434 $nextpnr_ICESTORM_LC_82$O
.sym 13436 vga.ball_pos_h[0]
.sym 13440 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13443 vga.ball_pos_h[1]
.sym 13444 vga.ball_pos_h[0]
.sym 13446 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 13448 vga.ball_pos_h[2]
.sym 13450 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13452 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 13455 vga.ball_pos_h[3]
.sym 13456 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 13458 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 13461 vga.ball_pos_h[4]
.sym 13462 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 13464 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 13467 vga.ball_pos_h[5]
.sym 13468 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 13470 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 13472 vga.ball_pos_h[6]
.sym 13474 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 13476 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13478 vga.ball_pos_h[7]
.sym 13480 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 13509 vga.ball_pos_h[0]
.sym 13511 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13518 vga.ball_pos_h[6]
.sym 13520 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13526 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13527 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13529 vga.ball_pos_h[4]
.sym 13530 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13532 vga.ball_pos_h[6]
.sym 13535 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13536 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13537 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13538 vga.ball_pos_h[8]
.sym 13539 vga.ball_pos_h[5]
.sym 13540 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13542 vga.ball_motion_l
.sym 13543 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13544 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13546 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13550 vga.ball_pos_h[9]
.sym 13552 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13554 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13557 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13560 vga.ball_pos_h[8]
.sym 13561 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 13564 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13565 vga.ball_pos_h[9]
.sym 13566 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13567 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13570 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 13572 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13573 vga.ball_motion_l
.sym 13576 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13578 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13579 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13583 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13584 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13585 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13589 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13590 vga.ball_motion_l
.sym 13591 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13594 vga.ball_pos_h[4]
.sym 13595 vga.ball_pos_h[6]
.sym 13596 vga.ball_pos_h[9]
.sym 13597 vga.ball_pos_h[5]
.sym 13600 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13601 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13602 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 13604 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 13605 P1B9$SB_IO_OUT_$glb_clk
.sym 13606 rst_$glb_sr
.sym 13625 vga.count_h[2]
.sym 13626 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13627 vga.count_h[3]
.sym 13628 vga.count_h[1]
.sym 13629 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 13634 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13640 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13641 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13642 vga.count_h[0]
.sym 13649 vga.ball_pos_h[9]
.sym 13651 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13652 vga.ball_pos_h[4]
.sym 13654 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13655 vga.ball_pos_h[2]
.sym 13656 vga.ball_pos_h[0]
.sym 13659 vga.ball_pos_h[3]
.sym 13660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 13661 vga.ball_pos_h[1]
.sym 13662 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13664 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13666 $PACKER_VCC_NET
.sym 13668 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13669 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13670 vga.ball_pos_h[5]
.sym 13672 vga.count_h[2]
.sym 13676 vga.ball_pos_h[7]
.sym 13677 vga.ball_pos_h[8]
.sym 13678 vga.ball_pos_h[6]
.sym 13679 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13681 vga.ball_pos_h[3]
.sym 13682 vga.ball_pos_h[0]
.sym 13683 vga.ball_pos_h[1]
.sym 13684 vga.ball_pos_h[2]
.sym 13687 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13688 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13689 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13693 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13694 vga.count_h[2]
.sym 13695 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13696 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 13699 vga.ball_pos_h[0]
.sym 13700 vga.ball_pos_h[3]
.sym 13701 vga.ball_pos_h[2]
.sym 13702 vga.ball_pos_h[1]
.sym 13706 vga.ball_pos_h[7]
.sym 13707 vga.ball_pos_h[8]
.sym 13711 vga.ball_pos_h[6]
.sym 13712 vga.ball_pos_h[4]
.sym 13713 vga.ball_pos_h[9]
.sym 13714 vga.ball_pos_h[5]
.sym 13717 vga.ball_pos_h[1]
.sym 13719 $PACKER_VCC_NET
.sym 13720 vga.ball_pos_h[2]
.sym 13723 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13724 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13726 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13746 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13751 vga.count_h[8]
.sym 13771 vga.count_h[2]
.sym 13774 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13775 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 13776 vga.ball_pos_h[0]
.sym 13777 vga.count_h[3]
.sym 13779 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13781 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13782 vga.count_h[1]
.sym 13784 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 13785 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13788 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13789 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13790 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13791 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 13792 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13793 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 13794 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 13795 vga.ball_pos_h[1]
.sym 13797 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13798 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 13800 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13801 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 13802 vga.count_h[0]
.sym 13803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 13805 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13806 vga.count_h[0]
.sym 13807 vga.ball_pos_h[0]
.sym 13809 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13811 vga.count_h[1]
.sym 13812 vga.ball_pos_h[1]
.sym 13815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13817 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13818 vga.count_h[2]
.sym 13819 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13821 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 13823 vga.count_h[3]
.sym 13824 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13825 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 13827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 13829 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13830 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 13831 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13833 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 13835 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 13836 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13837 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 13839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 13841 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 13842 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 13843 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13845 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 13847 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13848 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 13849 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 13872 vga.ball_pos_h[0]
.sym 13889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 13898 vga.count_h[8]
.sym 13901 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 13902 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 13903 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 13910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 13919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13920 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 13928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 13929 vga.count_h[8]
.sym 13930 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 13932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 13934 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 13935 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 13938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 13941 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 13946 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 13953 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 13958 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 13965 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 13970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 13976 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[31]
.sym 14002 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14006 vga.count_h[0]
.sym 14012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 14028 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14049 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 14052 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 14057 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14061 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 14064 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 14069 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 14076 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 14081 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14085 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 14088 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 14093 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14104 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 14105 vga.count_h_ball
.sym 14115 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 14117 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 14127 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 14130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14133 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14134 vga.count_h[0]
.sym 14135 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 14162 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14172 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 14175 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14178 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 14180 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14184 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 14187 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14190 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 14192 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14196 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 14199 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14202 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 14204 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14208 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 14211 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14214 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 14216 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14246 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14247 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14249 vga.count_h[8]
.sym 14250 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 14252 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 14257 rst
.sym 14258 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 14265 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14268 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 14272 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 14276 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14280 vga.count_h[8]
.sym 14283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14284 vga.count_h[0]
.sym 14288 vga.count_h[1]
.sym 14289 vga.count_h[2]
.sym 14290 vga.count_h[3]
.sym 14296 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14297 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 14298 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14299 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 14302 vga.count_h[2]
.sym 14303 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14305 vga.count_h[3]
.sym 14308 vga.count_h[1]
.sym 14314 vga.count_h[0]
.sym 14315 vga.count_h[1]
.sym 14316 vga.count_h[8]
.sym 14317 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 14346 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 14347 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 14348 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14349 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 14350 vga.count_h[0]
.sym 14365 vga.count_v_SB_DFFESS_Q_E
.sym 14369 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14370 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14371 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14372 vga.count_h[0]
.sym 14373 $PACKER_VCC_NET
.sym 14374 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14375 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14377 $PACKER_VCC_NET
.sym 14379 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14387 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14388 vga.count_h[2]
.sym 14389 vga.count_h[3]
.sym 14390 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14391 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14392 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14393 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14396 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14399 $PACKER_VCC_NET
.sym 14400 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14402 vga.count_h[8]
.sym 14403 $PACKER_VCC_NET
.sym 14406 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14407 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14412 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14413 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14417 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14418 $nextpnr_ICESTORM_LC_76$O
.sym 14420 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14424 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14426 $PACKER_VCC_NET
.sym 14427 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14428 vga.count_h[2]
.sym 14430 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 14432 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14433 $PACKER_VCC_NET
.sym 14434 vga.count_h[3]
.sym 14436 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14438 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14440 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14442 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 14444 $PACKER_VCC_NET
.sym 14445 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14446 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14448 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 14450 $PACKER_VCC_NET
.sym 14451 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14452 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14454 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 14456 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14458 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14460 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 14462 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14463 $PACKER_VCC_NET
.sym 14464 vga.count_h[8]
.sym 14474 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14475 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14481 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 14482 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14484 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14485 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14486 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14488 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14490 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14493 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14495 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14497 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14498 vga.count_h[0]
.sym 14500 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14501 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14502 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14503 rst
.sym 14504 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 14509 vga.count_h[8]
.sym 14514 vga.count_h[0]
.sym 14516 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14517 vga.count_h[8]
.sym 14518 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14522 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14524 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14528 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14530 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14531 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14532 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14533 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14534 vga.count_h[1]
.sym 14535 vga.count_h[2]
.sym 14536 vga.count_h[3]
.sym 14537 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14538 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14539 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14541 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14543 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14545 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14548 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14549 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14550 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14551 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14554 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14555 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14556 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14557 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14560 vga.count_h[0]
.sym 14561 vga.count_h[3]
.sym 14562 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14563 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14566 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14567 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14568 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14569 vga.count_h[8]
.sym 14572 vga.count_h[8]
.sym 14573 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14575 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14578 vga.count_h[8]
.sym 14579 vga.count_h[2]
.sym 14580 vga.count_h[1]
.sym 14581 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14584 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14586 vga.count_h[8]
.sym 14587 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14604 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14605 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14607 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14608 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 14611 vga.count_h[1]
.sym 14613 vga.count_h[2]
.sym 14615 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14616 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14617 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14618 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14620 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14622 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14623 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 14633 $PACKER_VCC_NET
.sym 14640 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14641 $PACKER_VCC_NET
.sym 14643 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14647 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14651 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14653 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14655 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14657 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14661 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14664 $nextpnr_ICESTORM_LC_3$O
.sym 14666 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14670 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 14673 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14676 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 14678 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14679 $PACKER_VCC_NET
.sym 14682 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 14684 $PACKER_VCC_NET
.sym 14685 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14688 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 14691 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14694 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 14696 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14697 $PACKER_VCC_NET
.sym 14700 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 14703 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 14706 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 14708 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14709 $PACKER_VCC_NET
.sym 14715 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 14716 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14717 vga.hs_out_SB_DFFSR_Q_R
.sym 14718 vga.blank_h_SB_DFFESS_Q_E
.sym 14719 vga.hs_out
.sym 14720 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14721 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14740 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14741 rst
.sym 14744 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 14747 vga.count_h[8]
.sym 14750 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 14755 vga.count_h[2]
.sym 14758 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14760 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 14763 rst_counter_SB_LUT4_O_2_I3[2]
.sym 14765 vga.count_h[3]
.sym 14769 vga.count_h[1]
.sym 14770 vga.count_h[0]
.sym 14772 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14776 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14780 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14787 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 14789 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 14794 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 14795 vga.count_h[0]
.sym 14796 vga.count_h[1]
.sym 14797 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 14803 rst_counter_SB_LUT4_O_2_I3[2]
.sym 14818 vga.count_h[3]
.sym 14819 vga.count_h[2]
.sym 14820 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14821 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14830 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14843 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 14844 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 14853 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14857 vga.count_h[2]
.sym 14858 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 14859 vga.count_h[3]
.sym 14868 $PACKER_VCC_NET
.sym 14882 rst_SB_DFF_Q_D[0]
.sym 14884 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14892 $PACKER_VCC_NET
.sym 14893 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14901 rst
.sym 14909 vga.count_h[8]
.sym 14910 $nextpnr_ICESTORM_LC_16$O
.sym 14913 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14916 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 14918 vga.count_h[8]
.sym 14919 $PACKER_VCC_NET
.sym 14922 $nextpnr_ICESTORM_LC_17$I3
.sym 14925 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14928 $nextpnr_ICESTORM_LC_17$COUT
.sym 14931 $PACKER_VCC_NET
.sym 14932 $nextpnr_ICESTORM_LC_17$I3
.sym 14936 rst
.sym 14938 $nextpnr_ICESTORM_LC_17$COUT
.sym 14956 rst_SB_DFF_Q_D[0]
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14991 rst
.sym 16980 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 17069 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17101 vga.ball_motion_l
.sym 17113 vga.ball_pos_h[7]
.sym 17115 vga.ball_pos_h[8]
.sym 17122 vga.ball_pos_h[1]
.sym 17125 vga.ball_pos_h[6]
.sym 17130 vga.ball_pos_h[5]
.sym 17133 vga.ball_pos_h[3]
.sym 17135 vga.ball_pos_h[4]
.sym 17141 vga.ball_pos_h[2]
.sym 17142 $nextpnr_ICESTORM_LC_65$O
.sym 17144 vga.ball_pos_h[1]
.sym 17148 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 17150 vga.ball_pos_h[2]
.sym 17154 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 17156 vga.ball_pos_h[3]
.sym 17158 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 17160 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 17162 vga.ball_pos_h[4]
.sym 17164 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 17166 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 17169 vga.ball_pos_h[5]
.sym 17170 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 17172 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 17174 vga.ball_pos_h[6]
.sym 17176 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 17178 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 17180 vga.ball_pos_h[7]
.sym 17182 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 17184 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 17187 vga.ball_pos_h[8]
.sym 17188 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 17193 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17194 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17195 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17196 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17197 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17198 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17199 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17207 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 17216 $PACKER_VCC_NET
.sym 17222 vga.ball_pos_v[1]
.sym 17223 $PACKER_VCC_NET
.sym 17227 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 17228 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 17241 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17244 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 17246 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17247 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17250 vga.ball_pos_h[9]
.sym 17253 vga.ball_pos_h[1]
.sym 17256 vga.ball_pos_h[2]
.sym 17260 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17261 vga.ball_motion_l
.sym 17264 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17265 $nextpnr_ICESTORM_LC_66$I3
.sym 17267 vga.ball_pos_h[9]
.sym 17269 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 17275 $nextpnr_ICESTORM_LC_66$I3
.sym 17284 vga.ball_motion_l
.sym 17286 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17287 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17297 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17298 vga.ball_motion_l
.sym 17304 vga.ball_pos_h[1]
.sym 17305 vga.ball_pos_h[2]
.sym 17309 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 17310 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 17311 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17312 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 17313 P1B9$SB_IO_OUT_$glb_clk
.sym 17314 rst_$glb_sr
.sym 17315 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17316 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17318 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17319 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17321 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17327 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17343 vga.ball_pos_h[1]
.sym 17346 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17349 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17356 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17358 vga.count_h[1]
.sym 17359 vga.count_h[3]
.sym 17361 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17365 vga.count_h[2]
.sym 17366 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17368 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17369 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17372 vga.ball_pos_h[0]
.sym 17377 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17379 vga.count_h[0]
.sym 17386 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17387 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17388 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 17390 vga.count_h[0]
.sym 17391 vga.ball_pos_h[0]
.sym 17394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 17396 vga.count_h[1]
.sym 17397 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17400 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17402 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17403 vga.count_h[2]
.sym 17406 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 17408 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17409 vga.count_h[3]
.sym 17412 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 17414 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 17415 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17418 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 17420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 17421 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17424 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 17426 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17427 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 17430 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 17432 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17433 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 17441 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17444 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 17462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17464 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17465 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17467 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17469 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17473 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17474 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 17479 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17481 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17486 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17488 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17489 vga.count_h[8]
.sym 17490 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 17513 vga.count_h[8]
.sym 17514 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 17517 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[9]
.sym 17519 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 17520 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17523 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[10]
.sym 17526 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 17529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[11]
.sym 17531 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17535 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[12]
.sym 17538 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17541 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[13]
.sym 17543 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17547 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[14]
.sym 17550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17553 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[15]
.sym 17555 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17585 vga.count_v[1]
.sym 17591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17593 vga.ball_motion_l
.sym 17597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[15]
.sym 17624 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17634 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[16]
.sym 17637 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17640 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[17]
.sym 17642 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17646 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[18]
.sym 17649 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17652 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[19]
.sym 17654 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17658 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[20]
.sym 17661 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17664 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[21]
.sym 17666 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17670 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[22]
.sym 17673 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17676 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[23]
.sym 17678 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17685 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 17687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17689 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17690 vga.count_v[1]
.sym 17696 vga.ball_pos_h[0]
.sym 17700 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17703 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 17706 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 17716 $PACKER_VCC_NET
.sym 17719 $PACKER_VCC_NET
.sym 17720 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[23]
.sym 17736 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[24]
.sym 17760 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[25]
.sym 17765 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17769 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[26]
.sym 17772 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17775 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[27]
.sym 17777 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17781 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[28]
.sym 17784 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17787 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[29]
.sym 17789 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17793 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[30]
.sym 17796 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17799 $nextpnr_ICESTORM_LC_59$I3
.sym 17801 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 17811 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17820 vga.count_v[1]
.sym 17822 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17829 vga.count_v[2]
.sym 17832 vga.count_h_ball
.sym 17833 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 17834 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17837 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 17839 vga.count_v[1]
.sym 17843 $nextpnr_ICESTORM_LC_59$I3
.sym 17884 $nextpnr_ICESTORM_LC_59$I3
.sym 17942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17947 rst
.sym 17951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 17956 vga.count_v_SB_DFFESS_Q_E
.sym 17960 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17964 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17971 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[31]
.sym 17986 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 17988 $PACKER_VCC_NET
.sym 17991 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 17992 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 17995 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17996 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17998 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18000 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18003 $nextpnr_ICESTORM_LC_56$O
.sym 18006 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18011 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18017 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18021 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18023 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18024 $PACKER_VCC_NET
.sym 18027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 18029 $PACKER_VCC_NET
.sym 18030 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 18035 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 18037 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 18040 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18041 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[31]
.sym 18051 P1B9$SB_IO_OUT_$glb_clk
.sym 18052 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18054 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 18056 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18057 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 18059 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18060 vga.count_v_SB_DFFESS_Q_E
.sym 18065 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18082 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 18096 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18114 $PACKER_VCC_NET
.sym 18116 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18117 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18119 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18120 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18121 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18122 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18123 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18126 $nextpnr_ICESTORM_LC_31$O
.sym 18129 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18132 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
.sym 18134 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18138 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 18140 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18141 $PACKER_VCC_NET
.sym 18144 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 18146 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18150 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 18152 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18156 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 18158 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18162 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 18165 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18168 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 18171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18189 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 18191 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 18193 rst
.sym 18196 vga.count_v[2]
.sym 18212 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3[7]
.sym 18221 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 18228 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18231 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18232 vga.count_h[8]
.sym 18233 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18235 vga.count_h[1]
.sym 18238 vga.count_h[0]
.sym 18239 vga.count_h[3]
.sym 18243 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18244 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18245 vga.count_h[2]
.sym 18246 $PACKER_VCC_NET
.sym 18249 $nextpnr_ICESTORM_LC_32$I3
.sym 18252 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18255 $nextpnr_ICESTORM_LC_32$COUT
.sym 18257 $PACKER_VCC_NET
.sym 18259 $nextpnr_ICESTORM_LC_32$I3
.sym 18262 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18263 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18264 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 18265 $nextpnr_ICESTORM_LC_32$COUT
.sym 18268 vga.count_h[0]
.sym 18269 vga.count_h[3]
.sym 18270 vga.count_h[2]
.sym 18271 vga.count_h[1]
.sym 18274 vga.count_h[8]
.sym 18275 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18277 vga.count_h[2]
.sym 18280 vga.count_h[0]
.sym 18283 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18297 P1B9$SB_IO_OUT_$glb_clk
.sym 18298 rst_$glb_sr
.sym 18300 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 18301 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 18302 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 18303 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18304 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 18305 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 18306 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 18316 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18318 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 18319 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18326 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 18327 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18329 vga.hs_out_SB_DFFSR_Q_R
.sym 18330 vga.count_h[0]
.sym 18342 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 18344 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18348 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18351 vga.count_h[1]
.sym 18360 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18361 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18362 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18363 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 18367 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18368 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18371 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18372 $nextpnr_ICESTORM_LC_34$O
.sym 18375 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18378 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 18381 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18384 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 18386 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18390 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 18392 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18396 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[4]
.sym 18399 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18402 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 18405 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18409 vga.count_h[1]
.sym 18410 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 18411 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 18412 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 18416 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18418 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18438 rst
.sym 18445 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 18447 vga.count_h[1]
.sym 18448 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18449 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18451 vga.count_h[3]
.sym 18453 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18454 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18456 vga.count_h[3]
.sym 18463 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18464 $PACKER_VCC_NET
.sym 18466 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18468 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18470 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18472 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18474 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18476 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18478 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18483 $PACKER_VCC_NET
.sym 18495 $nextpnr_ICESTORM_LC_20$O
.sym 18498 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18501 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18503 $PACKER_VCC_NET
.sym 18504 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18507 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 18509 $PACKER_VCC_NET
.sym 18510 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18513 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 18515 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18516 $PACKER_VCC_NET
.sym 18519 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 18522 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18525 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 18527 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18531 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 18533 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18537 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 18539 $PACKER_VCC_NET
.sym 18540 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18546 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18550 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18551 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18557 $PACKER_VCC_NET
.sym 18558 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18559 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18560 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18562 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18565 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18566 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18568 $PACKER_VCC_NET
.sym 18580 vga.count_h[8]
.sym 18581 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 18587 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18589 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18592 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18593 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 18595 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18596 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18597 vga.count_h[2]
.sym 18599 vga.count_h[3]
.sym 18600 vga.count_h[0]
.sym 18601 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18607 vga.count_h[1]
.sym 18608 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18613 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 18615 vga.hs_out_SB_DFFSR_Q_R
.sym 18616 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18617 rst
.sym 18618 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 18621 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18625 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 18626 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18627 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18628 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 18631 vga.count_h[2]
.sym 18632 vga.count_h[1]
.sym 18633 vga.count_h[3]
.sym 18634 vga.count_h[0]
.sym 18637 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18638 rst
.sym 18640 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 18643 rst
.sym 18644 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 18645 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 18646 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18650 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18656 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18657 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18661 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 18662 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 18663 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18666 P1B9$SB_IO_OUT_$glb_clk
.sym 18667 vga.hs_out_SB_DFFSR_Q_R
.sym 18674 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 18675 vga.blank_h
.sym 18682 vga.hs_out
.sym 18683 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18684 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 18690 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 18691 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 18709 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18711 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18714 vga.count_h[8]
.sym 18715 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18719 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18720 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18723 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18731 $PACKER_VCC_NET
.sym 18741 $nextpnr_ICESTORM_LC_13$O
.sym 18744 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18747 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 18750 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18753 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18759 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18761 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18765 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18767 vga.count_h[8]
.sym 18768 $PACKER_VCC_NET
.sym 18771 $nextpnr_ICESTORM_LC_14$I3
.sym 18773 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18777 $nextpnr_ICESTORM_LC_14$COUT
.sym 18780 $PACKER_VCC_NET
.sym 18781 $nextpnr_ICESTORM_LC_14$I3
.sym 18785 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18787 $nextpnr_ICESTORM_LC_14$COUT
.sym 18803 rst
.sym 18809 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18817 vga.blank_h_SB_DFFESS_Q_E
.sym 19068 P1A9$SB_IO_OUT
.sym 19458 P1A9$SB_IO_OUT
.sym 20665 vga.count_v[2]
.sym 20801 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 20803 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 20804 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 20807 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 20812 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 20900 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20902 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 20903 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 20904 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 20905 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 20906 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 20907 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 20925 vga.count_v[1]
.sym 20946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20955 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 20961 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 20968 vga.count_v[2]
.sym 20974 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 20975 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 20976 vga.count_v[2]
.sym 20977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21023 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 21035 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21039 $PACKER_VCC_NET
.sym 21040 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 21041 vga.ball_pos_v[1]
.sym 21042 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21070 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21080 vga.ball_pos_h[1]
.sym 21081 $PACKER_VCC_NET
.sym 21082 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21085 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 21086 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 21089 $PACKER_VCC_NET
.sym 21091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21092 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 21093 vga.ball_pos_h[0]
.sym 21096 $nextpnr_ICESTORM_LC_63$O
.sym 21099 vga.ball_pos_h[0]
.sym 21102 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 21104 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21105 $PACKER_VCC_NET
.sym 21106 vga.ball_pos_h[1]
.sym 21108 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 21110 $PACKER_VCC_NET
.sym 21111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21112 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 21114 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 21116 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 21117 $PACKER_VCC_NET
.sym 21118 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 21120 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 21122 $PACKER_VCC_NET
.sym 21123 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21124 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 21126 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 21128 $PACKER_VCC_NET
.sym 21129 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 21130 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 21132 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 21134 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 21135 $PACKER_VCC_NET
.sym 21136 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 21138 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21140 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 21141 $PACKER_VCC_NET
.sym 21142 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 21161 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 21179 vga.ball_pos_h[0]
.sym 21182 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21188 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 21189 vga.ball_pos_v[1]
.sym 21191 $PACKER_VCC_NET
.sym 21193 vga.count_v[1]
.sym 21196 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21198 $PACKER_VCC_NET
.sym 21199 $PACKER_VCC_NET
.sym 21202 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 21203 vga.ball_pos_h[0]
.sym 21204 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 21210 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21211 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 21219 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 21221 $PACKER_VCC_NET
.sym 21222 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 21223 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 21225 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 21227 $PACKER_VCC_NET
.sym 21228 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 21229 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 21231 $nextpnr_ICESTORM_LC_64$I3
.sym 21233 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 21234 $PACKER_VCC_NET
.sym 21235 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 21241 $nextpnr_ICESTORM_LC_64$I3
.sym 21244 vga.count_v[1]
.sym 21245 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 21246 vga.ball_pos_v[1]
.sym 21247 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21256 vga.ball_pos_h[0]
.sym 21258 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21259 $PACKER_VCC_NET
.sym 21282 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 21286 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 21289 vga.count_v[1]
.sym 21291 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 21293 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 21295 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21296 vga.count_v[2]
.sym 21297 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21312 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 21313 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21314 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21323 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 21324 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21328 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21329 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21340 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21361 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21362 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 21363 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21364 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21379 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 21380 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21381 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21382 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21392 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 21394 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 21396 vga.ball_pos_h[0]
.sym 21399 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21406 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 21411 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 21412 $PACKER_VCC_NET
.sym 21413 vga.ball_pos_v[1]
.sym 21417 vga.count_v[1]
.sym 21426 vga.ball_motion_l
.sym 21438 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21445 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21447 vga.count_v[1]
.sym 21448 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21456 vga.count_v[2]
.sym 21457 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21464 $PACKER_VCC_NET
.sym 21465 $nextpnr_ICESTORM_LC_47$O
.sym 21468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21471 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21473 $PACKER_VCC_NET
.sym 21474 vga.count_v[1]
.sym 21477 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21479 vga.count_v[2]
.sym 21480 $PACKER_VCC_NET
.sym 21483 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 21486 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21489 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 21491 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21495 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 21498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21501 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 21504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21507 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 21509 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21516 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21517 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21518 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21519 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21520 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21527 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 21530 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21532 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21534 vga.count_h_ball
.sym 21539 $PACKER_VCC_NET
.sym 21541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21543 vga.count_v[1]
.sym 21550 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21551 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 21561 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21562 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21566 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21567 vga.count_v_SB_DFFESS_Q_E
.sym 21568 vga.ball_motion_l
.sym 21578 vga.count_v[1]
.sym 21585 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21588 $nextpnr_ICESTORM_LC_48$I3
.sym 21590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21598 $nextpnr_ICESTORM_LC_48$I3
.sym 21609 vga.ball_motion_l
.sym 21610 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21619 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21622 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21625 vga.count_v[1]
.sym 21626 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21627 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21635 vga.count_v_SB_DFFESS_Q_E
.sym 21636 P1B9$SB_IO_OUT_$glb_clk
.sym 21637 rst_$glb_sr
.sym 21639 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 21640 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21644 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21645 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 21651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21652 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21654 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 21655 vga.count_v_SB_DFFESS_Q_E
.sym 21656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21663 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21664 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21669 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21673 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 21686 $PACKER_VCC_NET
.sym 21697 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21702 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21707 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21709 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21711 $nextpnr_ICESTORM_LC_57$O
.sym 21713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21717 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 21720 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21723 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 21725 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21729 $nextpnr_ICESTORM_LC_58$I3
.sym 21732 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21735 $nextpnr_ICESTORM_LC_58$COUT
.sym 21737 $PACKER_VCC_NET
.sym 21739 $nextpnr_ICESTORM_LC_58$I3
.sym 21743 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21745 $nextpnr_ICESTORM_LC_58$COUT
.sym 21767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21768 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21779 vga.ball_motion_l
.sym 21783 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21788 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21789 vga.count_v[2]
.sym 21792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21795 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 21804 $PACKER_VCC_NET
.sym 21806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21814 $PACKER_VCC_NET
.sym 21820 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21824 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21832 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21833 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21834 $nextpnr_ICESTORM_LC_49$O
.sym 21837 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21840 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 21842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21843 $PACKER_VCC_NET
.sym 21846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21849 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21852 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21855 $PACKER_VCC_NET
.sym 21858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21860 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21861 $PACKER_VCC_NET
.sym 21864 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21866 $PACKER_VCC_NET
.sym 21867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21873 $PACKER_VCC_NET
.sym 21876 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21879 $PACKER_VCC_NET
.sym 21884 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21885 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 21890 vga.count_h_paddle_l
.sym 21891 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 21897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21898 $PACKER_VCC_NET
.sym 21901 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21902 $PACKER_VCC_NET
.sym 21911 vga.blank_h
.sym 21912 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 21918 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21926 vga.count_v[1]
.sym 21928 vga.count_v[2]
.sym 21929 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 21931 rst
.sym 21932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21940 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21944 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21946 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21947 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21949 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21952 $PACKER_VCC_NET
.sym 21953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21960 $PACKER_VCC_NET
.sym 21964 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21965 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21966 vga.count_v[2]
.sym 21967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 21976 vga.count_v[1]
.sym 21978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21985 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21994 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 21995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 22002 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22003 rst
.sym 22020 vga.count_h_paddle_l
.sym 22021 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 22026 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 22030 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 22031 $PACKER_VCC_NET
.sym 22038 $PACKER_VCC_NET
.sym 22049 $PACKER_VCC_NET
.sym 22054 $PACKER_VCC_NET
.sym 22057 $PACKER_VCC_NET
.sym 22062 $PACKER_VCC_NET
.sym 22066 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22068 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22070 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22074 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22075 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22076 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22078 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 22080 $nextpnr_ICESTORM_LC_39$O
.sym 22083 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22086 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 22088 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22089 $PACKER_VCC_NET
.sym 22092 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 22094 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22095 $PACKER_VCC_NET
.sym 22098 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 22100 $PACKER_VCC_NET
.sym 22101 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 22104 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 22106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22107 $PACKER_VCC_NET
.sym 22110 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 22113 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22116 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 22119 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22122 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 22124 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22125 $PACKER_VCC_NET
.sym 22130 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 22131 P1A9$SB_IO_OUT
.sym 22132 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 22133 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22137 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 22138 vga.count_v[2]
.sym 22144 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 22147 vga.count_v_SB_DFFESS_Q_E
.sym 22150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 22152 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 22160 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 22165 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 22166 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 22176 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 22177 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22182 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 22185 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22187 vga.count_h[2]
.sym 22188 vga.count_h[3]
.sym 22189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22190 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22191 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22192 vga.count_h[0]
.sym 22193 vga.count_h[3]
.sym 22194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22195 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22196 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 22197 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22198 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22199 vga.count_h[2]
.sym 22200 vga.count_h[8]
.sym 22201 vga.count_h[1]
.sym 22202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22203 $nextpnr_ICESTORM_LC_40$I3
.sym 22205 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22213 $nextpnr_ICESTORM_LC_40$I3
.sym 22216 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22217 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22219 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22222 vga.count_h[3]
.sym 22223 vga.count_h[8]
.sym 22224 vga.count_h[2]
.sym 22228 vga.count_h[2]
.sym 22229 vga.count_h[1]
.sym 22230 vga.count_h[3]
.sym 22231 vga.count_h[0]
.sym 22234 vga.count_h[0]
.sym 22235 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22236 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22237 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22240 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22242 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22246 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 22247 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 22248 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22249 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 22266 vga.vs_out_SB_DFFESR_Q_E
.sym 22268 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 22276 vga.blank_v
.sym 22277 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22279 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22280 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22282 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 22284 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22285 vga.count_h[2]
.sym 22286 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22287 vga.count_h[3]
.sym 22288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22296 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22297 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22298 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22299 $PACKER_VCC_NET
.sym 22300 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22303 $PACKER_VCC_NET
.sym 22304 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22306 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 22308 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22319 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22326 $nextpnr_ICESTORM_LC_4$O
.sym 22328 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 22332 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 22334 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22338 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 22340 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22344 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 22346 $PACKER_VCC_NET
.sym 22347 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 22350 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 22352 $PACKER_VCC_NET
.sym 22353 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22356 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 22359 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22362 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 22365 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 22368 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 22370 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22371 $PACKER_VCC_NET
.sym 22376 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 22377 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 22379 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 22403 vga.blank_h
.sym 22404 vga.count_h[8]
.sym 22406 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22411 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22412 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 22422 vga.count_h[1]
.sym 22427 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 22429 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22430 vga.count_h[1]
.sym 22432 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 22435 vga.count_h[8]
.sym 22437 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22438 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22439 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22445 vga.count_h[2]
.sym 22447 vga.count_h[3]
.sym 22449 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 22451 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 22456 vga.count_h[1]
.sym 22457 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 22458 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22459 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 22481 vga.count_h[8]
.sym 22482 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 22483 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22486 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22487 vga.count_h[2]
.sym 22488 vga.count_h[1]
.sym 22489 vga.count_h[3]
.sym 22506 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 22512 vga.blank_h_SB_DFFESS_Q_E
.sym 22520 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 22522 $PACKER_VCC_NET
.sym 22529 $PACKER_VCC_NET
.sym 22543 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22547 $PACKER_VCC_NET
.sym 22549 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22551 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22554 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22555 $PACKER_VCC_NET
.sym 22558 vga.blank_h_SB_DFFESS_Q_E
.sym 22564 vga.count_h[8]
.sym 22566 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22572 $nextpnr_ICESTORM_LC_41$O
.sym 22575 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22578 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 22580 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22581 $PACKER_VCC_NET
.sym 22584 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 22586 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22587 $PACKER_VCC_NET
.sym 22590 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 22593 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22596 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 22598 vga.count_h[8]
.sym 22599 $PACKER_VCC_NET
.sym 22602 $nextpnr_ICESTORM_LC_42$I3
.sym 22605 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 22608 $nextpnr_ICESTORM_LC_42$COUT
.sym 22611 $PACKER_VCC_NET
.sym 22612 $nextpnr_ICESTORM_LC_42$I3
.sym 22618 $nextpnr_ICESTORM_LC_42$COUT
.sym 22619 vga.blank_h_SB_DFFESS_Q_E
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 rst_$glb_sr
.sym 22697 P1A9$SB_IO_OUT
.sym 22712 P1A9$SB_IO_OUT
.sym 22750 P1A9$SB_IO_OUT
.sym 22755 P1A9$SB_IO_OUT
.sym 22897 P1B4$SB_IO_OUT
.sym 23034 P1B4$SB_IO_OUT
.sym 23147 P1A9$SB_IO_OUT
.sym 23265 P1A9$SB_IO_OUT
.sym 23530 P1B4$SB_IO_OUT
.sym 24026 P1B4$SB_IO_OUT
.sym 24510 P1B4$SB_IO_OUT
.sym 24632 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24636 vga.count_v[2]
.sym 24637 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24639 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24741 P1A9$SB_IO_OUT
.sym 24755 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24760 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24765 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24772 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24773 vga.ball_pos_v[1]
.sym 24775 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 24776 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 24777 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 24778 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 24779 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24780 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24782 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 24784 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24786 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 24787 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 24788 vga.count_v[1]
.sym 24790 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24791 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 24792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24794 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 24795 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 24796 vga.count_v[2]
.sym 24799 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24800 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 24801 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24804 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 24806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24807 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24808 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24810 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 24812 vga.count_v[1]
.sym 24813 vga.ball_pos_v[1]
.sym 24816 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 24818 vga.count_v[2]
.sym 24819 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 24820 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 24822 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 24824 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24825 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 24826 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 24828 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 24830 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 24831 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24832 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 24834 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 24836 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24837 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 24838 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 24840 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 24842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24843 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 24844 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 24846 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 24848 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24849 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 24850 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 24887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24890 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 24898 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 24911 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 24915 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24925 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24927 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 24929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 24930 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 24931 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 24933 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 24935 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24939 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 24942 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24945 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 24947 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24951 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 24954 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24957 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 24959 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24963 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 24966 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24969 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 24971 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 24990 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 24992 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 24994 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 24995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24996 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 24998 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 25000 vga.ball_pos_v[2]
.sym 25006 P1B4$SB_IO_OUT
.sym 25013 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 25027 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25031 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25050 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 25053 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25056 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 25058 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25062 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 25065 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25068 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 25070 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25074 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 25077 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25080 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 25082 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25086 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 25089 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25092 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 25094 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 25126 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25127 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25131 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 25136 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 25148 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25173 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 25175 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25179 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 25182 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25185 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 25187 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25191 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 25194 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25197 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 25199 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25203 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 25206 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25209 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 25211 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25215 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 25218 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 25240 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25242 vga.count_v[1]
.sym 25247 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25253 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25259 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 25264 vga.count_h_ball
.sym 25268 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 25269 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 25276 vga.ball_pos_h[0]
.sym 25278 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25282 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25283 vga.ball_motion_l
.sym 25286 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 25290 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 25291 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 25293 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 25297 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 25298 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 25299 vga.count_h_ball
.sym 25300 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 25309 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 25310 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25311 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 25312 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 25321 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 25324 vga.ball_pos_h[0]
.sym 25339 vga.ball_motion_l
.sym 25340 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 25343 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 25344 P1B9$SB_IO_OUT_$glb_clk
.sym 25345 rst_$glb_sr
.sym 25370 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25372 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25374 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25376 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25377 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 25380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25393 vga.count_v[1]
.sym 25397 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25398 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25399 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25400 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25404 $PACKER_VCC_NET
.sym 25405 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25407 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25408 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25410 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25411 vga.count_v[2]
.sym 25412 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25414 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25419 $nextpnr_ICESTORM_LC_29$O
.sym 25421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25425 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 25427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25429 vga.count_v[1]
.sym 25431 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 25433 $PACKER_VCC_NET
.sym 25434 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25435 vga.count_v[2]
.sym 25437 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 25439 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25441 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25443 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[4]
.sym 25445 $PACKER_VCC_NET
.sym 25446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25447 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25449 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[5]
.sym 25451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25453 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25455 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[6]
.sym 25457 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25461 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 25464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25486 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25492 vga.count_v[2]
.sym 25494 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25496 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25502 P1B4$SB_IO_OUT
.sym 25503 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 25505 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[7]
.sym 25516 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25520 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25524 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25525 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 25526 vga.count_v[2]
.sym 25531 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25532 vga.count_v[1]
.sym 25533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25539 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25540 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25542 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 25544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25550 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 25551 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25552 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 25555 vga.count_v[1]
.sym 25556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25557 vga.count_v[2]
.sym 25558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25569 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25579 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25580 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25582 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25587 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25588 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25606 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 25607 vga.ball_motion_l
.sym 25612 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 25616 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 25635 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25639 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25640 $PACKER_VCC_NET
.sym 25641 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25645 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25646 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25647 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25648 $PACKER_VCC_NET
.sym 25650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25665 $nextpnr_ICESTORM_LC_50$O
.sym 25667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 25671 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 25673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25674 $PACKER_VCC_NET
.sym 25677 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 25679 $PACKER_VCC_NET
.sym 25680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25683 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[3]
.sym 25685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 25686 $PACKER_VCC_NET
.sym 25689 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[4]
.sym 25691 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25692 $PACKER_VCC_NET
.sym 25695 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[5]
.sym 25698 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25701 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[6]
.sym 25703 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25707 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[7]
.sym 25710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 25711 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25733 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25734 vga.count_v[1]
.sym 25738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25751 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I3[7]
.sym 25756 vga.count_v[2]
.sym 25758 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 25759 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25763 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 25764 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25770 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 25771 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25776 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 25788 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[3]
.sym 25790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25795 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 25796 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 25797 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 25798 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[3]
.sym 25827 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25831 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25832 vga.count_v[2]
.sym 25836 P1B9$SB_IO_OUT_$glb_clk
.sym 25837 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 25850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25854 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 25858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25860 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 25866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25870 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 25879 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 25882 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25891 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25896 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25898 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 25900 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25902 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25904 $PACKER_VCC_NET
.sym 25909 $PACKER_VCC_NET
.sym 25910 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25911 $nextpnr_ICESTORM_LC_33$O
.sym 25913 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25917 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 25920 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25923 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 25925 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 25929 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 25932 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25935 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 25937 $PACKER_VCC_NET
.sym 25938 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25941 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 25944 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25947 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 25949 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25950 $PACKER_VCC_NET
.sym 25953 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 25955 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 25973 vga.count_v[2]
.sym 25974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25978 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25979 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 25981 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25991 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 25995 P1A9$SB_IO_OUT
.sym 25997 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 26006 vga.blank_v
.sym 26010 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26011 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 26012 vga.blank_h
.sym 26014 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26018 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 26020 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26024 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26025 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 26028 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 26037 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 26038 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 26043 vga.blank_h
.sym 26044 vga.blank_v
.sym 26048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26050 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26053 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 26054 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26055 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26056 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26078 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 26079 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26100 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 26103 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 26104 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 26106 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 26108 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26109 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26110 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26111 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 26113 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26118 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 26126 $PACKER_VCC_NET
.sym 26134 $PACKER_VCC_NET
.sym 26143 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 26144 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26151 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26152 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26153 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 26155 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 26156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26157 $nextpnr_ICESTORM_LC_79$O
.sym 26160 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26163 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 26166 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26169 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 26171 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 26175 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 26177 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26178 $PACKER_VCC_NET
.sym 26181 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 26183 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26184 $PACKER_VCC_NET
.sym 26187 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 26190 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 26193 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 26195 $PACKER_VCC_NET
.sym 26196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26199 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 26201 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 26220 $PACKER_VCC_NET
.sym 26243 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 26249 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26252 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26255 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26266 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26269 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26281 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26282 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26284 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 26287 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26288 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 26299 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26301 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26342 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 26346 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 26350 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 26351 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 26377 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 26379 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26380 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26382 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26383 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26386 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 26390 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 26392 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 26394 $PACKER_VCC_NET
.sym 26401 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 26402 $PACKER_VCC_NET
.sym 26403 $nextpnr_ICESTORM_LC_15$O
.sym 26405 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26409 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 26412 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 26415 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 26417 $PACKER_VCC_NET
.sym 26418 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26421 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26423 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26427 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 26430 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 26433 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 26435 $PACKER_VCC_NET
.sym 26436 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26439 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26442 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 26446 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 26448 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 26449 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26466 rst
.sym 26468 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26542 P1A9$SB_IO_OUT
.sym 26548 P1B4$SB_IO_OUT
.sym 28257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 28299 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 28304 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28360 vga.ball_pos_v[1]
.sym 28441 vga.count_v[2]
.sym 28442 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28443 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28448 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28449 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28463 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28553 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 28555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28559 vga.count_v[2]
.sym 28561 vga.count_v[1]
.sym 28562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28645 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 28647 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 28655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28663 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 28747 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 28748 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 28764 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 28807 vga.count_v_paddle_l
.sym 28814 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 28849 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 28851 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28853 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28857 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 28860 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 28861 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 28868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 28960 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 28963 vga.count_v[1]
.sym 28968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29012 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 29013 vga.red_SB_DFFSR_Q_R
.sym 29014 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29015 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29016 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 29017 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 29018 P1B4$SB_IO_OUT
.sym 29053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29057 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 29061 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29062 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 29064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 29066 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 29068 rst
.sym 29156 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 29158 P1A9$SB_IO_OUT
.sym 29159 vga.count_v_SB_DFFESS_Q_E
.sym 29160 P1B4$SB_IO_OUT
.sym 29162 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 29164 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 29173 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29177 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 29178 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 29215 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29217 vga.vs_out_SB_DFFESR_Q_E
.sym 29218 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 29220 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 29221 vga.blank_v
.sym 29222 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 29257 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 29260 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29261 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29263 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29264 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29265 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 29268 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 29269 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29272 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 29278 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 29279 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 29323 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[5]
.sym 29324 vga.count_h_score_l_1
.sym 29360 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 29373 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 29374 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 29381 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 29419 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 29420 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 29422 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 29423 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 29424 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 29426 vga.count_h_score_r_2
.sym 29461 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 29469 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29472 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 29481 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 29524 P1B7$SB_IO_OUT
.sym 29525 vga.count_h_score_r_1
.sym 29527 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29675 vga.hs_out
.sym 29682 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 29697 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29721 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29746 P1A9$SB_IO_OUT
.sym 29751 P1B4$SB_IO_OUT
.sym 29767 P1B4$SB_IO_OUT
.sym 29923 P1B4$SB_IO_OUT
.sym 29929 P1B4$SB_IO_OUT
.sym 30310 P1B4$SB_IO_OUT
.sym 30312 P1B4$SB_IO_OUT
.sym 30788 P1B4$SB_IO_OUT
.sym 30803 P1B4$SB_IO_OUT
.sym 30806 P1B4$SB_IO_OUT
.sym 31302 P1B4$SB_IO_OUT
.sym 31786 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 31793 P1B4$SB_IO_OUT
.sym 31887 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 31888 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 31889 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 31890 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 31891 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 31892 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 31910 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 31913 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 31915 vga.ball_pos_v[1]
.sym 31918 $PACKER_VCC_NET
.sym 31919 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 31920 $PACKER_VCC_NET
.sym 31930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 31934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31942 $PACKER_VCC_NET
.sym 31945 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 31950 vga.ball_pos_v[1]
.sym 31951 vga.ball_pos_v[2]
.sym 31957 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 31971 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 31972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31973 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 31974 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 32002 $PACKER_VCC_NET
.sym 32003 vga.ball_pos_v[1]
.sym 32004 vga.ball_pos_v[2]
.sym 32008 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32015 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 32029 vga.count_v[1]
.sym 32032 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32033 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 32040 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 32041 $PACKER_VCC_NET
.sym 32042 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32043 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32065 vga.count_v[2]
.sym 32066 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32067 vga.count_v[1]
.sym 32068 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 32069 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32070 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32071 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 32072 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 32074 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32075 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 32076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32077 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 32078 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 32079 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32080 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 32081 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32083 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32087 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32089 vga.count_v[1]
.sym 32090 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 32093 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32095 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 32096 vga.count_v[2]
.sym 32099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 32101 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32102 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 32105 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 32107 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 32108 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 32113 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 32114 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32117 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 32119 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32120 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 32123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32125 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 32126 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32133 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 32134 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 32135 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 32136 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 32137 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 32138 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 32154 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32160 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32165 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 32167 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32190 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32196 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32197 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32204 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 32206 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32207 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32210 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 32212 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32216 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 32218 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 32225 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32228 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 32230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 32237 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 32242 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32246 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32249 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32254 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 32255 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 32256 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32264 P1B4$SB_IO_OUT
.sym 32267 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 32268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32271 vga.ball_pos_v[1]
.sym 32275 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 32280 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 32289 P1B4$SB_IO_OUT
.sym 32290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32313 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 32330 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32333 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 32335 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32339 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 32342 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 32347 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 32354 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 32359 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32363 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 32366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32371 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32381 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32382 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32383 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32384 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32400 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 32402 $PACKER_VCC_NET
.sym 32407 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32409 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32420 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32450 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 32453 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32456 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 32458 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32462 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 32465 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32468 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 32470 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32474 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 32477 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32480 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 32482 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32486 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 32489 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32492 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32494 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 32500 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32512 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32513 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32518 vga.count_v[1]
.sym 32519 vga.count_v[2]
.sym 32525 $PACKER_VCC_NET
.sym 32526 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32527 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32528 vga.count_v_paddle_r
.sym 32532 vga.count_v_paddle_l
.sym 32534 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32550 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 32555 rst
.sym 32559 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 32561 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32562 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32563 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32570 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 32574 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32575 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32576 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32577 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32616 rst
.sym 32617 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 32619 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 32620 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 32621 P1B9$SB_IO_OUT_$glb_clk
.sym 32643 rst
.sym 32644 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32645 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32648 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32650 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 32651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32652 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 32656 vga.red_SB_DFFSR_Q_R
.sym 32657 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32668 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32672 $PACKER_VCC_NET
.sym 32674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32681 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 32683 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 32692 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 32694 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32695 $PACKER_VCC_NET
.sym 32696 $nextpnr_ICESTORM_LC_46$O
.sym 32698 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 32702 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 32704 $PACKER_VCC_NET
.sym 32705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 32708 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 32710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 32711 $PACKER_VCC_NET
.sym 32714 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 32717 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 32720 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 32722 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 32726 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 32728 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 32732 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 32734 $PACKER_VCC_NET
.sym 32735 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 32738 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 32741 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 32767 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32770 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 32772 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 32773 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 32774 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 32775 vga.ball_motion_l
.sym 32776 P1B4$SB_IO_OUT
.sym 32777 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 32779 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32782 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 32787 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 32788 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 32789 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 32790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32791 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 32792 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 32796 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 32797 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 32799 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32800 vga.count_v_paddle_r
.sym 32801 P1A9$SB_IO_OUT
.sym 32803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32804 vga.count_v_paddle_l
.sym 32805 rst
.sym 32807 vga.count_h_paddle_l
.sym 32808 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32811 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32813 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32815 vga.count_h_paddle_r
.sym 32816 vga.red_SB_DFFSR_Q_R
.sym 32817 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 32819 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 32822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 32826 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 32827 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 32828 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 32829 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 32834 rst
.sym 32835 P1A9$SB_IO_OUT
.sym 32838 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32844 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32845 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32847 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32850 vga.count_h_paddle_r
.sym 32851 vga.count_h_paddle_l
.sym 32852 vga.count_v_paddle_l
.sym 32853 vga.count_v_paddle_r
.sym 32856 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 32857 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32859 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32862 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 32863 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 32864 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 32865 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 32867 P1B9$SB_IO_OUT_$glb_clk
.sym 32868 vga.red_SB_DFFSR_Q_R
.sym 32869 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32872 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32873 vga.count_h_paddle_r
.sym 32874 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 32875 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 32876 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32885 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32889 vga.count_v[2]
.sym 32898 $PACKER_VCC_NET
.sym 32904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32913 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 32914 $PACKER_VCC_NET
.sym 32916 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32918 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32919 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32922 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 32930 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 32934 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 32937 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 32938 $PACKER_VCC_NET
.sym 32942 $nextpnr_ICESTORM_LC_37$O
.sym 32944 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32948 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 32950 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32954 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 32956 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 32957 $PACKER_VCC_NET
.sym 32960 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 32962 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32966 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[4]
.sym 32968 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 32972 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[5]
.sym 32974 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 32978 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[6]
.sym 32980 $PACKER_VCC_NET
.sym 32981 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 32984 $nextpnr_ICESTORM_LC_38$I3
.sym 32987 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 32994 vga.ball_motion_l
.sym 32996 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 33005 vga.count_v[2]
.sym 33007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 33009 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 33010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 33011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 33012 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 33013 vga.count_v[1]
.sym 33014 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 33016 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33017 vga.count_h_score_l_0
.sym 33019 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 33020 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 33023 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 33024 $PACKER_VCC_NET
.sym 33028 $nextpnr_ICESTORM_LC_38$I3
.sym 33035 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 33037 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33038 rst
.sym 33042 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 33048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 33051 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 33054 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 33056 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 33062 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 33063 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 33069 $nextpnr_ICESTORM_LC_38$I3
.sym 33078 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 33079 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 33081 rst
.sym 33084 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 33085 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33086 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 33087 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 33097 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 33098 rst
.sym 33099 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 33102 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 33108 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 33111 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33112 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 33113 P1B9$SB_IO_OUT_$glb_clk
.sym 33114 rst_$glb_sr
.sym 33117 $PACKER_VCC_NET
.sym 33133 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 33134 rst
.sym 33138 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 33144 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 33158 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 33159 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33160 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 33161 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 33163 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 33169 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33174 $PACKER_VCC_NET
.sym 33176 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33182 $PACKER_VCC_NET
.sym 33188 $nextpnr_ICESTORM_LC_9$O
.sym 33190 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 33194 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 33196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33200 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[2]
.sym 33202 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33203 $PACKER_VCC_NET
.sym 33206 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[3]
.sym 33209 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 33212 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[4]
.sym 33214 $PACKER_VCC_NET
.sym 33215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 33218 $nextpnr_ICESTORM_LC_10$I3
.sym 33220 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 33228 $nextpnr_ICESTORM_LC_10$I3
.sym 33234 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33237 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33238 vga.vs_out
.sym 33239 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 33240 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 33243 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 33244 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 33245 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 33252 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 33253 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 33255 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 33256 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 33257 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33259 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33261 $PACKER_VCC_NET
.sym 33264 P1B4$SB_IO_OUT
.sym 33268 P1B4$SB_IO_OUT
.sym 33269 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 33273 vga.vs_out_SB_DFFESR_Q_E
.sym 33280 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 33285 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33287 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 33290 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33292 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 33293 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[5]
.sym 33296 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 33297 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33299 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 33303 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 33309 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 33310 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 33313 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[5]
.sym 33314 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 33315 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 33318 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 33319 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33320 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 33321 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33332 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 33333 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 33337 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 33338 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 33343 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 33345 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 33356 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 33357 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33359 P1B9$SB_IO_OUT_$glb_clk
.sym 33360 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 33363 vga.count_h_score_l_2
.sym 33373 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 33374 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 33376 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 33377 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 33380 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 33381 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 33382 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 33414 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 33416 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 33429 rst
.sym 33431 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 33432 vga.hs_out
.sym 33455 vga.hs_out
.sym 33462 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 33471 rst
.sym 33474 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 33482 P1B9$SB_IO_OUT_$glb_clk
.sym 33483 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 33499 rst
.sym 33559 P1B4$SB_IO_OUT
.sym 33574 P1B4$SB_IO_OUT
.sym 33616 P1B4$SB_IO_OUT
.sym 33758 P1A9$SB_IO_OUT
.sym 35496 vga.ball_pos_v[5]
.sym 35624 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35727 vga.ball_motion_l
.sym 35734 vga.ball_pos_v[1]
.sym 35743 vga.ball_pos_v[2]
.sym 35750 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 35751 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35759 vga.ball_pos_v[2]
.sym 35768 vga.ball_pos_v[5]
.sym 35769 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35773 $PACKER_VCC_NET
.sym 35775 $PACKER_VCC_NET
.sym 35776 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 35780 vga.ball_pos_v[1]
.sym 35781 $PACKER_VCC_NET
.sym 35782 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35784 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 35788 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35789 $nextpnr_ICESTORM_LC_53$O
.sym 35791 vga.ball_pos_v[1]
.sym 35795 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 35797 vga.ball_pos_v[2]
.sym 35798 $PACKER_VCC_NET
.sym 35801 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 35803 $PACKER_VCC_NET
.sym 35804 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35805 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 35807 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 35809 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35810 $PACKER_VCC_NET
.sym 35811 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 35813 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 35815 $PACKER_VCC_NET
.sym 35816 vga.ball_pos_v[5]
.sym 35817 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 35819 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 35821 $PACKER_VCC_NET
.sym 35822 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35823 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 35825 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 35827 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 35828 $PACKER_VCC_NET
.sym 35829 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 35831 $nextpnr_ICESTORM_LC_54$I3
.sym 35833 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 35834 $PACKER_VCC_NET
.sym 35835 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 35847 $PACKER_VCC_NET
.sym 35850 $PACKER_VCC_NET
.sym 35857 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35864 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 35870 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35875 $nextpnr_ICESTORM_LC_54$I3
.sym 35893 $PACKER_VCC_NET
.sym 35894 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35916 $nextpnr_ICESTORM_LC_54$I3
.sym 35956 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35957 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35958 $PACKER_VCC_NET
.sym 35974 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 35988 vga.ball_pos_v[2]
.sym 35992 vga.ball_pos_v[5]
.sym 36003 $PACKER_VCC_NET
.sym 36005 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 36007 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 36011 $PACKER_VCC_NET
.sym 36012 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36015 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36018 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36019 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 36025 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36029 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 36031 $PACKER_VCC_NET
.sym 36035 $nextpnr_ICESTORM_LC_7$O
.sym 36038 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36041 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 36043 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36044 $PACKER_VCC_NET
.sym 36047 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 36049 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36050 $PACKER_VCC_NET
.sym 36051 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 36053 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 36055 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36056 $PACKER_VCC_NET
.sym 36057 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 36059 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 36061 $PACKER_VCC_NET
.sym 36062 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 36063 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 36065 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 36067 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 36068 $PACKER_VCC_NET
.sym 36069 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 36071 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 36073 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 36074 $PACKER_VCC_NET
.sym 36075 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 36077 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 36079 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 36080 $PACKER_VCC_NET
.sym 36081 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 36086 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36097 $PACKER_VCC_NET
.sym 36100 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36106 vga.ball_pos_v[1]
.sym 36108 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36110 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36121 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 36147 $PACKER_VCC_NET
.sym 36150 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 36151 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 36155 $PACKER_VCC_NET
.sym 36158 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 36160 $PACKER_VCC_NET
.sym 36161 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 36162 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 36164 $nextpnr_ICESTORM_LC_8$I3
.sym 36166 $PACKER_VCC_NET
.sym 36167 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 36168 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 36174 $nextpnr_ICESTORM_LC_8$I3
.sym 36211 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36220 $PACKER_VCC_NET
.sym 36221 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36225 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36227 $PACKER_VCC_NET
.sym 36228 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36229 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36232 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36237 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36241 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36250 vga.count_v[1]
.sym 36251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36253 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36254 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36257 vga.count_v[2]
.sym 36258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36261 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36262 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36263 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36264 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36266 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36269 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36270 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36274 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36275 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36276 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36279 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36280 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36281 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36283 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36287 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36289 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36290 vga.count_v[1]
.sym 36293 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 36295 vga.count_v[2]
.sym 36296 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36299 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 36301 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36302 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36305 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 36307 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36308 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36309 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36311 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 36313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36314 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36315 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36317 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 36319 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36321 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36323 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 36325 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36346 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36347 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36351 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36354 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36362 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36363 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36367 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 36372 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36375 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36384 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36402 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36404 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 36406 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36407 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36410 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 36413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36416 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 36418 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36422 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 36425 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36428 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 36430 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36434 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 36437 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 36442 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36446 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 36449 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36467 vga.left_down_pressed
.sym 36486 vga.count_v[2]
.sym 36490 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 36509 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36527 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 36529 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36533 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 36536 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36539 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 36541 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36545 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 36548 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36551 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 36553 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36557 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 36560 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36563 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 36565 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36569 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 36572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36593 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36595 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36597 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36600 $PACKER_VCC_NET
.sym 36601 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36602 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36605 vga.ball_motion_l
.sym 36610 $PACKER_VCC_NET
.sym 36612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36613 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 36633 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36650 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 36653 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36656 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 36658 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36662 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 36665 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 36670 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36674 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 36677 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36680 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 36682 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36686 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 36689 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36692 $nextpnr_ICESTORM_LC_28$I3
.sym 36694 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36700 vga.score_r_SB_LUT4_I1_O[0]
.sym 36701 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36703 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36704 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36705 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 36706 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36707 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36712 vga.count_h_score_l_0
.sym 36715 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36717 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36719 vga.count_v_paddle_r
.sym 36723 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 36726 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36728 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36729 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 36732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36733 vga.ball_pos_v[2]
.sym 36734 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36735 vga.count_v[1]
.sym 36736 $nextpnr_ICESTORM_LC_28$I3
.sym 36743 vga.count_v[1]
.sym 36744 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36745 vga.count_v[2]
.sym 36749 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36751 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36752 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36753 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36754 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 36755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36757 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 36759 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36764 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 36765 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36772 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36777 $nextpnr_ICESTORM_LC_28$I3
.sym 36792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36793 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36795 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36798 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 36804 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36805 vga.count_v[1]
.sym 36806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36807 vga.count_v[2]
.sym 36810 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 36811 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 36816 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36817 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36821 P1B9$SB_IO_OUT_$glb_clk
.sym 36822 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 36823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36826 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36828 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36829 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36830 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36835 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36837 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36840 vga.count_v_SB_DFFESS_Q_E
.sym 36841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36853 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 36854 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 36856 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 36866 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36870 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36872 rst
.sym 36873 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36882 vga.ball_motion_l
.sym 36892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36894 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36910 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 36911 vga.ball_motion_l
.sym 36922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36924 rst
.sym 36939 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36940 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 36942 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36943 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36945 rst_$glb_sr
.sym 36946 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36948 vga.score_r_SB_LUT4_I1_O[1]
.sym 36949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 36950 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 36951 vga.score_l_pixels[1]
.sym 36953 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 36959 P1B4$SB_IO_OUT
.sym 36960 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36961 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36962 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36964 vga.vs_out_SB_DFFESR_Q_E
.sym 36967 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36969 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 36972 $PACKER_GND_NET
.sym 36974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36978 vga.count_v[2]
.sym 36997 $PACKER_VCC_NET
.sym 37000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 37001 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 37004 vga.count_v[2]
.sym 37005 vga.count_v[1]
.sym 37008 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 37009 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 37011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 37015 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 37019 $nextpnr_ICESTORM_LC_36$O
.sym 37022 vga.count_v[1]
.sym 37025 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 37028 vga.count_v[2]
.sym 37031 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 37033 $PACKER_VCC_NET
.sym 37034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 37037 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 37040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 37043 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37045 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 37049 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 37052 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 37055 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 37058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 37061 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 37064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 37070 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 37072 vga.count_h_score_r_0
.sym 37076 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37087 $PACKER_VCC_NET
.sym 37094 $PACKER_VCC_NET
.sym 37105 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 37110 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 37112 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37115 vga.score_l_pixels[1]
.sym 37116 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37118 vga.count_h_score_l_0
.sym 37119 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 37120 vga.count_h_score_l_2
.sym 37122 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 37123 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 37124 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 37125 vga.count_h_score_r_2
.sym 37128 vga.vs_out_SB_DFFESR_Q_E
.sym 37129 vga.count_h_score_r_0
.sym 37130 vga.count_h_score_r_1
.sym 37131 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 37133 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37135 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 37137 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 37141 vga.count_h_score_l_1
.sym 37143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37144 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 37145 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 37146 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 37149 vga.count_h_score_r_0
.sym 37150 vga.count_h_score_l_1
.sym 37151 vga.score_l_pixels[1]
.sym 37152 vga.count_h_score_r_2
.sym 37155 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 37157 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 37173 vga.count_h_score_l_2
.sym 37174 vga.count_h_score_l_1
.sym 37175 vga.count_h_score_r_0
.sym 37176 vga.count_h_score_r_1
.sym 37179 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 37180 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 37181 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37182 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 37185 vga.count_h_score_l_0
.sym 37186 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 37187 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 37189 vga.vs_out_SB_DFFESR_Q_E
.sym 37190 P1B9$SB_IO_OUT_$glb_clk
.sym 37191 rst_$glb_sr
.sym 37196 P1B8$SB_IO_OUT
.sym 37204 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 37213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 37215 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 37217 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 37260 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 37262 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 37280 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 37313 P1B9$SB_IO_OUT_$glb_clk
.sym 37314 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 37342 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37372 P1B4$SB_IO_OUT
.sym 37380 P1B7$SB_IO_OUT
.sym 37386 P1B4$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37403 P1B4$SB_IO_OUT
.sym 37404 P1A9$SB_IO_OUT
.sym 39332 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39579 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39671 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 39672 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 39688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39690 vga.ball_pos_v[2]
.sym 39692 vga.ball_pos_v[5]
.sym 39801 P2_4$SB_IO_IN
.sym 39817 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 39818 vga.count_v[2]
.sym 39820 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39823 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39824 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39826 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39827 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39836 vga.ball_pos_v[2]
.sym 39839 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39841 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39845 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39847 $PACKER_VCC_NET
.sym 39848 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 39850 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39857 vga.ball_pos_v[5]
.sym 39861 vga.ball_pos_v[1]
.sym 39866 $nextpnr_ICESTORM_LC_0$O
.sym 39869 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39872 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39874 vga.ball_pos_v[1]
.sym 39878 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39881 vga.ball_pos_v[2]
.sym 39884 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39887 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 39890 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 39892 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39896 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 39898 $PACKER_VCC_NET
.sym 39899 vga.ball_pos_v[5]
.sym 39902 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 39905 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39908 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 39911 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 39923 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 39929 vga.count_v[1]
.sym 39930 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39932 vga.ball_pos_v[2]
.sym 39933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39935 vga.count_v[1]
.sym 39936 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 39938 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39943 vga.paddle_l_pos_v[6]
.sym 39944 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39945 vga.paddle_l_pos_v[7]
.sym 39947 vga.paddle_l_pos_v[4]
.sym 39948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39949 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 39950 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 39951 vga.paddle_l_pos_v[5]
.sym 39952 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 39985 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39989 $nextpnr_ICESTORM_LC_1$I3
.sym 39991 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39999 $nextpnr_ICESTORM_LC_1$I3
.sym 40041 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40042 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40043 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40044 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40045 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40046 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40055 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 40063 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40065 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40066 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40068 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 40069 vga.ball_pos_v[1]
.sym 40070 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 40071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40072 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40073 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40074 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40083 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40085 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40086 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40087 vga.ball_pos_v[1]
.sym 40088 vga.ball_pos_v[5]
.sym 40090 vga.ball_pos_v[2]
.sym 40091 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40092 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40093 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40094 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40095 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40096 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40100 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40102 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40107 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40108 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40109 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40112 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 40114 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40115 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40118 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 40120 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40121 vga.ball_pos_v[1]
.sym 40124 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 40126 vga.ball_pos_v[2]
.sym 40127 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40130 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 40132 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40133 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40134 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40136 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 40138 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40139 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40142 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 40144 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40145 vga.ball_pos_v[5]
.sym 40148 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 40150 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40151 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40154 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 40156 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40157 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40162 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40163 vga.paddle_l_pos_v[6]
.sym 40164 vga.paddle_l_pos_v[7]
.sym 40165 vga.paddle_l_pos_v[4]
.sym 40166 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40167 vga.paddle_l_pos_v[5]
.sym 40168 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40169 vga.paddle_l_pos_v[3]
.sym 40174 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 40176 vga.ball_pos_v[2]
.sym 40177 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40178 vga.ball_pos_v[5]
.sym 40184 vga.ball_pos_v[5]
.sym 40186 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 40189 vga.paddle_l_pos_v[5]
.sym 40193 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 40194 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40197 vga.paddle_l_pos_v[6]
.sym 40198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 40207 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40211 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40226 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40235 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 40237 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40238 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40241 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 40244 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40247 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 40249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40253 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 40256 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40259 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 40261 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40265 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 40268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40271 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 40273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40277 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 40280 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40287 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40288 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40289 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40291 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40292 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40298 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40300 vga.paddle_l_pos_v[4]
.sym 40301 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 40305 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 40307 $PACKER_VCC_NET
.sym 40310 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40312 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40313 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40314 vga.count_v[2]
.sym 40316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40317 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40318 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40319 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40321 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 40357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40358 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 40361 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40364 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 40366 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40370 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 40373 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40376 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 40378 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40382 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 40385 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40388 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 40390 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40394 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 40397 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40400 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 40402 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40410 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40411 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40412 vga.count_h_score_l_0
.sym 40413 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40414 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40415 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40422 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 40423 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40424 vga.ball_pos_v[2]
.sym 40427 vga.count_v[1]
.sym 40431 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40432 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40433 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40434 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40435 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40436 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40438 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40442 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40444 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 40456 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40481 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 40483 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40487 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 40490 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40493 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 40495 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40499 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 40502 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40505 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 40507 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40511 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 40514 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40517 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 40519 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40523 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 40526 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40533 vga.count_v[2]
.sym 40534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40538 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40546 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40549 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40551 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40553 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 40555 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40557 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40559 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40560 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40561 vga.paddle_l_pos_v[8]
.sym 40562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40563 vga.score_r_SB_LUT4_I1_O[0]
.sym 40564 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 40565 vga.ball_pos_v[1]
.sym 40566 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 40567 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 40572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40573 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40575 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40577 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40578 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40580 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40583 vga.ball_pos_v[2]
.sym 40584 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40585 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40589 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40590 vga.count_v[2]
.sym 40591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40593 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40596 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40597 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40599 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40600 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40602 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40603 vga.count_v[1]
.sym 40606 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 40607 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40608 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 40611 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40612 vga.count_v[2]
.sym 40613 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40623 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40624 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40625 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40626 vga.count_v[1]
.sym 40629 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40631 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40632 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40635 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40637 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40638 vga.ball_pos_v[2]
.sym 40641 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40642 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40643 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40644 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40647 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40651 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40652 P1B9$SB_IO_OUT_$glb_clk
.sym 40653 rst_$glb_sr
.sym 40654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40655 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40657 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 40658 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 40659 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40660 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 40661 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 40667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40669 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 40671 vga.ball_pos_v[2]
.sym 40677 vga.count_v[2]
.sym 40678 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 40680 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 40681 vga.count_v_SB_DFFESS_Q_E
.sym 40684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40685 vga.paddle_l_pos_v[6]
.sym 40686 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40695 vga.ball_pos_v[5]
.sym 40696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40699 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 40701 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40702 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40704 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 40705 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40708 vga.ball_pos_v[2]
.sym 40709 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 40710 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40711 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40714 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 40716 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 40717 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40718 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 40719 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40720 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40721 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 40722 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 40723 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 40724 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 40725 vga.ball_pos_v[1]
.sym 40727 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 40729 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40731 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40733 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 40735 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40736 vga.ball_pos_v[1]
.sym 40739 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 40741 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40742 vga.ball_pos_v[2]
.sym 40745 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 40747 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40748 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 40749 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 40751 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 40753 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40754 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 40755 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 40757 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 40759 vga.ball_pos_v[5]
.sym 40760 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 40761 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 40763 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 40765 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 40766 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 40767 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 40769 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 40771 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40772 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 40773 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 40779 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 40780 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 40781 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 40782 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 40783 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 40784 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 40789 vga.ball_pos_v[5]
.sym 40796 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40798 vga.ball_pos_v[5]
.sym 40799 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 40805 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40813 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 40818 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 40820 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 40822 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 40826 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40827 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40830 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40833 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40835 vga.score_r_SB_LUT4_I1_O[0]
.sym 40836 vga.score_r_SB_LUT4_I1_O[1]
.sym 40837 $PACKER_GND_NET
.sym 40838 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 40843 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 40845 vga.score_r_SB_LUT4_I1_O[2]
.sym 40847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40848 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 40849 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 40850 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 40852 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40853 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 40854 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 40856 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 40858 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 40860 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 40863 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40865 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 40866 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 40870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 40875 vga.score_r_SB_LUT4_I1_O[2]
.sym 40876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40877 vga.score_r_SB_LUT4_I1_O[1]
.sym 40878 vga.score_r_SB_LUT4_I1_O[0]
.sym 40883 $PACKER_GND_NET
.sym 40893 vga.score_r_SB_LUT4_I1_O[0]
.sym 40894 vga.score_r_SB_LUT4_I1_O[1]
.sym 40897 vga.score_r_pixels_SB_DFFESS_Q_E
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 40901 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 40903 vga.score_r_SB_LUT4_I1_O[2]
.sym 40904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 40905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 40906 vga.score_r[1]
.sym 40907 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 40912 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 40913 $PACKER_VCC_NET
.sym 40920 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 40923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40953 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 40954 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40965 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 40969 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40970 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 40981 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40982 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 40983 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40992 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 41016 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 41018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 41019 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 41024 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41025 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41026 vga.score_l[1]
.sym 41027 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 41028 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 41029 vga.score_l[2]
.sym 41030 vga.score_l[0]
.sym 41046 vga.ball_ratio_SB_DFFESR_Q_E
.sym 41088 vga.vs_out
.sym 41124 vga.vs_out
.sym 41157 rst
.sym 41159 $PACKER_GND_NET
.sym 41164 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41212 P1B8$SB_IO_OUT
.sym 41213 P1B4$SB_IO_OUT
.sym 43161 vga.count_v[2]
.sym 43265 vga.paddle_l_pos_v[5]
.sym 43285 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43379 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 43380 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 43381 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 43382 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 43383 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 43384 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 43385 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 43388 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43389 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43403 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43405 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43406 vga.ball_pos_v[1]
.sym 43408 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43428 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43430 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43431 vga.count_v[2]
.sym 43432 vga.ball_pos_v[1]
.sym 43433 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43436 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43437 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 43438 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 43440 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 43441 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 43444 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 43445 vga.count_v[1]
.sym 43447 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 43451 vga.count_h_ball_SB_LUT4_I1_I0[1]
.sym 43453 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43457 vga.count_h_ball_SB_LUT4_I1_I0[2]
.sym 43459 vga.ball_pos_v[1]
.sym 43460 vga.count_v[1]
.sym 43463 vga.count_h_ball_SB_LUT4_I1_I0[3]
.sym 43465 vga.count_v[2]
.sym 43466 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 43469 vga.count_h_ball_SB_LUT4_I1_I0[4]
.sym 43471 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 43472 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43475 vga.count_h_ball_SB_LUT4_I1_I0[5]
.sym 43477 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 43478 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43481 vga.count_h_ball_SB_LUT4_I1_I0[6]
.sym 43483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43484 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 43487 vga.count_h_ball_SB_LUT4_I1_I0[7]
.sym 43489 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 43490 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43493 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 43495 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 43496 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43501 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 43511 vga.paddle_l_pos_v[3]
.sym 43516 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43521 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43522 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43525 vga.paddle_l_pos_v[8]
.sym 43537 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 43547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43557 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 43558 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 43567 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 43574 vga.count_h_ball_SB_LUT4_I1_I0[9]
.sym 43576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43577 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 43580 $nextpnr_ICESTORM_LC_55$I3
.sym 43582 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 43584 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 43590 $nextpnr_ICESTORM_LC_55$I3
.sym 43624 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43625 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43629 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43630 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43649 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43651 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 43653 vga.paddle_r_pos_v[6]
.sym 43654 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43657 vga.count_v[2]
.sym 43659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43749 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43750 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43751 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 43752 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 43753 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 43754 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 43761 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43768 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43769 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43771 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 43772 rst
.sym 43775 vga.paddle_l_pos_v[7]
.sym 43776 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43777 vga.paddle_l_pos_v[4]
.sym 43778 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43779 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43781 vga.paddle_l_pos_v[5]
.sym 43797 vga.paddle_l_pos_v[8]
.sym 43804 $PACKER_VCC_NET
.sym 43806 vga.paddle_l_pos_v[6]
.sym 43808 vga.paddle_l_pos_v[7]
.sym 43809 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43810 vga.paddle_l_pos_v[4]
.sym 43811 vga.paddle_l_pos_v[3]
.sym 43812 $PACKER_VCC_NET
.sym 43814 vga.paddle_l_pos_v[5]
.sym 43820 $nextpnr_ICESTORM_LC_21$O
.sym 43822 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43826 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 43829 vga.paddle_l_pos_v[3]
.sym 43832 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 43834 $PACKER_VCC_NET
.sym 43835 vga.paddle_l_pos_v[4]
.sym 43838 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 43840 $PACKER_VCC_NET
.sym 43841 vga.paddle_l_pos_v[5]
.sym 43844 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 43847 vga.paddle_l_pos_v[6]
.sym 43850 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 43852 vga.paddle_l_pos_v[7]
.sym 43856 $nextpnr_ICESTORM_LC_22$I3
.sym 43859 vga.paddle_l_pos_v[8]
.sym 43866 $nextpnr_ICESTORM_LC_22$I3
.sym 43870 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43871 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 43874 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43876 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 43877 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43881 vga.paddle_l_pos_v[7]
.sym 43884 vga.paddle_l_pos_v[6]
.sym 43893 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43894 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 43895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43896 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43897 vga.paddle_l_pos_v[3]
.sym 43898 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43899 vga.left_down_pressed
.sym 43900 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 43901 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43902 vga.ball_pos_v[1]
.sym 43903 vga.paddle_l_pos_v[7]
.sym 43904 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 43905 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 43911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43914 vga.paddle_l_pos_v[4]
.sym 43916 vga.paddle_l_pos_v[5]
.sym 43918 vga.paddle_l_pos_v[3]
.sym 43920 vga.paddle_l_pos_v[6]
.sym 43921 vga.paddle_l_pos_v[7]
.sym 43925 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43929 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43943 $nextpnr_ICESTORM_LC_2$O
.sym 43946 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43949 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43955 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43957 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43959 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43961 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 43964 vga.paddle_l_pos_v[3]
.sym 43965 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43967 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 43969 vga.paddle_l_pos_v[4]
.sym 43971 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 43973 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 43976 vga.paddle_l_pos_v[5]
.sym 43977 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 43979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 43982 vga.paddle_l_pos_v[6]
.sym 43983 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 43985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 43988 vga.paddle_l_pos_v[7]
.sym 43989 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 43995 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43996 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 43997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 43998 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43999 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 44000 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 44003 vga.paddle_l_pos_v[4]
.sym 44007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44010 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44012 vga.left_up_pressed
.sym 44013 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44017 vga.paddle_l_pos_v[8]
.sym 44018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44019 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44020 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44023 vga.paddle_l_pos_v[3]
.sym 44027 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44029 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 44035 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 44039 $PACKER_VCC_NET
.sym 44040 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 44041 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 44044 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 44045 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44046 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 44047 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 44048 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44051 vga.left_down_pressed
.sym 44052 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 44053 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 44054 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 44056 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44057 vga.paddle_l_pos_v[3]
.sym 44059 vga.left_down_pressed
.sym 44061 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44063 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 44064 vga.paddle_l_pos_v[8]
.sym 44065 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 44068 vga.paddle_l_pos_v[8]
.sym 44070 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 44073 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 44074 vga.left_down_pressed
.sym 44075 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44076 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 44079 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 44080 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 44081 vga.left_down_pressed
.sym 44082 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44085 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44086 vga.left_down_pressed
.sym 44087 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 44088 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 44092 $PACKER_VCC_NET
.sym 44093 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44094 vga.paddle_l_pos_v[3]
.sym 44097 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44098 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 44099 vga.left_down_pressed
.sym 44100 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 44103 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 44104 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44105 vga.left_down_pressed
.sym 44106 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 44109 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44110 vga.left_down_pressed
.sym 44111 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 44112 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44113 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44114 P1B9$SB_IO_OUT_$glb_clk
.sym 44115 rst_$glb_sr
.sym 44116 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 44117 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 44122 vga.paddle_l_pos_v[8]
.sym 44129 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 44131 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 44132 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44135 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 44136 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44138 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44141 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44142 vga.ball_pos_v[5]
.sym 44143 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44144 vga.count_v[2]
.sym 44145 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44146 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44147 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44148 vga.count_v[1]
.sym 44150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44151 vga.ball_pos_v[5]
.sym 44158 vga.paddle_l_pos_v[6]
.sym 44159 vga.paddle_l_pos_v[7]
.sym 44160 vga.paddle_l_pos_v[4]
.sym 44170 vga.paddle_l_pos_v[5]
.sym 44171 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44172 vga.paddle_l_pos_v[3]
.sym 44174 $PACKER_VCC_NET
.sym 44179 vga.paddle_l_pos_v[8]
.sym 44182 $PACKER_VCC_NET
.sym 44189 $nextpnr_ICESTORM_LC_74$O
.sym 44191 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44195 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44197 vga.paddle_l_pos_v[3]
.sym 44198 $PACKER_VCC_NET
.sym 44201 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44203 vga.paddle_l_pos_v[4]
.sym 44205 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44207 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44209 vga.paddle_l_pos_v[5]
.sym 44210 $PACKER_VCC_NET
.sym 44211 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44213 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44215 vga.paddle_l_pos_v[6]
.sym 44216 $PACKER_VCC_NET
.sym 44217 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44219 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44221 vga.paddle_l_pos_v[7]
.sym 44222 $PACKER_VCC_NET
.sym 44223 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44225 $nextpnr_ICESTORM_LC_75$I3
.sym 44227 $PACKER_VCC_NET
.sym 44228 vga.paddle_l_pos_v[8]
.sym 44229 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44231 $nextpnr_ICESTORM_LC_75$COUT
.sym 44234 $PACKER_VCC_NET
.sym 44235 $nextpnr_ICESTORM_LC_75$I3
.sym 44239 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44240 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 44241 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44242 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44243 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 44244 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 44245 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44246 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44252 vga.paddle_l_pos_v[8]
.sym 44256 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44259 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44263 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44266 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44268 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44270 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44271 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44273 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44275 $nextpnr_ICESTORM_LC_75$COUT
.sym 44280 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44282 vga.count_v[2]
.sym 44283 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44285 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44286 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44287 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44291 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44292 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44293 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 44294 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44295 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44298 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44299 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44301 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44302 vga.ball_pos_v[5]
.sym 44303 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44304 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44305 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44307 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44309 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44310 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44311 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44314 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44315 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44316 $nextpnr_ICESTORM_LC_75$COUT
.sym 44325 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44326 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44327 vga.ball_pos_v[5]
.sym 44328 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44331 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44332 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44333 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44334 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44338 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44343 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44344 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44346 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44349 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44350 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44351 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44352 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44355 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44356 vga.count_v[2]
.sym 44357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44358 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44360 P1B9$SB_IO_OUT_$glb_clk
.sym 44361 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 44364 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 44365 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 44366 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 44367 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 44368 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 44369 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 44375 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44378 vga.paddle_l_pos_v[5]
.sym 44379 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44384 vga.paddle_r_pos_v[3]
.sym 44386 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44388 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44389 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 44390 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 44391 vga.ball_pos_v[2]
.sym 44392 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 44393 vga.ball_pos_v[1]
.sym 44394 $PACKER_VCC_NET
.sym 44395 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44396 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44410 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44413 vga.count_v[2]
.sym 44414 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44418 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44420 vga.count_v[1]
.sym 44424 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44429 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44430 vga.count_v_SB_DFFESS_Q_E
.sym 44431 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44434 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44435 $nextpnr_ICESTORM_LC_19$O
.sym 44437 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44441 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44444 vga.count_v[1]
.sym 44447 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 44448 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44449 vga.count_v[2]
.sym 44451 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44453 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 44454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44457 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 44459 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 44460 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44461 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44463 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 44465 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 44466 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44469 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 44471 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 44472 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44473 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44475 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 44477 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 44478 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44479 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44481 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 44482 vga.count_v_SB_DFFESS_Q_E
.sym 44483 P1B9$SB_IO_OUT_$glb_clk
.sym 44484 rst_$glb_sr
.sym 44485 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 44486 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 44487 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 44488 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44489 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 44490 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 44491 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44492 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 44497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44500 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44503 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44510 vga.count_v[2]
.sym 44511 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44514 vga.paddle_l_pos_v[8]
.sym 44517 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44519 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44521 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 44526 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44527 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44528 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 44529 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 44530 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 44531 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44532 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 44533 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 44536 vga.ball_pos_v[5]
.sym 44537 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 44538 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44539 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 44540 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44541 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 44542 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44544 vga.count_v_SB_DFFESS_Q_E
.sym 44545 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44546 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44547 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44548 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 44549 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 44551 vga.ball_pos_v[2]
.sym 44553 vga.ball_pos_v[1]
.sym 44554 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44557 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44559 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44560 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 44562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 44566 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 44567 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 44568 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 44577 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 44578 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44579 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 44580 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 44583 vga.ball_pos_v[2]
.sym 44584 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 44585 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44586 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44589 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44590 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44592 vga.ball_pos_v[1]
.sym 44595 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 44596 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44597 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 44598 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44601 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44602 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 44603 vga.ball_pos_v[5]
.sym 44604 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 44605 vga.count_v_SB_DFFESS_Q_E
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 rst_$glb_sr
.sym 44608 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 44609 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44610 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 44611 vga.ball_pos_v[1]
.sym 44612 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 44613 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 44615 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 44623 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44624 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 44629 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44634 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44642 rst
.sym 44652 vga.paddle_l_pos_v[6]
.sym 44664 vga.paddle_l_pos_v[8]
.sym 44666 vga.paddle_l_pos_v[5]
.sym 44668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44670 vga.paddle_l_pos_v[3]
.sym 44676 vga.paddle_l_pos_v[7]
.sym 44677 $PACKER_VCC_NET
.sym 44678 vga.paddle_l_pos_v[4]
.sym 44681 $nextpnr_ICESTORM_LC_67$O
.sym 44683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44687 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 44690 vga.paddle_l_pos_v[3]
.sym 44693 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 44695 $PACKER_VCC_NET
.sym 44696 vga.paddle_l_pos_v[4]
.sym 44697 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 44699 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 44702 vga.paddle_l_pos_v[5]
.sym 44703 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 44705 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 44707 vga.paddle_l_pos_v[6]
.sym 44709 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 44711 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 44713 vga.paddle_l_pos_v[7]
.sym 44715 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 44717 $nextpnr_ICESTORM_LC_68$I3
.sym 44720 vga.paddle_l_pos_v[8]
.sym 44721 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 44727 $nextpnr_ICESTORM_LC_68$I3
.sym 44732 vga.ball_angle[1]
.sym 44733 vga.ball_angle[2]
.sym 44734 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 44735 vga.ball_angle[0]
.sym 44736 vga.ball_angle_SB_DFFESS_Q_E
.sym 44738 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 44746 vga.ball_pos_v[1]
.sym 44754 vga.paddle_r_pos_v[8]
.sym 44773 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 44775 vga.score_r_SB_LUT4_I1_O[2]
.sym 44776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44778 vga.score_r[1]
.sym 44781 P2_7$SB_IO_IN
.sym 44791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 44793 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 44795 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 44802 vga.score_r[1]
.sym 44804 $nextpnr_ICESTORM_LC_88$O
.sym 44807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44813 vga.score_r[1]
.sym 44814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44817 P2_7$SB_IO_IN
.sym 44818 vga.score_r_SB_LUT4_I1_O[2]
.sym 44819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 44820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44823 vga.score_r[1]
.sym 44824 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 44829 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44830 vga.score_r_SB_LUT4_I1_O[2]
.sym 44831 P2_7$SB_IO_IN
.sym 44832 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 44835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 44836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 44837 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 44838 P2_7$SB_IO_IN
.sym 44841 vga.score_r[1]
.sym 44842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 44843 P2_7$SB_IO_IN
.sym 44844 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44847 vga.score_r_SB_LUT4_I1_O[2]
.sym 44849 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44850 P2_7$SB_IO_IN
.sym 44852 P1B9$SB_IO_OUT_$glb_clk
.sym 44853 rst_$glb_sr
.sym 44871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 44877 P2_7$SB_IO_IN
.sym 44886 $PACKER_VCC_NET
.sym 44896 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44897 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44898 P2_7$SB_IO_IN
.sym 44899 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44902 vga.score_l[0]
.sym 44906 P2_7$SB_IO_IN
.sym 44909 vga.score_l[2]
.sym 44910 vga.score_l[0]
.sym 44916 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44920 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44922 vga.score_l[1]
.sym 44927 $nextpnr_ICESTORM_LC_69$O
.sym 44929 vga.score_l[0]
.sym 44933 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44935 vga.score_l[1]
.sym 44937 vga.score_l[0]
.sym 44940 P2_7$SB_IO_IN
.sym 44941 vga.score_l[2]
.sym 44942 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44943 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44946 P2_7$SB_IO_IN
.sym 44947 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44948 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44949 vga.score_l[1]
.sym 44953 vga.score_l[0]
.sym 44954 vga.score_l[1]
.sym 44955 vga.score_l[2]
.sym 44958 P2_7$SB_IO_IN
.sym 44959 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44960 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44964 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44965 P2_7$SB_IO_IN
.sym 44966 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44967 vga.score_l[2]
.sym 44970 vga.score_l[0]
.sym 44971 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44972 P2_7$SB_IO_IN
.sym 44973 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44975 P1B9$SB_IO_OUT_$glb_clk
.sym 44976 rst_$glb_sr
.sym 44988 P2_7$SB_IO_IN
.sym 47114 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47211 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47212 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47213 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47214 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47215 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47216 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47219 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47234 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47235 $PACKER_VCC_NET
.sym 47250 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47257 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47260 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47266 vga.ball_pos_v[5]
.sym 47272 vga.ball_pos_v[2]
.sym 47274 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47279 vga.ball_pos_v[1]
.sym 47281 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47282 $nextpnr_ICESTORM_LC_72$O
.sym 47285 vga.ball_pos_v[1]
.sym 47288 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 47290 vga.ball_pos_v[2]
.sym 47292 vga.ball_pos_v[1]
.sym 47294 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 47296 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47298 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 47300 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 47303 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47304 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 47306 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 47309 vga.ball_pos_v[5]
.sym 47310 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 47312 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 47315 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47316 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 47318 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 47321 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47322 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 47324 $nextpnr_ICESTORM_LC_73$I3
.sym 47326 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47328 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 47332 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47339 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 47346 vga.paddle_r_pos_v[6]
.sym 47347 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47351 vga.right_down_pressed
.sym 47353 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47361 vga.ball_pos_v[1]
.sym 47368 $nextpnr_ICESTORM_LC_73$I3
.sym 47409 $nextpnr_ICESTORM_LC_73$I3
.sym 47467 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47479 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 47480 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 47481 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 47482 vga.left_down_pressed
.sym 47484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 47485 vga.paddle_r_pos_v[6]
.sym 47487 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47490 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47498 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47501 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 47502 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47506 vga.left_down_pressed
.sym 47520 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47521 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47524 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 47525 $PACKER_VCC_NET
.sym 47527 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 47530 vga.left_down_pressed
.sym 47531 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 47532 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 47535 vga.left_down_pressed
.sym 47536 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47537 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 47538 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 47559 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47560 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47562 $PACKER_VCC_NET
.sym 47566 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47575 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47576 P1B9$SB_IO_OUT_$glb_clk
.sym 47577 rst_$glb_sr
.sym 47590 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47596 vga.left_down_pressed
.sym 47603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 47604 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47605 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 47612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47613 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 47620 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47622 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47626 vga.paddle_l_pos_v[6]
.sym 47628 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47629 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47631 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47632 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47634 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47635 $PACKER_VCC_NET
.sym 47639 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47640 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47642 vga.paddle_l_pos_v[4]
.sym 47643 $PACKER_VCC_NET
.sym 47646 vga.paddle_l_pos_v[5]
.sym 47648 vga.paddle_l_pos_v[7]
.sym 47649 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47650 vga.paddle_l_pos_v[3]
.sym 47651 $nextpnr_ICESTORM_LC_70$O
.sym 47653 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47657 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 47660 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47661 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47663 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 47665 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47666 $PACKER_VCC_NET
.sym 47667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47669 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 47672 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47673 vga.paddle_l_pos_v[3]
.sym 47675 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 47677 $PACKER_VCC_NET
.sym 47678 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47679 vga.paddle_l_pos_v[4]
.sym 47681 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 47683 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47685 vga.paddle_l_pos_v[5]
.sym 47687 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 47689 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47691 vga.paddle_l_pos_v[6]
.sym 47693 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 47695 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47697 vga.paddle_l_pos_v[7]
.sym 47713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 47726 $PACKER_VCC_NET
.sym 47727 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 47728 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 47729 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 47730 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47731 vga.ball_pos_v[1]
.sym 47732 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47733 $PACKER_VCC_NET
.sym 47734 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 47735 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 47737 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 47742 vga.left_up_pressed
.sym 47743 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 47754 vga.paddle_r_pos_v[6]
.sym 47755 rst
.sym 47758 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47759 vga.paddle_l_pos_v[6]
.sym 47762 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47766 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47769 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47770 vga.paddle_l_pos_v[8]
.sym 47772 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47774 $nextpnr_ICESTORM_LC_71$I3
.sym 47776 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 47778 vga.paddle_l_pos_v[8]
.sym 47784 $nextpnr_ICESTORM_LC_71$I3
.sym 47799 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47800 vga.paddle_l_pos_v[6]
.sym 47801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47802 vga.paddle_r_pos_v[6]
.sym 47811 vga.left_up_pressed
.sym 47812 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 47813 rst
.sym 47818 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 47819 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 47820 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 47821 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 47822 P1B9$SB_IO_OUT_$glb_clk
.sym 47823 rst_$glb_sr
.sym 47840 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47848 vga.ball_pos_v[1]
.sym 47849 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47852 vga.count_v_paddle_r
.sym 47857 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47858 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47859 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47865 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47866 vga.paddle_l_pos_v[6]
.sym 47870 vga.paddle_l_pos_v[5]
.sym 47872 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47875 vga.paddle_l_pos_v[7]
.sym 47876 vga.paddle_l_pos_v[4]
.sym 47879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47880 vga.paddle_l_pos_v[3]
.sym 47881 $PACKER_VCC_NET
.sym 47893 $PACKER_VCC_NET
.sym 47897 $nextpnr_ICESTORM_LC_12$O
.sym 47899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47903 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47905 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47906 $PACKER_VCC_NET
.sym 47909 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47912 $PACKER_VCC_NET
.sym 47913 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47915 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47917 vga.paddle_l_pos_v[3]
.sym 47918 $PACKER_VCC_NET
.sym 47919 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47921 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47923 $PACKER_VCC_NET
.sym 47924 vga.paddle_l_pos_v[4]
.sym 47925 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47927 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47929 $PACKER_VCC_NET
.sym 47930 vga.paddle_l_pos_v[5]
.sym 47931 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47933 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47935 vga.paddle_l_pos_v[6]
.sym 47936 $PACKER_VCC_NET
.sym 47937 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47939 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47941 $PACKER_VCC_NET
.sym 47942 vga.paddle_l_pos_v[7]
.sym 47943 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47947 vga.count_v_paddle_r
.sym 47949 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 47950 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 47951 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47953 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47954 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 47970 rst
.sym 47973 vga.paddle_r_pos_v[6]
.sym 47974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47975 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 47977 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 47979 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 47981 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47983 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47994 vga.paddle_l_pos_v[8]
.sym 47997 vga.left_down_pressed
.sym 47998 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 47999 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48004 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 48008 $PACKER_VCC_NET
.sym 48010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48011 vga.paddle_l_pos_v[3]
.sym 48012 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 48021 $PACKER_VCC_NET
.sym 48023 vga.paddle_l_pos_v[8]
.sym 48024 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 48029 vga.paddle_l_pos_v[3]
.sym 48030 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48057 vga.left_down_pressed
.sym 48058 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48059 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 48060 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 48067 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48068 P1B9$SB_IO_OUT_$glb_clk
.sym 48069 rst_$glb_sr
.sym 48072 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48073 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48074 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48075 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48076 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48077 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48082 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48083 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48084 vga.ball_pos_v[2]
.sym 48086 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 48087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 48088 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 48091 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 48092 vga.paddle_l_pos_v[7]
.sym 48093 vga.left_down_pressed
.sym 48094 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 48095 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 48097 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 48098 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48099 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48100 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48101 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48102 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48104 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48105 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48112 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 48114 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48115 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48116 vga.paddle_r_pos_v[3]
.sym 48117 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48118 vga.ball_pos_v[5]
.sym 48119 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48121 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 48122 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48124 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48126 vga.paddle_l_pos_v[3]
.sym 48127 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48129 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48130 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48131 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48132 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 48133 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48135 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 48137 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48138 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48139 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 48140 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48141 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48144 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48145 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 48146 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48147 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48150 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48151 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48152 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48153 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48156 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48157 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48158 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48159 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48162 vga.ball_pos_v[5]
.sym 48163 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48164 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48165 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48169 vga.paddle_r_pos_v[3]
.sym 48170 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48174 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48175 vga.paddle_l_pos_v[3]
.sym 48176 vga.paddle_r_pos_v[3]
.sym 48177 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48180 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48181 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 48183 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 48186 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 48188 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 48190 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 48191 P1B9$SB_IO_OUT_$glb_clk
.sym 48192 rst_$glb_sr
.sym 48193 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48196 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 48197 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 48198 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 48199 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 48200 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 48210 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48215 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48219 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 48220 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 48221 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 48222 $PACKER_VCC_NET
.sym 48223 vga.ball_pos_v[1]
.sym 48224 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 48225 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48226 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 48227 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48228 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48235 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48236 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48237 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48238 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48239 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48244 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48246 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48247 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48251 $PACKER_VCC_NET
.sym 48259 $PACKER_VCC_NET
.sym 48266 $nextpnr_ICESTORM_LC_44$O
.sym 48268 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48272 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 48274 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48275 $PACKER_VCC_NET
.sym 48278 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 48280 $PACKER_VCC_NET
.sym 48281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48282 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 48284 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 48286 $PACKER_VCC_NET
.sym 48287 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 48288 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 48290 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 48292 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 48293 $PACKER_VCC_NET
.sym 48294 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 48296 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 48298 $PACKER_VCC_NET
.sym 48299 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 48300 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 48302 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 48304 $PACKER_VCC_NET
.sym 48305 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 48306 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 48308 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 48310 $PACKER_VCC_NET
.sym 48311 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 48312 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 48316 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 48317 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 48318 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 48319 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48320 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48321 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48322 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48323 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 48330 vga.ball_pos_v[5]
.sym 48333 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48335 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48336 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48341 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 48342 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 48345 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48346 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 48349 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48350 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48351 vga.ball_pos_v[1]
.sym 48352 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 48358 vga.ball_pos_v[2]
.sym 48361 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48364 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48366 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48367 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48368 vga.ball_pos_v[1]
.sym 48369 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48370 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48371 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48375 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48376 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48378 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48379 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48380 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 48381 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48382 $PACKER_VCC_NET
.sym 48385 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48387 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48388 vga.ball_pos_v[5]
.sym 48389 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 48391 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 48392 $PACKER_VCC_NET
.sym 48393 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 48395 $nextpnr_ICESTORM_LC_45$I3
.sym 48397 $PACKER_VCC_NET
.sym 48398 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 48399 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 48405 $nextpnr_ICESTORM_LC_45$I3
.sym 48408 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 48409 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48410 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 48414 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48415 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48416 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48417 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 48420 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48421 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48422 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48426 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48427 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48428 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 48432 vga.ball_pos_v[2]
.sym 48433 vga.ball_pos_v[5]
.sym 48434 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48435 vga.ball_pos_v[1]
.sym 48439 vga.ball_angle[3]
.sym 48440 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48441 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48442 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 48443 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48444 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 48445 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48446 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48452 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48459 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48463 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 48469 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48483 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48485 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 48487 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48489 vga.paddle_l_pos_v[8]
.sym 48492 vga.paddle_r_pos_v[8]
.sym 48493 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 48496 vga.ball_angle[3]
.sym 48498 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48499 vga.ball_pos_v[1]
.sym 48500 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48502 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48504 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 48505 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48506 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48509 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48510 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48511 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48513 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 48514 vga.ball_pos_v[1]
.sym 48515 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48519 vga.paddle_r_pos_v[8]
.sym 48520 vga.paddle_l_pos_v[8]
.sym 48521 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48525 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48526 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48527 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48528 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 48531 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 48532 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 48534 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48539 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48540 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 48544 vga.ball_angle[3]
.sym 48545 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48557 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48558 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48559 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 48560 P1B9$SB_IO_OUT_$glb_clk
.sym 48561 rst_$glb_sr
.sym 48563 vga.ball_ratio[1]
.sym 48564 vga.ball_ratio[2]
.sym 48565 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48566 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48567 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48568 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48569 vga.ball_ratio[0]
.sym 48581 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48585 $PACKER_VCC_NET
.sym 48586 P1B4$SB_IO_OUT
.sym 48604 vga.ball_angle[1]
.sym 48605 vga.ball_angle_SB_DFFESS_Q_E
.sym 48607 vga.ball_angle[0]
.sym 48609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 48613 vga.ball_angle[2]
.sym 48615 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 48617 rst
.sym 48618 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48623 $PACKER_VCC_NET
.sym 48635 $nextpnr_ICESTORM_LC_85$O
.sym 48638 vga.ball_angle[0]
.sym 48641 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 48643 $PACKER_VCC_NET
.sym 48644 vga.ball_angle[1]
.sym 48645 vga.ball_angle[0]
.sym 48647 $nextpnr_ICESTORM_LC_86$I3
.sym 48649 vga.ball_angle[2]
.sym 48651 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 48657 $nextpnr_ICESTORM_LC_86$I3
.sym 48662 vga.ball_angle[0]
.sym 48666 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 48667 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 48668 rst
.sym 48678 vga.ball_angle[1]
.sym 48679 vga.ball_angle[0]
.sym 48680 vga.ball_angle[2]
.sym 48681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 48682 vga.ball_angle_SB_DFFESS_Q_E
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 rst_$glb_sr
.sym 48688 $PACKER_GND_NET
.sym 48699 vga.ball_angle_SB_DFFESS_Q_E
.sym 48703 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 48810 P1B9$SB_IO_OUT
.sym 48819 $PACKER_GND_NET
.sym 48823 rst
.sym 50919 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 50920 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 50921 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 50922 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 50923 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 50924 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 50945 vga.right_down_pressed
.sym 50946 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50947 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50950 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51040 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51041 vga.paddle_r_pos_v[6]
.sym 51042 vga.paddle_r_pos_v[3]
.sym 51044 vga.paddle_r_pos_v[5]
.sym 51045 vga.paddle_r_pos_v[7]
.sym 51047 vga.paddle_r_pos_v[4]
.sym 51064 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51066 $PACKER_VCC_NET
.sym 51072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51098 vga.paddle_r_pos_v[6]
.sym 51099 vga.paddle_r_pos_v[3]
.sym 51100 $PACKER_VCC_NET
.sym 51101 vga.paddle_r_pos_v[5]
.sym 51103 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51104 vga.paddle_r_pos_v[4]
.sym 51107 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51108 $PACKER_VCC_NET
.sym 51109 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51110 vga.paddle_r_pos_v[7]
.sym 51113 $nextpnr_ICESTORM_LC_11$O
.sym 51116 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51119 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51121 $PACKER_VCC_NET
.sym 51122 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51125 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51127 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51128 $PACKER_VCC_NET
.sym 51129 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51131 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51133 vga.paddle_r_pos_v[3]
.sym 51134 $PACKER_VCC_NET
.sym 51135 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51137 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51139 vga.paddle_r_pos_v[4]
.sym 51140 $PACKER_VCC_NET
.sym 51141 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51143 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51145 vga.paddle_r_pos_v[5]
.sym 51146 $PACKER_VCC_NET
.sym 51147 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51149 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51151 vga.paddle_r_pos_v[6]
.sym 51152 $PACKER_VCC_NET
.sym 51153 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51155 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51157 vga.paddle_r_pos_v[7]
.sym 51158 $PACKER_VCC_NET
.sym 51159 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51164 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51165 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51166 vga.paddle_r_pos_v[8]
.sym 51167 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51170 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51184 vga.paddle_r_pos_v[6]
.sym 51187 vga.paddle_r_pos_v[3]
.sym 51189 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51191 vga.paddle_r_pos_v[5]
.sym 51193 vga.paddle_r_pos_v[7]
.sym 51197 vga.paddle_r_pos_v[4]
.sym 51198 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51199 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51210 $PACKER_VCC_NET
.sym 51215 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51218 $PACKER_VCC_NET
.sym 51223 vga.paddle_r_pos_v[8]
.sym 51224 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51238 vga.paddle_r_pos_v[8]
.sym 51239 $PACKER_VCC_NET
.sym 51240 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51279 $PACKER_VCC_NET
.sym 51280 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51282 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51287 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51289 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51290 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 51291 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 51292 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 51293 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 51298 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51305 vga.right_down_pressed
.sym 51307 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51309 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51310 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51311 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 51312 vga.paddle_r_pos_v[8]
.sym 51313 vga.ball_pos_v[5]
.sym 51314 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51317 vga.ball_pos_v[2]
.sym 51318 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51320 vga.count_v[2]
.sym 51321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51327 vga.count_v[2]
.sym 51331 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51342 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51343 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51344 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51346 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51347 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51348 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51350 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51351 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51352 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51353 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51355 vga.count_v[1]
.sym 51356 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51357 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51359 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 51361 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51365 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 51367 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 51368 vga.count_v[1]
.sym 51371 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 51373 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 51374 vga.count_v[2]
.sym 51377 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 51379 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51380 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 51383 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 51385 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 51386 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51389 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 51391 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51395 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 51397 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 51398 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51401 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51403 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51404 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 51409 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 51424 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51427 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 51430 vga.ball_pos_v[1]
.sym 51441 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 51443 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51445 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 51455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51470 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51473 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51479 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51482 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 51484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51485 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 51488 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 51491 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 51494 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 51497 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 51502 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 51509 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51512 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 51514 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51518 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 51521 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51524 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51526 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51558 $PACKER_VCC_NET
.sym 51559 vga.ball_pos_v[2]
.sym 51560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51563 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51564 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51568 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 51597 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51605 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 51607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 51614 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51617 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 51619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 51626 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 51631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 51638 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51641 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 51643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51650 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51678 vga.left_down_pressed
.sym 51679 vga.paddle_r_pos_v[5]
.sym 51680 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51681 vga.paddle_r_pos_v[7]
.sym 51682 vga.paddle_r_pos_v[4]
.sym 51684 vga.paddle_r_pos_v[3]
.sym 51685 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51688 vga.paddle_r_pos_v[5]
.sym 51689 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51690 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51691 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 51701 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51728 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 51730 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 51737 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51740 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 51742 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51746 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 51749 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 51754 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51758 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 51761 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51764 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 51766 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51770 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51773 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 51778 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51779 vga.ball_pos_v[2]
.sym 51780 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51781 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51782 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51784 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 51785 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 51797 vga.left_down_pressed
.sym 51802 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51803 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51804 vga.count_v[2]
.sym 51805 vga.ball_pos_v[5]
.sym 51806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51808 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51809 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51810 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51811 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51812 vga.paddle_r_pos_v[8]
.sym 51813 vga.ball_pos_v[2]
.sym 51814 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51821 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 51824 vga.paddle_l_pos_v[7]
.sym 51825 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51828 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 51830 vga.count_v[2]
.sym 51832 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51835 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51836 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51838 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51841 vga.paddle_r_pos_v[7]
.sym 51843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51846 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 51847 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51848 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51849 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51850 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51852 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 51853 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51854 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 51855 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51864 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51865 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51866 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51870 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 51871 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 51872 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51873 vga.count_v[2]
.sym 51876 vga.paddle_r_pos_v[7]
.sym 51877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51878 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51879 vga.paddle_l_pos_v[7]
.sym 51890 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 51891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51894 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51895 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51898 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 51899 P1B9$SB_IO_OUT_$glb_clk
.sym 51901 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51902 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 51903 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51904 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 51905 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 51906 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 51907 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51908 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 51916 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51917 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 51923 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 51925 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51927 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51930 vga.paddle_l_pos_v[4]
.sym 51931 vga.ball_pos_v[5]
.sym 51932 vga.count_v_paddle_r_SB_DFFE_Q_E
.sym 51934 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 51935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51948 vga.paddle_r_pos_v[6]
.sym 51951 vga.paddle_r_pos_v[5]
.sym 51952 vga.paddle_r_pos_v[4]
.sym 51953 vga.paddle_r_pos_v[7]
.sym 51954 vga.paddle_r_pos_v[3]
.sym 51967 $PACKER_VCC_NET
.sym 51970 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51972 vga.paddle_r_pos_v[8]
.sym 51974 $nextpnr_ICESTORM_LC_61$O
.sym 51976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51980 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51983 vga.paddle_r_pos_v[3]
.sym 51986 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51988 vga.paddle_r_pos_v[4]
.sym 51989 $PACKER_VCC_NET
.sym 51990 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51992 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 51994 vga.paddle_r_pos_v[5]
.sym 51996 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51998 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 52001 vga.paddle_r_pos_v[6]
.sym 52002 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 52004 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 52006 vga.paddle_r_pos_v[7]
.sym 52008 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 52010 $nextpnr_ICESTORM_LC_62$I3
.sym 52012 vga.paddle_r_pos_v[8]
.sym 52014 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 52020 $nextpnr_ICESTORM_LC_62$I3
.sym 52024 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 52025 vga.ball_pos_v[5]
.sym 52026 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52027 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52028 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52029 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 52030 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52031 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52038 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52041 vga.ball_pos_v[1]
.sym 52043 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52048 vga.ball_angle[3]
.sym 52049 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52051 vga.ball_pos_v[2]
.sym 52054 $PACKER_VCC_NET
.sym 52055 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52056 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52058 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 52068 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52069 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 52071 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 52072 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 52073 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52075 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 52076 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52077 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 52078 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52079 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52081 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52082 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52083 vga.ball_pos_v[2]
.sym 52084 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52085 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52086 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 52087 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52088 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52090 vga.ball_pos_v[5]
.sym 52092 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 52095 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52096 vga.ball_pos_v[1]
.sym 52097 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 52099 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52100 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52101 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52103 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 52105 vga.ball_pos_v[1]
.sym 52106 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52109 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 52111 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52112 vga.ball_pos_v[2]
.sym 52115 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 52117 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 52118 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52119 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 52121 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 52123 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 52124 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 52125 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 52127 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 52129 vga.ball_pos_v[5]
.sym 52130 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 52131 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 52133 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 52135 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52136 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 52137 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 52139 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 52141 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52142 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 52143 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52148 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52149 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52150 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52151 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 52152 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 52153 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 52154 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 52167 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52168 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52172 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52173 vga.ball_ratio_SB_DFFESR_Q_E
.sym 52175 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 52177 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52179 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52183 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 52188 vga.ball_angle[3]
.sym 52189 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52191 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52192 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52194 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52196 vga.ball_angle[3]
.sym 52197 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 52199 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52200 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52201 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 52203 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52204 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52207 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52208 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52211 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 52212 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 52213 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 52214 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 52215 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52217 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52218 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 52220 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 52222 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 52223 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52224 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 52226 $nextpnr_ICESTORM_LC_18$I3
.sym 52228 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 52230 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52236 $nextpnr_ICESTORM_LC_18$I3
.sym 52239 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52240 vga.ball_angle[3]
.sym 52241 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52242 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52245 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52246 vga.ball_angle[3]
.sym 52247 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 52251 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 52252 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 52253 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 52254 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 52257 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52258 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52259 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52260 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 52264 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 52266 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52270 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 52271 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 52272 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52273 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[0]
.sym 52275 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 52283 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52288 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52293 P1B4$SB_IO_OUT
.sym 52298 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52302 vga.ball_angle[3]
.sym 52304 rst
.sym 52313 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 52314 vga.ball_pos_v[1]
.sym 52315 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52316 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52318 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52319 vga.ball_angle[3]
.sym 52320 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52321 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52322 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52325 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52327 vga.ball_angle[3]
.sym 52329 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52330 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52336 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52337 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52338 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 52342 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52344 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 52345 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52346 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 52347 vga.ball_angle[3]
.sym 52350 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52351 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52352 vga.ball_angle[3]
.sym 52356 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52357 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52358 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52359 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52362 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52363 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52364 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52365 vga.ball_angle[3]
.sym 52368 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52369 vga.ball_angle[3]
.sym 52370 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52371 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52374 vga.ball_angle[3]
.sym 52375 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52376 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52380 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52381 vga.ball_angle[3]
.sym 52383 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52386 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52388 vga.ball_pos_v[1]
.sym 52390 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 rst_$glb_sr
.sym 52393 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52394 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 52395 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[1]
.sym 52396 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52397 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52398 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 52399 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 52400 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 52411 $PACKER_VCC_NET
.sym 52416 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 52426 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 52435 vga.ball_angle[1]
.sym 52438 vga.ball_angle[0]
.sym 52441 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 52444 vga.ball_angle[2]
.sym 52445 vga.ball_ratio_SB_DFFESR_Q_E
.sym 52447 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52449 vga.ball_ratio[0]
.sym 52452 vga.ball_ratio[2]
.sym 52454 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52455 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52457 vga.ball_ratio[0]
.sym 52459 vga.ball_ratio[1]
.sym 52464 rst
.sym 52465 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52466 $nextpnr_ICESTORM_LC_80$O
.sym 52468 vga.ball_ratio[0]
.sym 52472 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52473 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52474 vga.ball_ratio[1]
.sym 52476 vga.ball_ratio[0]
.sym 52479 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52481 vga.ball_ratio[2]
.sym 52482 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52485 vga.ball_angle[2]
.sym 52486 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52487 vga.ball_angle[1]
.sym 52488 vga.ball_angle[0]
.sym 52491 vga.ball_ratio[2]
.sym 52492 vga.ball_angle[1]
.sym 52493 vga.ball_ratio[1]
.sym 52494 vga.ball_angle[2]
.sym 52497 vga.ball_ratio[0]
.sym 52498 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52500 vga.ball_angle[0]
.sym 52504 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 52505 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52506 rst
.sym 52509 vga.ball_ratio[0]
.sym 52512 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 52513 vga.ball_ratio_SB_DFFESR_Q_E
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 rst_$glb_sr
.sym 52516 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 52521 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 52529 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 52531 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52542 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52683 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 52701 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 52709 P1B4$SB_IO_OUT
.sym 52711 P1B9$SB_IO_OUT
.sym 54389 vga.paddle_r_pos_v[4]
.sym 54790 vga.paddle_r_pos_v[6]
.sym 54792 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54794 vga.paddle_r_pos_v[7]
.sym 54796 vga.paddle_r_pos_v[4]
.sym 54799 vga.paddle_r_pos_v[3]
.sym 54801 vga.paddle_r_pos_v[5]
.sym 54805 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 54809 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54821 $nextpnr_ICESTORM_LC_43$O
.sym 54823 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54827 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54829 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 54833 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54836 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54837 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54839 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 54842 vga.paddle_r_pos_v[3]
.sym 54843 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54845 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 54847 vga.paddle_r_pos_v[4]
.sym 54849 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 54851 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 54854 vga.paddle_r_pos_v[5]
.sym 54855 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 54857 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 54859 vga.paddle_r_pos_v[6]
.sym 54861 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 54863 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 54866 vga.paddle_r_pos_v[7]
.sym 54867 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 54878 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54897 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 54901 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 54903 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 54906 vga.paddle_r_pos_v[8]
.sym 54907 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 54912 vga.right_down_pressed
.sym 54914 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54915 vga.paddle_r_pos_v[8]
.sym 54916 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 54917 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 54918 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 54919 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 54923 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 54924 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 54925 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 54926 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 54927 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 54931 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 54935 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54941 vga.right_down_pressed
.sym 54946 vga.paddle_r_pos_v[8]
.sym 54948 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 54951 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54952 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 54953 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 54954 vga.right_down_pressed
.sym 54957 vga.right_down_pressed
.sym 54958 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 54959 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 54960 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54969 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 54970 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 54971 vga.right_down_pressed
.sym 54972 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54975 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54976 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 54977 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 54978 vga.right_down_pressed
.sym 54987 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 54988 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 54989 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 54990 vga.right_down_pressed
.sym 54991 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54992 P1B9$SB_IO_OUT_$glb_clk
.sym 54993 rst_$glb_sr
.sym 54995 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 54996 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 54997 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 54998 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54999 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55000 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55001 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55012 P2_4$SB_IO_IN
.sym 55018 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55019 vga.paddle_r_pos_v[3]
.sym 55021 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55025 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55026 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55029 vga.paddle_r_pos_v[4]
.sym 55035 vga.right_down_pressed
.sym 55037 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55040 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55041 $PACKER_VCC_NET
.sym 55043 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55047 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55049 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55050 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55054 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55056 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55058 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55061 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55063 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55074 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55075 vga.right_down_pressed
.sym 55077 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55080 vga.right_down_pressed
.sym 55081 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55082 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55083 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55086 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55087 vga.right_down_pressed
.sym 55088 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55089 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55092 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55093 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55094 vga.right_down_pressed
.sym 55095 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55104 $PACKER_VCC_NET
.sym 55105 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55107 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55110 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55112 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55114 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55115 P1B9$SB_IO_OUT_$glb_clk
.sym 55116 rst_$glb_sr
.sym 55129 vga.right_down_pressed
.sym 55133 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55134 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55142 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55143 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55144 vga.paddle_r_pos_v[8]
.sym 55145 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55146 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55149 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55151 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55152 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 55158 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55159 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 55160 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55161 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55162 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55163 vga.count_v[1]
.sym 55164 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55165 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55167 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55168 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 55169 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55170 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55171 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55177 vga.count_v[2]
.sym 55178 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55179 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 55183 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55185 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55187 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55188 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55189 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55190 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55192 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55193 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55196 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55198 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55199 vga.count_v[1]
.sym 55200 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55202 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55204 vga.count_v[2]
.sym 55205 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55208 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 55210 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55211 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55212 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55214 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 55216 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 55217 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 55218 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 55220 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 55222 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 55223 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 55224 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55226 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 55228 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 55229 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55230 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55232 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 55234 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55235 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 55236 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55249 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55250 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55254 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55259 vga.count_v[1]
.sym 55260 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55261 vga.ball_pos_v[2]
.sym 55267 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 55271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55272 vga.ball_pos_v[5]
.sym 55276 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 55281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55293 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55305 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 55311 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55313 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 55315 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 55316 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 55317 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55319 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 55322 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55325 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 55327 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55331 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 55334 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55337 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 55339 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55343 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 55346 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55349 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 55351 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55355 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 55358 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55376 vga.paddle_r_pos_v[3]
.sym 55382 vga.paddle_r_pos_v[5]
.sym 55384 vga.paddle_r_pos_v[7]
.sym 55387 vga.paddle_r_pos_v[8]
.sym 55393 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55394 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55395 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 55398 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55399 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 55423 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55436 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 55438 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55442 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 55445 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55448 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 55450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 55457 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 55462 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55466 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 55469 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55472 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 55474 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55478 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 55481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55498 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55510 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 55512 vga.paddle_r_pos_v[3]
.sym 55516 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55518 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55521 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55522 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 55536 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 55562 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55565 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 55567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 55574 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55577 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 55579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 55586 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55589 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 55591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 55598 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55601 $nextpnr_ICESTORM_LC_60$I3
.sym 55603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55609 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55612 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 55613 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 55614 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 55615 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 55635 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55637 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55638 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55640 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55642 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55645 $nextpnr_ICESTORM_LC_60$I3
.sym 55650 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55652 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 55653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55654 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55658 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55659 vga.count_v[1]
.sym 55660 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55662 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 55663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55664 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55665 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 55668 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55669 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 55672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 55673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55675 vga.ball_pos_v[2]
.sym 55676 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55677 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55678 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55679 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55680 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 55681 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55686 $nextpnr_ICESTORM_LC_60$I3
.sym 55690 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55691 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 55692 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 55696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55697 vga.ball_pos_v[2]
.sym 55701 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55702 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55704 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55707 vga.count_v[1]
.sym 55708 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55709 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 55710 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 55713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55714 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55715 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 55716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 55719 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55720 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 55721 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55722 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 55725 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55726 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 55727 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55728 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55729 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 55730 P1B9$SB_IO_OUT_$glb_clk
.sym 55731 rst_$glb_sr
.sym 55734 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 55735 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55736 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55737 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55738 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55739 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55744 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55745 vga.count_v[1]
.sym 55748 vga.ball_pos_v[2]
.sym 55749 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 55759 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 55760 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 55761 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 55763 vga.ball_pos_v[5]
.sym 55766 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55773 vga.paddle_r_pos_v[5]
.sym 55775 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55776 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55778 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55779 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55781 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55782 vga.ball_pos_v[2]
.sym 55783 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55787 vga.ball_pos_v[1]
.sym 55788 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 55789 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55793 vga.ball_angle[3]
.sym 55794 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55795 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55796 vga.paddle_l_pos_v[5]
.sym 55797 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55798 vga.paddle_r_pos_v[4]
.sym 55801 vga.paddle_l_pos_v[4]
.sym 55803 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55806 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55813 vga.ball_angle[3]
.sym 55814 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55815 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 55819 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55820 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55821 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55824 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55826 vga.paddle_l_pos_v[4]
.sym 55827 vga.paddle_r_pos_v[4]
.sym 55831 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55832 vga.ball_pos_v[2]
.sym 55833 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55836 vga.paddle_l_pos_v[5]
.sym 55837 vga.paddle_r_pos_v[5]
.sym 55838 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55842 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 55843 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55844 vga.ball_angle[3]
.sym 55848 vga.ball_pos_v[1]
.sym 55849 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55850 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55851 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55852 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55853 P1B9$SB_IO_OUT_$glb_clk
.sym 55854 rst_$glb_sr
.sym 55855 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55856 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55859 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55860 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55861 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55862 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 55870 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55874 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55883 vga.ball_pos_v[1]
.sym 55887 vga.paddle_r_pos_v[8]
.sym 55888 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55898 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55899 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 55901 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 55902 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 55905 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 55906 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55907 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55909 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55910 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55911 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55912 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55913 vga.ball_angle[3]
.sym 55915 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55916 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55917 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 55918 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55921 vga.ball_pos_v[5]
.sym 55923 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55924 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55925 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55926 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55927 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 55929 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 55930 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55931 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55935 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 55937 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 55938 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55941 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55942 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55943 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 55944 vga.ball_angle[3]
.sym 55947 vga.ball_angle[3]
.sym 55948 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 55949 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55950 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55953 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 55954 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55955 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 55956 vga.ball_angle[3]
.sym 55959 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55960 vga.ball_pos_v[5]
.sym 55962 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55965 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 55966 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 55967 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55968 vga.ball_angle[3]
.sym 55971 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 55972 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 55973 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 55975 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 55976 P1B9$SB_IO_OUT_$glb_clk
.sym 55977 rst_$glb_sr
.sym 55979 vga.interval_counter[1]
.sym 55980 vga.interval_counter[2]
.sym 55981 vga.interval_counter[3]
.sym 55982 vga.interval_counter[4]
.sym 55983 vga.interval_counter[5]
.sym 55984 vga.interval_counter[6]
.sym 55985 vga.interval_counter[7]
.sym 55997 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56001 vga.ball_angle[3]
.sym 56013 vga.interval_counter[1]
.sym 56020 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56021 $PACKER_VCC_NET
.sym 56023 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56026 vga.ball_pos_v[2]
.sym 56028 vga.ball_pos_v[5]
.sym 56029 $PACKER_VCC_NET
.sym 56030 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56031 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56034 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 56043 vga.ball_pos_v[1]
.sym 56044 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 56051 $nextpnr_ICESTORM_LC_81$O
.sym 56053 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56057 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56059 $PACKER_VCC_NET
.sym 56060 vga.ball_pos_v[1]
.sym 56061 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56063 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56065 vga.ball_pos_v[2]
.sym 56066 $PACKER_VCC_NET
.sym 56067 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56069 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56071 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 56072 $PACKER_VCC_NET
.sym 56073 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56075 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56077 $PACKER_VCC_NET
.sym 56078 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 56079 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56081 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56083 vga.ball_pos_v[5]
.sym 56084 $PACKER_VCC_NET
.sym 56085 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56087 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56089 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56090 $PACKER_VCC_NET
.sym 56091 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56093 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56095 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56096 $PACKER_VCC_NET
.sym 56097 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56101 vga.interval_counter[8]
.sym 56102 vga.interval_counter[9]
.sym 56103 vga.interval_counter[10]
.sym 56104 vga.interval_counter[11]
.sym 56105 vga.interval_counter[12]
.sym 56106 vga.interval_counter[13]
.sym 56107 vga.interval_counter[14]
.sym 56108 vga.interval_counter[15]
.sym 56117 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 56130 vga.interval_counter[14]
.sym 56135 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 56136 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 56137 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56142 vga.ball_angle[3]
.sym 56145 vga.interval_counter[3]
.sym 56146 vga.interval_counter[4]
.sym 56150 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56151 $PACKER_VCC_NET
.sym 56154 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56156 vga.interval_counter[6]
.sym 56157 vga.interval_counter[7]
.sym 56158 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 56161 vga.interval_counter[11]
.sym 56162 vga.interval_counter[12]
.sym 56163 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56166 vga.interval_counter[8]
.sym 56167 vga.interval_counter[9]
.sym 56175 $PACKER_VCC_NET
.sym 56176 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56178 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56181 vga.interval_counter[6]
.sym 56182 vga.interval_counter[12]
.sym 56183 vga.interval_counter[8]
.sym 56184 vga.interval_counter[9]
.sym 56187 vga.ball_angle[3]
.sym 56188 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 56189 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 56190 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56193 vga.interval_counter[11]
.sym 56194 vga.interval_counter[4]
.sym 56195 vga.interval_counter[3]
.sym 56196 vga.interval_counter[7]
.sym 56205 vga.interval_counter[6]
.sym 56206 vga.interval_counter[9]
.sym 56207 vga.interval_counter[8]
.sym 56208 vga.interval_counter[12]
.sym 56224 vga.interval_counter[16]
.sym 56225 vga.interval_counter[17]
.sym 56226 vga.interval_counter[18]
.sym 56227 vga.interval_counter[19]
.sym 56228 vga.interval_counter[20]
.sym 56229 vga.interval_counter[21]
.sym 56230 vga.interval_counter[22]
.sym 56231 vga.interval_counter[23]
.sym 56267 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[1]
.sym 56268 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[0]
.sym 56269 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 56270 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 56272 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 56274 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 56275 vga.interval_counter[10]
.sym 56278 vga.interval_counter[13]
.sym 56281 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56283 vga.interval_counter[1]
.sym 56285 vga.interval_counter[20]
.sym 56286 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 56287 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56288 vga.interval_counter[23]
.sym 56289 vga.interval_counter[24]
.sym 56291 vga.interval_counter[18]
.sym 56292 vga.interval_counter[19]
.sym 56293 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56294 vga.interval_counter[21]
.sym 56295 vga.interval_counter[22]
.sym 56298 vga.interval_counter[19]
.sym 56301 vga.interval_counter[18]
.sym 56305 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 56306 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 56307 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56310 vga.interval_counter[20]
.sym 56311 vga.interval_counter[23]
.sym 56312 vga.interval_counter[21]
.sym 56313 vga.interval_counter[22]
.sym 56316 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 56318 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 56319 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 56322 vga.interval_counter[13]
.sym 56323 vga.interval_counter[24]
.sym 56330 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[0]
.sym 56331 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[1]
.sym 56334 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56335 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56336 vga.interval_counter[1]
.sym 56337 vga.interval_counter[10]
.sym 56340 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56341 vga.interval_counter[1]
.sym 56342 vga.interval_counter[10]
.sym 56343 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56347 vga.interval_counter[24]
.sym 56352 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 56353 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56393 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 56401 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 56402 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 56403 rst
.sym 56407 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 56409 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 56417 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 56421 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 56422 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 56423 rst
.sym 56424 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 56451 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 56452 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 56453 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 56484 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56487 rst
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56536 P1B4$SB_IO_OUT
.sym 56538 P1B9$SB_IO_OUT
.sym 58096 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 58220 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 58342 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58703 vga.right_up_1d
.sym 58704 vga.right_down_1d
.sym 58727 $PACKER_VCC_NET
.sym 58728 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 58735 $PACKER_VCC_NET
.sym 58736 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 58743 vga.paddle_r_pos_v[6]
.sym 58746 vga.paddle_r_pos_v[5]
.sym 58747 vga.paddle_r_pos_v[7]
.sym 58752 vga.paddle_r_pos_v[3]
.sym 58754 $PACKER_VCC_NET
.sym 58757 vga.paddle_r_pos_v[4]
.sym 58760 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58761 vga.paddle_r_pos_v[8]
.sym 58774 $nextpnr_ICESTORM_LC_51$O
.sym 58777 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58780 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 58783 vga.paddle_r_pos_v[3]
.sym 58786 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 58788 $PACKER_VCC_NET
.sym 58789 vga.paddle_r_pos_v[4]
.sym 58792 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 58794 vga.paddle_r_pos_v[5]
.sym 58795 $PACKER_VCC_NET
.sym 58798 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 58800 vga.paddle_r_pos_v[6]
.sym 58804 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 58807 vga.paddle_r_pos_v[7]
.sym 58810 $nextpnr_ICESTORM_LC_52$I3
.sym 58812 vga.paddle_r_pos_v[8]
.sym 58820 $nextpnr_ICESTORM_LC_52$I3
.sym 58828 vga.right_down_pressed
.sym 58829 vga.right_up_pressed
.sym 58840 P2_3$SB_IO_IN
.sym 58844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 58848 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58854 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58867 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58876 vga.paddle_r_pos_v[8]
.sym 58882 vga.paddle_r_pos_v[6]
.sym 58885 vga.paddle_r_pos_v[5]
.sym 58887 $PACKER_VCC_NET
.sym 58888 vga.paddle_r_pos_v[4]
.sym 58891 vga.paddle_r_pos_v[3]
.sym 58894 vga.paddle_r_pos_v[7]
.sym 58895 $PACKER_VCC_NET
.sym 58897 $nextpnr_ICESTORM_LC_83$O
.sym 58900 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58903 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 58905 $PACKER_VCC_NET
.sym 58906 vga.paddle_r_pos_v[3]
.sym 58907 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 58909 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58911 vga.paddle_r_pos_v[4]
.sym 58913 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 58915 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 58917 vga.paddle_r_pos_v[5]
.sym 58918 $PACKER_VCC_NET
.sym 58919 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58921 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 58923 vga.paddle_r_pos_v[6]
.sym 58924 $PACKER_VCC_NET
.sym 58925 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 58927 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 58929 vga.paddle_r_pos_v[7]
.sym 58930 $PACKER_VCC_NET
.sym 58931 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 58933 $nextpnr_ICESTORM_LC_84$I3
.sym 58935 $PACKER_VCC_NET
.sym 58936 vga.paddle_r_pos_v[8]
.sym 58937 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 58943 $nextpnr_ICESTORM_LC_84$I3
.sym 58950 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58962 P2_3$SB_IO_IN
.sym 58975 vga.right_down_pressed
.sym 58979 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58981 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 58988 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 58991 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 58992 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 58994 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 58995 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 58997 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 58998 vga.ball_pos_v[2]
.sym 59000 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59001 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59003 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59005 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59006 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59007 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59011 vga.ball_pos_v[1]
.sym 59016 vga.ball_pos_v[5]
.sym 59019 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59020 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 59022 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59023 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59026 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 59028 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59029 vga.ball_pos_v[1]
.sym 59032 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 59034 vga.ball_pos_v[2]
.sym 59035 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 59038 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 59040 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59041 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59044 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 59046 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 59047 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59050 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 59052 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 59053 vga.ball_pos_v[5]
.sym 59056 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 59058 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59059 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 59062 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 59064 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59065 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 59072 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 59073 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59074 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 59075 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 59076 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59077 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59082 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59098 P2_2$SB_IO_IN
.sym 59102 rst
.sym 59106 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 59119 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59126 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59131 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59143 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 59145 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 59146 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59149 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 59151 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59155 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 59158 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59161 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 59163 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59167 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 59170 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59173 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 59175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59179 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 59182 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59185 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 59187 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59193 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59194 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59195 vga.left_up_pressed
.sym 59197 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59199 vga.left_down_pressed
.sym 59205 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59207 vga.paddle_r_pos_v[4]
.sym 59217 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59219 $PACKER_VCC_NET
.sym 59220 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59222 vga.left_down_pressed
.sym 59224 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59227 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 59229 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 59237 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59266 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 59268 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59272 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 59275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59278 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 59280 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59284 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 59287 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59290 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 59292 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59296 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 59299 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59302 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 59304 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59308 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 59311 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59317 vga.left_up_1d
.sym 59318 vga.left_down_1d
.sym 59332 vga.paddle_r_pos_v[8]
.sym 59337 P2_1$SB_IO_IN
.sym 59339 vga.left_up_pressed
.sym 59348 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59352 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 59360 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59387 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59389 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 59391 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59395 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 59398 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59401 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 59403 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59407 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 59410 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59413 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 59415 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59419 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 59422 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59425 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 59427 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59431 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 59434 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59453 P2_1$SB_IO_IN
.sym 59473 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59475 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 59481 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 59483 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59484 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59490 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59491 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 59493 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 59494 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59496 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 59498 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59499 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 59500 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 59503 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 59505 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 59507 vga.ball_pos_v[5]
.sym 59508 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59509 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59510 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 59511 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59513 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 59514 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 59515 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 59516 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 59531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 59532 vga.ball_pos_v[5]
.sym 59533 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59534 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59537 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 59538 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 59539 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 59540 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 59543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 59544 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59545 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59546 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 59549 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59550 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 59551 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59552 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 59587 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59612 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59614 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59620 vga.ball_pos_v[5]
.sym 59622 vga.ball_pos_v[1]
.sym 59626 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59628 vga.ball_pos_v[2]
.sym 59629 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59630 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59635 $nextpnr_ICESTORM_LC_35$O
.sym 59638 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59641 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59644 vga.ball_pos_v[1]
.sym 59647 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 59650 vga.ball_pos_v[2]
.sym 59651 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59653 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 59655 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59657 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 59659 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 59661 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59663 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 59665 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 59668 vga.ball_pos_v[5]
.sym 59669 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 59671 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 59673 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 59675 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 59677 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 59679 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59681 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 59702 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59708 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59711 $PACKER_VCC_NET
.sym 59721 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 59726 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 59730 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 59733 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 59734 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59735 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59738 vga.ball_angle[3]
.sym 59739 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59741 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59746 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59747 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59748 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59751 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59759 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 59762 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 59765 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 59766 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59767 vga.ball_angle[3]
.sym 59768 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 59783 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59785 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 59786 vga.ball_angle[3]
.sym 59789 vga.ball_angle[3]
.sym 59790 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 59792 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59796 vga.ball_angle[3]
.sym 59797 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59798 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 59801 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59802 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59804 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59812 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59813 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 59814 vga.interval_counter[0]
.sym 59853 vga.interval_counter[4]
.sym 59858 vga.interval_counter[1]
.sym 59859 vga.interval_counter[2]
.sym 59860 vga.interval_counter[3]
.sym 59863 vga.interval_counter[6]
.sym 59871 vga.interval_counter[0]
.sym 59878 vga.interval_counter[5]
.sym 59880 vga.interval_counter[7]
.sym 59881 $nextpnr_ICESTORM_LC_77$O
.sym 59884 vga.interval_counter[0]
.sym 59887 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59889 vga.interval_counter[1]
.sym 59891 vga.interval_counter[0]
.sym 59893 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59895 vga.interval_counter[2]
.sym 59897 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59899 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59901 vga.interval_counter[3]
.sym 59903 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59905 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59908 vga.interval_counter[4]
.sym 59909 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59911 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59913 vga.interval_counter[5]
.sym 59915 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59917 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59919 vga.interval_counter[6]
.sym 59921 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59923 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59925 vga.interval_counter[7]
.sym 59927 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59929 P1B9$SB_IO_OUT_$glb_clk
.sym 59930 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 59967 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59972 vga.interval_counter[8]
.sym 59974 vga.interval_counter[10]
.sym 59984 vga.interval_counter[12]
.sym 59985 vga.interval_counter[13]
.sym 59987 vga.interval_counter[15]
.sym 59989 vga.interval_counter[9]
.sym 59991 vga.interval_counter[11]
.sym 60002 vga.interval_counter[14]
.sym 60004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60007 vga.interval_counter[8]
.sym 60008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 60010 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60013 vga.interval_counter[9]
.sym 60014 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60016 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60019 vga.interval_counter[10]
.sym 60020 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60022 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60025 vga.interval_counter[11]
.sym 60026 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60028 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60030 vga.interval_counter[12]
.sym 60032 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60034 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60036 vga.interval_counter[13]
.sym 60038 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60040 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60042 vga.interval_counter[14]
.sym 60044 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60046 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60048 vga.interval_counter[15]
.sym 60050 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60052 P1B9$SB_IO_OUT_$glb_clk
.sym 60053 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 60090 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60097 vga.interval_counter[18]
.sym 60100 vga.interval_counter[21]
.sym 60101 vga.interval_counter[22]
.sym 60107 vga.interval_counter[20]
.sym 60110 vga.interval_counter[23]
.sym 60114 vga.interval_counter[19]
.sym 60119 vga.interval_counter[16]
.sym 60120 vga.interval_counter[17]
.sym 60127 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60129 vga.interval_counter[16]
.sym 60131 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60133 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60135 vga.interval_counter[17]
.sym 60137 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60139 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60142 vga.interval_counter[18]
.sym 60143 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60145 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60148 vga.interval_counter[19]
.sym 60149 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60151 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60153 vga.interval_counter[20]
.sym 60155 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60157 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60160 vga.interval_counter[21]
.sym 60161 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60163 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60166 vga.interval_counter[22]
.sym 60167 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60169 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60171 vga.interval_counter[23]
.sym 60173 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60175 P1B9$SB_IO_OUT_$glb_clk
.sym 60176 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 60197 P2_7$SB_IO_IN
.sym 60213 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60218 vga.interval_counter[16]
.sym 60226 vga.interval_counter[24]
.sym 60227 vga.interval_counter[17]
.sym 60230 vga.interval_counter[14]
.sym 60252 vga.interval_counter[24]
.sym 60254 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60282 vga.interval_counter[16]
.sym 60283 vga.interval_counter[14]
.sym 60284 vga.interval_counter[17]
.sym 60287 vga.interval_counter[16]
.sym 60289 vga.interval_counter[17]
.sym 60290 vga.interval_counter[14]
.sym 60298 P1B9$SB_IO_OUT_$glb_clk
.sym 60299 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 60311 P2_7$SB_IO_IN
.sym 62436 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 62587 P2_3$SB_IO_IN
.sym 62600 P2_4$SB_IO_IN
.sym 62619 P2_3$SB_IO_IN
.sym 62625 P2_4$SB_IO_IN
.sym 62651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 62652 P1B9$SB_IO_OUT_$glb_clk
.sym 62689 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62697 vga.right_up_1d
.sym 62706 vga.right_down_1d
.sym 62707 P2_4$SB_IO_IN
.sym 62708 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62709 P2_3$SB_IO_IN
.sym 62754 vga.right_down_1d
.sym 62755 P2_4$SB_IO_IN
.sym 62758 P2_3$SB_IO_IN
.sym 62759 vga.right_up_1d
.sym 62775 P1B9$SB_IO_OUT_$glb_clk
.sym 62776 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62802 vga.paddle_r_pos_v[6]
.sym 62808 vga.right_up_pressed
.sym 62831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 62872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 62925 vga.left_down_pressed
.sym 62927 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 62932 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62946 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 62947 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 62948 vga.paddle_r_pos_v[4]
.sym 62953 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 62954 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 62955 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 62958 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62962 vga.paddle_r_pos_v[6]
.sym 62963 $PACKER_VCC_NET
.sym 62964 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 62966 vga.paddle_r_pos_v[3]
.sym 62967 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62968 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 62970 vga.paddle_r_pos_v[5]
.sym 62972 vga.paddle_r_pos_v[7]
.sym 62973 $nextpnr_ICESTORM_LC_26$O
.sym 62975 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 62979 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 62982 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 62985 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 62987 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62988 $PACKER_VCC_NET
.sym 62989 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 62991 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 62993 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 62995 vga.paddle_r_pos_v[3]
.sym 62997 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 62999 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 63000 $PACKER_VCC_NET
.sym 63001 vga.paddle_r_pos_v[4]
.sym 63003 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 63005 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 63007 vga.paddle_r_pos_v[5]
.sym 63009 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 63012 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 63013 vga.paddle_r_pos_v[6]
.sym 63015 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 63018 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 63019 vga.paddle_r_pos_v[7]
.sym 63059 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 63065 vga.left_up_1d
.sym 63066 P2_1$SB_IO_IN
.sym 63068 rst
.sym 63071 vga.paddle_r_pos_v[8]
.sym 63072 P2_2$SB_IO_IN
.sym 63074 vga.left_down_1d
.sym 63078 vga.right_up_pressed
.sym 63081 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 63084 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63088 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 63096 $nextpnr_ICESTORM_LC_27$I3
.sym 63098 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 63100 vga.paddle_r_pos_v[8]
.sym 63106 $nextpnr_ICESTORM_LC_27$I3
.sym 63110 vga.left_up_1d
.sym 63111 P2_1$SB_IO_IN
.sym 63122 vga.right_up_pressed
.sym 63123 rst
.sym 63124 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 63134 vga.left_down_1d
.sym 63136 P2_2$SB_IO_IN
.sym 63144 P1B9$SB_IO_OUT_$glb_clk
.sym 63145 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63170 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 63173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63189 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63195 P2_2$SB_IO_IN
.sym 63202 P2_1$SB_IO_IN
.sym 63229 P2_1$SB_IO_IN
.sym 63233 P2_2$SB_IO_IN
.sym 63266 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63267 P1B9$SB_IO_OUT_$glb_clk
.sym 63281 P2_2$SB_IO_IN
.sym 63662 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 63681 vga.interval_counter[2]
.sym 63684 vga.interval_counter[5]
.sym 63701 vga.interval_counter[0]
.sym 63702 vga.interval_counter[15]
.sym 63736 vga.interval_counter[0]
.sym 63737 vga.interval_counter[15]
.sym 63738 vga.interval_counter[2]
.sym 63739 vga.interval_counter[5]
.sym 63742 vga.interval_counter[15]
.sym 63743 vga.interval_counter[2]
.sym 63744 vga.interval_counter[5]
.sym 63745 vga.interval_counter[0]
.sym 63750 vga.interval_counter[0]
.sym 63759 P1B9$SB_IO_OUT_$glb_clk
.sym 63760 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I0_O_$glb_sr
.sym 63916 P1B4$SB_IO_OUT
.sym 64032 P1B9$SB_IO_OUT
.sym 64039 $PACKER_VCC_NET
.sym 64148 rst
.sym 64172 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 65653 P2_4$SB_IO_IN
.sym 66145 P2_4$SB_IO_IN
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68016 P1B4$SB_IO_OUT
.sym 68027 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68226 P2_3$SB_IO_IN
.sym 68234 P2_3$SB_IO_IN
.sym 68499 P2_3$SB_IO_IN
.sym 68623 P2_3$SB_IO_IN
.sym 68987 P2_3$SB_IO_IN
.sym 69111 P2_3$SB_IO_IN
.sym 69346 P2_4$SB_IO_IN
.sym 69479 P2_3$SB_IO_IN
.sym 69611 P2_3$SB_IO_IN
.sym 69979 P2_3$SB_IO_IN
.sym 70104 P2_3$SB_IO_IN
.sym 70961 P2_1$SB_IO_IN
.sym 71083 P2_1$SB_IO_IN
.sym 71452 P2_1$SB_IO_IN
.sym 71575 P2_1$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71813 P2_7$SB_IO_IN
.sym 71832 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71850 pll_PLL$nextnr_LOCK_lut_through_net
.sym 74910 P2_2$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75655 P2_1$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78864 rst
.sym 78867 rst
.sym 78882 rst
.sym 79049 P2_4$SB_IO_IN
.sym 79088 P2_4$SB_IO_IN
.sym 79361 P2_4$SB_IO_IN
.sym 79853 P2_4$SB_IO_IN
.sym 82766 P2_4$SB_IO_IN
.sym 83667 P2_4$SB_IO_IN
.sym 103938 vga.ball_pos_h[0]
.sym 103942 vga.ball_pos_h[1]
.sym 103943 $PACKER_VCC_NET
.sym 103946 vga.ball_pos_h[2]
.sym 103947 $PACKER_VCC_NET
.sym 103948 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103950 vga.ball_pos_h[3]
.sym 103951 $PACKER_VCC_NET
.sym 103952 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 103954 vga.ball_pos_h[4]
.sym 103955 $PACKER_VCC_NET
.sym 103956 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 103958 vga.ball_pos_h[5]
.sym 103959 $PACKER_VCC_NET
.sym 103960 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 103962 vga.ball_pos_h[6]
.sym 103963 $PACKER_VCC_NET
.sym 103964 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 103966 vga.ball_pos_h[7]
.sym 103967 $PACKER_VCC_NET
.sym 103968 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 103970 vga.ball_pos_h[8]
.sym 103971 $PACKER_VCC_NET
.sym 103972 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 103973 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 103974 vga.ball_pos_h[9]
.sym 103975 vga.ball_motion_l
.sym 103976 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 103978 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 103979 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 103980 vga.ball_motion_l
.sym 103985 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103986 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 103987 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 103988 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 103989 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103990 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 103991 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 103992 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 103994 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103995 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 103996 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 103999 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104000 vga.ball_motion_l
.sym 104002 vga.ball_pos_h[1]
.sym 104006 vga.ball_pos_h[2]
.sym 104007 $PACKER_VCC_NET
.sym 104010 vga.ball_pos_h[3]
.sym 104011 $PACKER_VCC_NET
.sym 104012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104014 vga.ball_pos_h[4]
.sym 104015 $PACKER_VCC_NET
.sym 104016 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104018 vga.ball_pos_h[5]
.sym 104019 $PACKER_VCC_NET
.sym 104020 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104022 vga.ball_pos_h[6]
.sym 104023 $PACKER_VCC_NET
.sym 104024 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104026 vga.ball_pos_h[7]
.sym 104027 $PACKER_VCC_NET
.sym 104028 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104030 vga.ball_pos_h[8]
.sym 104031 $PACKER_VCC_NET
.sym 104032 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104034 vga.ball_pos_h[9]
.sym 104035 $PACKER_VCC_NET
.sym 104036 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 104040 $nextpnr_ICESTORM_LC_6$I3
.sym 104041 vga.count_h[3]
.sym 104042 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 104043 vga.count_h[1]
.sym 104044 vga.ball_pos_h[1]
.sym 104045 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104046 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 104047 vga.ball_pos_h[0]
.sym 104048 vga.count_h[0]
.sym 104049 vga.count_h[8]
.sym 104050 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 104051 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104052 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 104053 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104054 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 104055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 104056 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 104057 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104058 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 104059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 104060 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 104066 vga.count_h[0]
.sym 104070 vga.count_h[1]
.sym 104071 $PACKER_VCC_NET
.sym 104074 vga.count_h[2]
.sym 104075 $PACKER_VCC_NET
.sym 104078 vga.count_h[3]
.sym 104079 $PACKER_VCC_NET
.sym 104082 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104086 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104090 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104095 $PACKER_VCC_NET
.sym 104098 vga.count_h[8]
.sym 104099 $PACKER_VCC_NET
.sym 104102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104108 $nextpnr_ICESTORM_LC_25$I3
.sym 104130 vga.count_h[0]
.sym 104134 vga.count_h[1]
.sym 104138 vga.count_h[2]
.sym 104142 vga.count_h[3]
.sym 104143 $PACKER_VCC_NET
.sym 104146 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104154 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104158 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104159 $PACKER_VCC_NET
.sym 104162 vga.count_h[8]
.sym 104163 $PACKER_VCC_NET
.sym 104166 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104169 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104170 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104171 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 104172 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104194 vga.count_h[0]
.sym 104197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104199 vga.count_h[1]
.sym 104200 vga.count_h[0]
.sym 104201 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104203 vga.count_h[2]
.sym 104204 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 104205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104207 vga.count_h[3]
.sym 104208 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 104209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104212 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 104213 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104216 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 104217 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104219 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104220 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 104221 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104223 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104224 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 104225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104227 vga.count_h[8]
.sym 104228 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 104229 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 104231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104232 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 104236 rst_counter_SB_LUT4_O_2_I3[0]
.sym 104247 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104248 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 104250 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104251 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104252 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104258 rst_counter[9]
.sym 104262 rst_counter[8]
.sym 104263 $PACKER_VCC_NET
.sym 104264 rst_counter[9]
.sym 104266 rst_counter[7]
.sym 104267 $PACKER_VCC_NET
.sym 104268 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 104270 rst_counter[6]
.sym 104271 $PACKER_VCC_NET
.sym 104272 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 104274 rst_counter[5]
.sym 104275 $PACKER_VCC_NET
.sym 104276 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 104278 rst_counter[4]
.sym 104279 $PACKER_VCC_NET
.sym 104280 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 104282 rst_counter[3]
.sym 104283 $PACKER_VCC_NET
.sym 104284 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 104286 rst_counter[2]
.sym 104287 $PACKER_VCC_NET
.sym 104288 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 104290 rst_counter[1]
.sym 104291 $PACKER_VCC_NET
.sym 104292 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 104293 rst_counter_SB_LUT4_O_2_I3[3]
.sym 104295 $PACKER_VCC_NET
.sym 104296 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 104300 rst_counter_SB_LUT4_O_2_I3[1]
.sym 104301 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104302 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104303 rst_counter_SB_LUT4_O_4_I3
.sym 104304 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104308 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104312 rst_counter_SB_LUT4_O_4_I3
.sym 104316 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104317 rst_counter_SB_LUT4_O_2_I3[0]
.sym 104318 rst_counter_SB_LUT4_O_2_I3[1]
.sym 104319 rst_counter_SB_LUT4_O_2_I3[2]
.sym 104320 rst_counter_SB_LUT4_O_2_I3[3]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104337 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 104338 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 104339 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104340 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104344 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104348 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104349 rst_counter[9]
.sym 104866 vga.ball_pos_h[1]
.sym 104867 $PACKER_VCC_NET
.sym 104868 vga.ball_pos_h[0]
.sym 104882 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 104883 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104884 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104890 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104891 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104892 vga.ball_motion_l
.sym 104894 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 104895 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104896 vga.ball_motion_l
.sym 104898 vga.ball_pos_h[0]
.sym 104903 vga.ball_pos_h[1]
.sym 104904 vga.ball_pos_h[0]
.sym 104907 vga.ball_pos_h[2]
.sym 104908 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 104911 vga.ball_pos_h[3]
.sym 104912 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 104915 vga.ball_pos_h[4]
.sym 104916 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 104919 vga.ball_pos_h[5]
.sym 104920 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 104923 vga.ball_pos_h[6]
.sym 104924 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 104927 vga.ball_pos_h[7]
.sym 104928 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 104931 vga.ball_pos_h[8]
.sym 104932 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 104933 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 104934 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 104935 vga.ball_pos_h[9]
.sym 104936 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 104938 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 104939 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104940 vga.ball_motion_l
.sym 104942 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 104943 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104944 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104946 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 104947 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 104948 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 104950 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 104951 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104952 vga.ball_motion_l
.sym 104953 vga.ball_pos_h[4]
.sym 104954 vga.ball_pos_h[5]
.sym 104955 vga.ball_pos_h[6]
.sym 104956 vga.ball_pos_h[9]
.sym 104958 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 104959 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104960 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104961 vga.ball_pos_h[2]
.sym 104962 vga.ball_pos_h[0]
.sym 104963 vga.ball_pos_h[1]
.sym 104964 vga.ball_pos_h[3]
.sym 104966 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104967 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 104968 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 104969 vga.count_h[2]
.sym 104970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104971 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 104973 vga.ball_pos_h[0]
.sym 104974 vga.ball_pos_h[2]
.sym 104975 vga.ball_pos_h[1]
.sym 104976 vga.ball_pos_h[3]
.sym 104979 vga.ball_pos_h[7]
.sym 104980 vga.ball_pos_h[8]
.sym 104981 vga.ball_pos_h[4]
.sym 104982 vga.ball_pos_h[5]
.sym 104983 vga.ball_pos_h[6]
.sym 104984 vga.ball_pos_h[9]
.sym 104986 vga.ball_pos_h[2]
.sym 104987 $PACKER_VCC_NET
.sym 104988 vga.ball_pos_h[1]
.sym 104990 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 104991 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 104992 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104994 vga.count_h[0]
.sym 104995 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104996 vga.ball_pos_h[0]
.sym 104998 vga.count_h[1]
.sym 104999 vga.ball_pos_h[1]
.sym 105002 vga.count_h[2]
.sym 105003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 105004 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 105006 vga.count_h[3]
.sym 105007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 105008 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 105010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 105012 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105014 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 105016 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 105018 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 105020 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105022 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 105024 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 105026 vga.count_h[8]
.sym 105027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 105028 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 105030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 105032 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 105035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105099 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105103 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105107 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105115 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105119 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 105121 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 105122 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 105123 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 105124 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 105126 vga.count_h[2]
.sym 105127 vga.count_h[3]
.sym 105128 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105132 vga.count_h[1]
.sym 105133 vga.count_h[8]
.sym 105134 vga.count_h[1]
.sym 105135 vga.count_h[0]
.sym 105136 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 105154 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105158 $PACKER_VCC_NET
.sym 105159 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105160 vga.count_h[2]
.sym 105162 $PACKER_VCC_NET
.sym 105163 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105164 vga.count_h[3]
.sym 105167 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 105168 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105170 $PACKER_VCC_NET
.sym 105171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105172 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105174 $PACKER_VCC_NET
.sym 105175 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105179 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 105180 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105182 $PACKER_VCC_NET
.sym 105183 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105184 vga.count_h[8]
.sym 105187 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 105188 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105189 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105190 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105192 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105193 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105194 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105195 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105196 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105197 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105198 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105199 vga.count_h[3]
.sym 105200 vga.count_h[0]
.sym 105201 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105203 vga.count_h[8]
.sym 105204 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105206 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105207 vga.count_h[8]
.sym 105208 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105209 vga.count_h[1]
.sym 105210 vga.count_h[2]
.sym 105211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105212 vga.count_h[8]
.sym 105214 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105216 vga.count_h[8]
.sym 105218 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105223 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105226 $PACKER_VCC_NET
.sym 105227 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105230 $PACKER_VCC_NET
.sym 105231 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 105235 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105238 $PACKER_VCC_NET
.sym 105239 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105243 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 105246 $PACKER_VCC_NET
.sym 105247 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105251 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 105253 vga.count_h[1]
.sym 105254 vga.count_h[0]
.sym 105255 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 105256 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105260 rst_counter_SB_LUT4_O_2_I3[2]
.sym 105269 vga.count_h[2]
.sym 105270 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105271 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105272 vga.count_h[3]
.sym 105280 rst_counter_SB_LUT4_O_6_I3[3]
.sym 105282 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105286 vga.count_h[8]
.sym 105287 $PACKER_VCC_NET
.sym 105290 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105294 $PACKER_VCC_NET
.sym 105296 $nextpnr_ICESTORM_LC_17$I3
.sym 105299 rst
.sym 105300 $nextpnr_ICESTORM_LC_17$COUT
.sym 105309 rst_SB_DFF_Q_D[0]
.sym 105826 vga.ball_pos_h[1]
.sym 105831 vga.ball_pos_h[2]
.sym 105835 vga.ball_pos_h[3]
.sym 105836 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 105839 vga.ball_pos_h[4]
.sym 105840 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 105843 vga.ball_pos_h[5]
.sym 105844 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 105847 vga.ball_pos_h[6]
.sym 105848 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 105851 vga.ball_pos_h[7]
.sym 105852 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 105855 vga.ball_pos_h[8]
.sym 105856 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 105859 vga.ball_pos_h[9]
.sym 105860 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 105864 $nextpnr_ICESTORM_LC_66$I3
.sym 105870 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105871 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105872 vga.ball_motion_l
.sym 105879 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105880 vga.ball_motion_l
.sym 105883 vga.ball_pos_h[2]
.sym 105884 vga.ball_pos_h[1]
.sym 105886 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105887 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 105888 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 105890 vga.count_h[0]
.sym 105891 vga.ball_pos_h[0]
.sym 105894 vga.count_h[1]
.sym 105895 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 105898 vga.count_h[2]
.sym 105899 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 105902 vga.count_h[3]
.sym 105903 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 105906 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 105907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[4]
.sym 105910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105911 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[5]
.sym 105914 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[6]
.sym 105918 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[7]
.sym 105922 vga.count_h[8]
.sym 105923 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[8]
.sym 105926 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105927 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[9]
.sym 105931 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[10]
.sym 105935 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105939 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105943 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105947 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105951 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105955 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105959 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105963 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105967 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105971 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105975 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105979 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105987 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105995 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 105999 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106003 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[11]
.sym 106020 $nextpnr_ICESTORM_LC_59$I3
.sym 106050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106055 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106059 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 106062 $PACKER_VCC_NET
.sym 106063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106066 $PACKER_VCC_NET
.sym 106067 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 106070 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 106072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[31]
.sym 106076 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 106082 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106087 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106090 $PACKER_VCC_NET
.sym 106091 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106095 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 106099 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106103 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106107 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 106111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106115 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 106118 $PACKER_VCC_NET
.sym 106120 $nextpnr_ICESTORM_LC_32$I3
.sym 106121 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106122 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106123 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 106124 $nextpnr_ICESTORM_LC_32$COUT
.sym 106125 vga.count_h[2]
.sym 106126 vga.count_h[3]
.sym 106127 vga.count_h[0]
.sym 106128 vga.count_h[1]
.sym 106130 vga.count_h[8]
.sym 106131 vga.count_h[2]
.sym 106132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106135 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 106136 vga.count_h[0]
.sym 106146 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 106151 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106155 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106159 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 106163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106167 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 106169 vga.count_h[1]
.sym 106170 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 106171 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 106172 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 106175 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106176 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106178 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106182 $PACKER_VCC_NET
.sym 106183 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106186 $PACKER_VCC_NET
.sym 106187 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106190 $PACKER_VCC_NET
.sym 106191 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 106195 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106199 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106203 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 106206 $PACKER_VCC_NET
.sym 106207 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106211 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 106213 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106214 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106215 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106216 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106217 vga.count_h[1]
.sym 106218 vga.count_h[3]
.sym 106219 vga.count_h[0]
.sym 106220 vga.count_h[2]
.sym 106222 rst
.sym 106223 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 106224 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 106225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 106226 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 106227 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 106228 rst
.sym 106232 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 106235 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 106236 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106238 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 106239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 106240 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 106242 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106246 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106250 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 106258 vga.count_h[8]
.sym 106259 $PACKER_VCC_NET
.sym 106262 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106266 $PACKER_VCC_NET
.sym 106268 $nextpnr_ICESTORM_LC_14$I3
.sym 106271 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106272 $nextpnr_ICESTORM_LC_14$COUT
.sym 106785 vga.count_v[2]
.sym 106786 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 106787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106788 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 106818 vga.ball_pos_h[0]
.sym 106822 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106823 $PACKER_VCC_NET
.sym 106824 vga.ball_pos_h[1]
.sym 106826 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 106827 $PACKER_VCC_NET
.sym 106828 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[2]
.sym 106830 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 106831 $PACKER_VCC_NET
.sym 106832 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[3]
.sym 106834 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 106835 $PACKER_VCC_NET
.sym 106836 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[4]
.sym 106838 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 106839 $PACKER_VCC_NET
.sym 106840 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[5]
.sym 106842 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 106843 $PACKER_VCC_NET
.sym 106844 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[6]
.sym 106846 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 106847 $PACKER_VCC_NET
.sym 106848 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[7]
.sym 106850 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 106851 $PACKER_VCC_NET
.sym 106852 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[8]
.sym 106854 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 106855 $PACKER_VCC_NET
.sym 106856 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[9]
.sym 106858 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 106859 $PACKER_VCC_NET
.sym 106860 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO[10]
.sym 106864 $nextpnr_ICESTORM_LC_64$I3
.sym 106865 vga.count_v[1]
.sym 106866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106867 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 106868 vga.ball_pos_v[1]
.sym 106874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 106875 $PACKER_VCC_NET
.sym 106876 vga.ball_pos_h[0]
.sym 106893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106894 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 106895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106896 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106905 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 106906 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106907 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106908 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106918 vga.count_v[1]
.sym 106919 $PACKER_VCC_NET
.sym 106922 vga.count_v[2]
.sym 106923 $PACKER_VCC_NET
.sym 106926 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106952 $nextpnr_ICESTORM_LC_48$I3
.sym 106959 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106960 vga.ball_motion_l
.sym 106967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106969 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 106971 vga.count_v[1]
.sym 106972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106994 $PACKER_VCC_NET
.sym 106996 $nextpnr_ICESTORM_LC_58$I3
.sym 106999 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107000 $nextpnr_ICESTORM_LC_58$COUT
.sym 107010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 107014 $PACKER_VCC_NET
.sym 107015 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107022 $PACKER_VCC_NET
.sym 107023 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107026 $PACKER_VCC_NET
.sym 107027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107030 $PACKER_VCC_NET
.sym 107031 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107034 $PACKER_VCC_NET
.sym 107035 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107038 $PACKER_VCC_NET
.sym 107039 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107042 $PACKER_VCC_NET
.sym 107043 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107045 vga.count_v[2]
.sym 107046 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 107047 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 107048 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 107054 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107055 vga.count_v[1]
.sym 107056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107059 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107060 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107066 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 107067 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107068 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107071 rst
.sym 107072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107074 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107078 $PACKER_VCC_NET
.sym 107079 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107082 $PACKER_VCC_NET
.sym 107083 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107086 $PACKER_VCC_NET
.sym 107087 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 107090 $PACKER_VCC_NET
.sym 107091 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107095 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107099 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 107102 $PACKER_VCC_NET
.sym 107103 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107107 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 107112 $nextpnr_ICESTORM_LC_40$I3
.sym 107114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107115 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107116 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107118 vga.count_h[8]
.sym 107119 vga.count_h[2]
.sym 107120 vga.count_h[3]
.sym 107121 vga.count_h[2]
.sym 107122 vga.count_h[3]
.sym 107123 vga.count_h[0]
.sym 107124 vga.count_h[1]
.sym 107125 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 107126 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 107128 vga.count_h[0]
.sym 107131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107133 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 107134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107135 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 107136 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 107138 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107143 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107147 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107150 $PACKER_VCC_NET
.sym 107151 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 107154 $PACKER_VCC_NET
.sym 107155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107159 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107163 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 107166 $PACKER_VCC_NET
.sym 107167 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107171 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 107173 vga.count_h[1]
.sym 107174 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 107175 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107176 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 107190 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 107191 vga.count_h[8]
.sym 107192 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107193 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107194 vga.count_h[3]
.sym 107195 vga.count_h[2]
.sym 107196 vga.count_h[1]
.sym 107202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107207 $PACKER_VCC_NET
.sym 107210 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107211 $PACKER_VCC_NET
.sym 107214 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 107218 vga.count_h[8]
.sym 107219 $PACKER_VCC_NET
.sym 107222 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 107226 $PACKER_VCC_NET
.sym 107228 $nextpnr_ICESTORM_LC_42$I3
.sym 107232 $nextpnr_ICESTORM_LC_42$COUT
.sym 107746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107747 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107748 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107750 vga.count_v[1]
.sym 107751 vga.ball_pos_v[1]
.sym 107754 vga.count_v[2]
.sym 107755 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 107756 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 107758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107759 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107760 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 107762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107763 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 107764 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 107766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107767 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 107768 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 107770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107771 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 107772 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 107774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107775 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 107776 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 107778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107779 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 107780 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 107783 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107787 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107791 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107795 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107799 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107803 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107807 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107811 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107815 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107819 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107823 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107827 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107831 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107835 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107839 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107843 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107847 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107851 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107855 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107859 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107863 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107867 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107871 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 107873 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 107874 vga.count_h_ball
.sym 107875 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 107876 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 107881 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107882 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 107883 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 107884 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 107891 vga.ball_pos_h[0]
.sym 107892 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 107903 vga.ball_motion_l
.sym 107904 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 107911 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107912 vga.count_v[1]
.sym 107914 $PACKER_VCC_NET
.sym 107915 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107916 vga.count_v[2]
.sym 107919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107922 $PACKER_VCC_NET
.sym 107923 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107924 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107928 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 107939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107942 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107943 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 107944 vga.count_h_score_l_0_SB_LUT4_I3_O_SB_LUT4_O_1_I3[8]
.sym 107945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107946 vga.count_v[1]
.sym 107947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107948 vga.count_v[2]
.sym 107956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107964 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107968 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 107974 $PACKER_VCC_NET
.sym 107975 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107978 $PACKER_VCC_NET
.sym 107979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107982 $PACKER_VCC_NET
.sym 107983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 107986 $PACKER_VCC_NET
.sym 107987 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107991 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108004 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108005 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 108006 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 108007 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 108008 vga.score_r_pixels_SB_DFFESS_Q_E_SB_LUT4_O_I0[3]
.sym 108025 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108031 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108032 vga.count_v[2]
.sym 108034 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108039 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108043 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 108047 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108050 $PACKER_VCC_NET
.sym 108051 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108055 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 108058 $PACKER_VCC_NET
.sym 108059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108063 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 108066 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108067 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 108068 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 108071 vga.blank_h
.sym 108072 vga.blank_v
.sym 108075 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108076 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108077 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108078 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 108079 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 108080 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 108094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 108096 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 108098 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108103 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108107 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 108110 $PACKER_VCC_NET
.sym 108111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108114 $PACKER_VCC_NET
.sym 108115 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108119 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 108122 $PACKER_VCC_NET
.sym 108123 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108127 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 108129 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108131 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 108132 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 108135 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 108136 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108143 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108144 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108162 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108167 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 108170 $PACKER_VCC_NET
.sym 108171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108175 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108179 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 108182 $PACKER_VCC_NET
.sym 108183 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108187 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 108190 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108191 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108192 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108746 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 108747 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 108748 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108766 vga.ball_pos_v[2]
.sym 108767 $PACKER_VCC_NET
.sym 108768 vga.ball_pos_v[1]
.sym 108770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108771 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108774 vga.count_v[1]
.sym 108775 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 108778 vga.count_v[2]
.sym 108779 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 108782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108783 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 108786 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108787 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 108790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108791 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 108794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108795 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 108798 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108799 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 108802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108803 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 108807 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 108811 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108815 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108819 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108823 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108835 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108839 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108843 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108847 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108855 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108859 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108867 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108871 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108875 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108879 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108883 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108887 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108891 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108895 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 108897 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108898 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 108900 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108926 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 108927 rst
.sym 108928 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 108930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 108934 $PACKER_VCC_NET
.sym 108935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 108938 $PACKER_VCC_NET
.sym 108939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 108943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108954 $PACKER_VCC_NET
.sym 108955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 108963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108965 vga.count_h_score_l_0_SB_LUT4_I3_O[0]
.sym 108966 vga.count_h_score_l_0_SB_LUT4_I3_O[1]
.sym 108967 vga.count_h_score_l_0_SB_LUT4_I3_O[2]
.sym 108968 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 108971 rst
.sym 108972 P1A9$SB_IO_OUT
.sym 108974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108975 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 108977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108981 vga.count_h_paddle_l
.sym 108982 vga.count_v_paddle_l
.sym 108983 vga.count_h_paddle_r
.sym 108984 vga.count_v_paddle_r
.sym 108986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108987 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 108988 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 108989 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 108990 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 108991 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 108992 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 108994 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108999 vga.count_h_score_l_1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109002 $PACKER_VCC_NET
.sym 109003 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 109007 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109011 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 109015 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 109018 $PACKER_VCC_NET
.sym 109019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 109023 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 109028 $nextpnr_ICESTORM_LC_38$I3
.sym 109034 rst
.sym 109035 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 109036 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 109037 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109038 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 109039 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 109040 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 109046 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 109047 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 109048 rst
.sym 109049 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 109055 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109056 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 109058 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 109063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109066 $PACKER_VCC_NET
.sym 109067 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 109071 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 109074 $PACKER_VCC_NET
.sym 109075 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 109079 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 109084 $nextpnr_ICESTORM_LC_10$I3
.sym 109085 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 109090 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[5]
.sym 109091 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 109092 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 109093 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 109094 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 109095 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 109096 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 109103 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 109104 vga.count_h_score_r_1_SB_DFFSR_Q_D[1]
.sym 109107 vga.count_h_score_r_0_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[2]
.sym 109108 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 109111 vga.count_h_score_l_1_SB_DFFSR_Q_D[0]
.sym 109112 vga.count_h_score_l_1_SB_DFFSR_Q_D[1]
.sym 109119 vga.count_h_score_r_1_SB_DFFSR_Q_D_SB_LUT4_O_1_I2[1]
.sym 109120 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 109136 vga.hs_out
.sym 109137 vga.count_h_score_r_1_SB_DFFSR_Q_D[0]
.sym 109147 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 109148 rst
.sym 109698 vga.ball_pos_v[1]
.sym 109702 vga.ball_pos_v[2]
.sym 109703 $PACKER_VCC_NET
.sym 109706 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109707 $PACKER_VCC_NET
.sym 109708 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109710 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109711 $PACKER_VCC_NET
.sym 109712 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109714 vga.ball_pos_v[5]
.sym 109715 $PACKER_VCC_NET
.sym 109716 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109718 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109719 $PACKER_VCC_NET
.sym 109720 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109722 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 109723 $PACKER_VCC_NET
.sym 109724 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109726 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109727 $PACKER_VCC_NET
.sym 109728 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109732 $nextpnr_ICESTORM_LC_54$I3
.sym 109758 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109759 $PACKER_VCC_NET
.sym 109760 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109762 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109766 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109767 $PACKER_VCC_NET
.sym 109770 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109771 $PACKER_VCC_NET
.sym 109772 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 109774 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 109775 $PACKER_VCC_NET
.sym 109776 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 109778 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 109779 $PACKER_VCC_NET
.sym 109780 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 109782 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 109783 $PACKER_VCC_NET
.sym 109784 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 109786 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 109787 $PACKER_VCC_NET
.sym 109788 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 109790 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 109791 $PACKER_VCC_NET
.sym 109792 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 109794 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 109795 $PACKER_VCC_NET
.sym 109796 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 109798 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 109799 $PACKER_VCC_NET
.sym 109800 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 109804 $nextpnr_ICESTORM_LC_8$I3
.sym 109826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109830 vga.count_v[1]
.sym 109831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109834 vga.count_v[2]
.sym 109835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109838 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109844 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109847 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109848 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109852 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109856 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109860 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109919 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109943 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109947 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109956 $nextpnr_ICESTORM_LC_28$I3
.sym 109965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109966 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109967 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109969 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 109973 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109975 vga.count_v[1]
.sym 109976 vga.count_v[2]
.sym 109979 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 109980 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 109982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109984 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 109995 vga.ball_motion_l
.sym 109996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 110003 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 110004 rst
.sym 110014 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110015 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 110016 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 110018 vga.count_v[1]
.sym 110022 vga.count_v[2]
.sym 110026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110027 $PACKER_VCC_NET
.sym 110030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110042 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 110049 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 110050 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 110051 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 110052 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 110053 vga.count_h_score_r_2
.sym 110054 vga.count_h_score_r_0
.sym 110055 vga.count_h_score_l_1
.sym 110056 vga.score_l_pixels[1]
.sym 110059 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 110060 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 110069 vga.count_h_score_r_0
.sym 110070 vga.count_h_score_r_1
.sym 110071 vga.count_h_score_l_2
.sym 110072 vga.count_h_score_l_1
.sym 110073 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110074 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 110075 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 110076 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 110078 vga.score_r_pixels_SB_LUT4_I3_O[0]
.sym 110079 vga.score_r_pixels_SB_LUT4_I3_O[1]
.sym 110080 vga.count_h_score_l_0
.sym 110089 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 110722 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110726 vga.ball_pos_v[1]
.sym 110730 vga.ball_pos_v[2]
.sym 110734 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110738 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110742 vga.ball_pos_v[5]
.sym 110743 $PACKER_VCC_NET
.sym 110746 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110750 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 110754 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110760 $nextpnr_ICESTORM_LC_1$I3
.sym 110786 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110787 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110790 vga.ball_pos_v[1]
.sym 110791 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110794 vga.ball_pos_v[2]
.sym 110795 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110798 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110799 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110802 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110806 vga.ball_pos_v[5]
.sym 110807 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110811 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110814 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 110815 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110818 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110819 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110847 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110914 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 110915 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 110916 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110917 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110918 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110919 vga.count_v[2]
.sym 110920 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110925 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110926 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 110927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110928 vga.count_v[1]
.sym 110929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110930 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110932 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110934 vga.ball_pos_v[2]
.sym 110935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110936 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110938 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110940 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110941 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110946 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110947 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110948 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110950 vga.ball_pos_v[1]
.sym 110951 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110954 vga.ball_pos_v[2]
.sym 110955 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110958 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 110959 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 110960 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 110962 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 110963 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 110964 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 110966 vga.ball_pos_v[5]
.sym 110967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 110968 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 110970 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110971 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 110972 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 110974 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 110975 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 110976 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 110978 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110979 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 110980 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 110983 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 110984 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 110986 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 110987 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 110988 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 110990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 110991 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 110992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110993 vga.score_r_SB_LUT4_I1_O[0]
.sym 110994 vga.score_r_SB_LUT4_I1_O[1]
.sym 110995 vga.score_r_SB_LUT4_I1_O[2]
.sym 110996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110997 $PACKER_GND_NET
.sym 111007 vga.score_r_SB_LUT4_I1_O[1]
.sym 111008 vga.score_r_SB_LUT4_I1_O[0]
.sym 111014 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 111015 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 111016 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111021 vga.count_h_score_r_0_SB_DFFSR_Q_D[2]
.sym 111038 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111039 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 111060 vga.vs_out
.sym 111618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111619 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111622 vga.count_v[1]
.sym 111623 vga.ball_pos_v[1]
.sym 111626 vga.count_v[2]
.sym 111627 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 111630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111631 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 111634 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111635 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 111638 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111639 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 111642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111643 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 111646 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111647 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 111650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 111651 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 111655 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 111656 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 111660 $nextpnr_ICESTORM_LC_55$I3
.sym 111714 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111718 vga.paddle_l_pos_v[3]
.sym 111722 vga.paddle_l_pos_v[4]
.sym 111723 $PACKER_VCC_NET
.sym 111726 vga.paddle_l_pos_v[5]
.sym 111727 $PACKER_VCC_NET
.sym 111730 vga.paddle_l_pos_v[6]
.sym 111734 vga.paddle_l_pos_v[7]
.sym 111738 vga.paddle_l_pos_v[8]
.sym 111744 $nextpnr_ICESTORM_LC_22$I3
.sym 111746 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111751 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111755 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111759 vga.paddle_l_pos_v[3]
.sym 111760 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111763 vga.paddle_l_pos_v[4]
.sym 111764 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 111767 vga.paddle_l_pos_v[5]
.sym 111768 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 111771 vga.paddle_l_pos_v[6]
.sym 111772 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 111775 vga.paddle_l_pos_v[7]
.sym 111776 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 111779 vga.paddle_l_pos_v[8]
.sym 111780 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 111781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 111782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 111783 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111784 vga.left_down_pressed
.sym 111785 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 111786 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 111787 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111788 vga.left_down_pressed
.sym 111789 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 111790 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 111791 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111792 vga.left_down_pressed
.sym 111794 vga.paddle_l_pos_v[3]
.sym 111795 $PACKER_VCC_NET
.sym 111796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111797 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 111798 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 111799 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111800 vga.left_down_pressed
.sym 111801 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 111802 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 111803 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111804 vga.left_down_pressed
.sym 111805 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 111806 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 111807 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111808 vga.left_down_pressed
.sym 111810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111814 vga.paddle_l_pos_v[3]
.sym 111815 $PACKER_VCC_NET
.sym 111818 vga.paddle_l_pos_v[4]
.sym 111820 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111822 vga.paddle_l_pos_v[5]
.sym 111823 $PACKER_VCC_NET
.sym 111824 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111826 vga.paddle_l_pos_v[6]
.sym 111827 $PACKER_VCC_NET
.sym 111828 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111830 vga.paddle_l_pos_v[7]
.sym 111831 $PACKER_VCC_NET
.sym 111832 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111834 vga.paddle_l_pos_v[8]
.sym 111835 $PACKER_VCC_NET
.sym 111836 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111838 $PACKER_VCC_NET
.sym 111840 $nextpnr_ICESTORM_LC_75$I3
.sym 111841 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111844 $nextpnr_ICESTORM_LC_75$COUT
.sym 111849 vga.ball_pos_v[5]
.sym 111850 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111851 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111852 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111853 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 111854 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111855 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111856 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111857 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111861 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 111862 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111863 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111864 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111865 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111866 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111867 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111868 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111869 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111870 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111871 vga.count_v[2]
.sym 111872 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111879 vga.count_v[1]
.sym 111881 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111883 vga.count_v[2]
.sym 111884 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 111885 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111888 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 111889 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111892 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 111893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111896 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 111897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111899 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111900 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 111901 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111903 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111904 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 111905 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 111907 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 111908 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 111910 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 111911 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 111912 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 111917 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 111918 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 111919 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 111920 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[4]
.sym 111921 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[9]
.sym 111922 vga.ball_pos_v[2]
.sym 111923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111924 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111925 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111926 vga.ball_pos_v[1]
.sym 111927 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111928 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111929 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 111930 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[7]
.sym 111931 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 111932 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[8]
.sym 111933 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[6]
.sym 111934 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111935 vga.ball_pos_v[5]
.sym 111936 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[5]
.sym 111938 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111943 vga.paddle_l_pos_v[3]
.sym 111946 $PACKER_VCC_NET
.sym 111947 vga.paddle_l_pos_v[4]
.sym 111948 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111951 vga.paddle_l_pos_v[5]
.sym 111952 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 111955 vga.paddle_l_pos_v[6]
.sym 111956 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 111959 vga.paddle_l_pos_v[7]
.sym 111960 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 111963 vga.paddle_l_pos_v[8]
.sym 111964 vga.score_r_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 111968 $nextpnr_ICESTORM_LC_68$I3
.sym 111970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111975 vga.score_r[1]
.sym 111976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111977 P2_7$SB_IO_IN
.sym 111978 vga.score_r_SB_LUT4_I1_O[2]
.sym 111979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 111980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 111982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111983 vga.score_r[1]
.sym 111984 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 111985 vga.score_r_SB_LUT4_I1_O[2]
.sym 111986 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 111987 P2_7$SB_IO_IN
.sym 111988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 111989 P2_7$SB_IO_IN
.sym 111990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 111991 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 111992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 111993 P2_7$SB_IO_IN
.sym 111994 vga.score_r[1]
.sym 111995 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 111996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 111998 vga.score_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111999 P2_7$SB_IO_IN
.sym 112000 vga.score_r_SB_LUT4_I1_O[2]
.sym 112002 vga.score_l[0]
.sym 112007 vga.score_l[1]
.sym 112008 vga.score_l[0]
.sym 112009 P2_7$SB_IO_IN
.sym 112010 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112011 vga.score_l[2]
.sym 112012 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112013 P2_7$SB_IO_IN
.sym 112014 vga.score_l[1]
.sym 112015 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112016 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112018 vga.score_l[0]
.sym 112019 vga.score_l[1]
.sym 112020 vga.score_l[2]
.sym 112022 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112023 P2_7$SB_IO_IN
.sym 112024 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112025 P2_7$SB_IO_IN
.sym 112026 vga.score_l[2]
.sym 112027 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112028 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112029 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112030 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112031 P2_7$SB_IO_IN
.sym 112032 vga.score_l[0]
.sym 112578 vga.ball_pos_v[1]
.sym 112583 vga.ball_pos_v[2]
.sym 112584 vga.ball_pos_v[1]
.sym 112587 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112588 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112591 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112592 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112595 vga.ball_pos_v[5]
.sym 112596 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112599 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112600 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112603 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112604 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112607 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112608 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 112612 $nextpnr_ICESTORM_LC_73$I3
.sym 112642 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 112643 vga.left_down_pressed
.sym 112644 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 112645 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112646 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 112647 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 112648 vga.left_down_pressed
.sym 112662 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112663 $PACKER_VCC_NET
.sym 112664 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112667 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112668 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112674 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112679 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112680 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112682 $PACKER_VCC_NET
.sym 112683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112684 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112687 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112688 vga.paddle_l_pos_v[3]
.sym 112690 $PACKER_VCC_NET
.sym 112691 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 112692 vga.paddle_l_pos_v[4]
.sym 112695 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 112696 vga.paddle_l_pos_v[5]
.sym 112699 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112700 vga.paddle_l_pos_v[6]
.sym 112703 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112704 vga.paddle_l_pos_v[7]
.sym 112707 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112708 vga.paddle_l_pos_v[8]
.sym 112712 $nextpnr_ICESTORM_LC_71$I3
.sym 112721 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112722 vga.paddle_r_pos_v[6]
.sym 112723 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112724 vga.paddle_l_pos_v[6]
.sym 112730 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 112731 vga.left_up_pressed
.sym 112732 rst
.sym 112734 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 112735 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112736 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 112738 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112742 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112743 $PACKER_VCC_NET
.sym 112746 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112747 $PACKER_VCC_NET
.sym 112748 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112750 vga.paddle_l_pos_v[3]
.sym 112751 $PACKER_VCC_NET
.sym 112752 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112754 vga.paddle_l_pos_v[4]
.sym 112755 $PACKER_VCC_NET
.sym 112756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112758 vga.paddle_l_pos_v[5]
.sym 112759 $PACKER_VCC_NET
.sym 112760 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112762 vga.paddle_l_pos_v[6]
.sym 112763 $PACKER_VCC_NET
.sym 112764 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112766 vga.paddle_l_pos_v[7]
.sym 112767 $PACKER_VCC_NET
.sym 112768 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 112770 vga.paddle_l_pos_v[8]
.sym 112771 $PACKER_VCC_NET
.sym 112772 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 112775 vga.paddle_l_pos_v[3]
.sym 112776 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112793 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 112794 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 112795 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 112796 vga.left_down_pressed
.sym 112801 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 112802 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112803 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112804 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112805 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112806 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112807 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112808 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112809 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112811 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112812 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112813 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112814 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 112815 vga.ball_pos_v[5]
.sym 112816 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 112819 vga.paddle_r_pos_v[3]
.sym 112820 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112822 vga.paddle_r_pos_v[3]
.sym 112823 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112824 vga.paddle_l_pos_v[3]
.sym 112826 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 112827 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112828 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 112831 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 112832 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112834 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112838 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112839 $PACKER_VCC_NET
.sym 112842 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112843 $PACKER_VCC_NET
.sym 112844 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[2]
.sym 112846 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 112847 $PACKER_VCC_NET
.sym 112848 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[3]
.sym 112850 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 112851 $PACKER_VCC_NET
.sym 112852 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[4]
.sym 112854 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 112855 $PACKER_VCC_NET
.sym 112856 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[5]
.sym 112858 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 112859 $PACKER_VCC_NET
.sym 112860 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[6]
.sym 112862 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 112863 $PACKER_VCC_NET
.sym 112864 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[7]
.sym 112866 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 112867 $PACKER_VCC_NET
.sym 112868 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[8]
.sym 112870 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 112871 $PACKER_VCC_NET
.sym 112872 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[9]
.sym 112876 $nextpnr_ICESTORM_LC_45$I3
.sym 112878 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112879 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 112880 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 112881 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112882 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 112883 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 112884 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 112885 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112886 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112887 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112888 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112890 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112891 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112892 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112893 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112894 vga.ball_pos_v[1]
.sym 112895 vga.ball_pos_v[2]
.sym 112896 vga.ball_pos_v[5]
.sym 112898 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112899 vga.ball_pos_v[1]
.sym 112900 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112902 vga.paddle_r_pos_v[8]
.sym 112903 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112904 vga.paddle_l_pos_v[8]
.sym 112905 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 112906 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112907 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112908 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112910 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 112911 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112912 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 112915 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 112916 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 112919 vga.ball_angle[3]
.sym 112920 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112927 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112930 vga.ball_angle[0]
.sym 112934 $PACKER_VCC_NET
.sym 112935 vga.ball_angle[1]
.sym 112936 vga.ball_angle[0]
.sym 112939 vga.ball_angle[2]
.sym 112940 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 112944 $nextpnr_ICESTORM_LC_86$I3
.sym 112948 vga.ball_angle[0]
.sym 112950 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 112951 vga.ball_angle_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 112952 rst
.sym 112957 vga.ball_angle[2]
.sym 112958 vga.ball_angle[0]
.sym 112959 vga.ball_angle[1]
.sym 112960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 113538 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113542 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113543 $PACKER_VCC_NET
.sym 113546 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113547 $PACKER_VCC_NET
.sym 113548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113550 vga.paddle_r_pos_v[3]
.sym 113551 $PACKER_VCC_NET
.sym 113552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113554 vga.paddle_r_pos_v[4]
.sym 113555 $PACKER_VCC_NET
.sym 113556 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113558 vga.paddle_r_pos_v[5]
.sym 113559 $PACKER_VCC_NET
.sym 113560 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113562 vga.paddle_r_pos_v[6]
.sym 113563 $PACKER_VCC_NET
.sym 113564 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113566 vga.paddle_r_pos_v[7]
.sym 113567 $PACKER_VCC_NET
.sym 113568 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113570 vga.paddle_r_pos_v[8]
.sym 113571 $PACKER_VCC_NET
.sym 113572 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113598 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113599 $PACKER_VCC_NET
.sym 113600 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 113603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113606 vga.count_v[1]
.sym 113607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[1]
.sym 113610 vga.count_v[2]
.sym 113611 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[2]
.sym 113614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 113615 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[3]
.sym 113618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[4]
.sym 113622 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 113623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[5]
.sym 113626 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 113627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[6]
.sym 113630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 113631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[7]
.sym 113634 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 113635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[8]
.sym 113639 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_LUT4_I1_O[9]
.sym 113643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113667 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113703 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113707 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113711 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113715 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113719 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113723 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_5_I1_SB_CARRY_I0_CO[10]
.sym 113729 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113730 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 113731 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 113732 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 113737 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113739 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113740 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113741 vga.count_v[2]
.sym 113742 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113743 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 113744 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 113745 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113746 vga.paddle_r_pos_v[7]
.sym 113747 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113748 vga.paddle_l_pos_v[7]
.sym 113755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113756 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 113759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113760 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113767 vga.paddle_r_pos_v[3]
.sym 113770 $PACKER_VCC_NET
.sym 113771 vga.paddle_r_pos_v[4]
.sym 113772 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 113775 vga.paddle_r_pos_v[5]
.sym 113776 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 113779 vga.paddle_r_pos_v[6]
.sym 113780 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 113783 vga.paddle_r_pos_v[7]
.sym 113784 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 113787 vga.paddle_r_pos_v[8]
.sym 113788 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 113792 $nextpnr_ICESTORM_LC_62$I3
.sym 113794 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113795 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 113796 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113798 vga.ball_pos_v[1]
.sym 113799 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 113802 vga.ball_pos_v[2]
.sym 113803 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113806 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 113807 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 113808 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[3]
.sym 113810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 113811 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 113812 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[4]
.sym 113814 vga.ball_pos_v[5]
.sym 113815 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 113816 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[5]
.sym 113818 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 113819 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 113820 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[6]
.sym 113822 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 113823 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 113824 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 113826 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 113827 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 113828 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[8]
.sym 113831 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 113832 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 113836 $nextpnr_ICESTORM_LC_18$I3
.sym 113837 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113838 vga.ball_angle[3]
.sym 113839 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113840 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113842 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113843 vga.ball_angle[3]
.sym 113844 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113845 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[9]
.sym 113846 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 113847 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 113848 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 113849 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113850 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 113851 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 113852 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 113855 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1_SB_LUT4_O_I3[7]
.sym 113856 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 113857 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 113858 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 113859 vga.ball_angle[3]
.sym 113860 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 113862 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113863 vga.ball_angle[3]
.sym 113864 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113865 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113866 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 113867 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113868 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 113869 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113870 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113871 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113872 vga.ball_angle[3]
.sym 113873 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113874 vga.ball_angle[3]
.sym 113875 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113876 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113878 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113879 vga.ball_angle[3]
.sym 113880 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113882 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113883 vga.ball_angle[3]
.sym 113884 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113887 vga.ball_pos_v[1]
.sym 113888 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113890 vga.ball_ratio[0]
.sym 113893 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113895 vga.ball_ratio[1]
.sym 113896 vga.ball_ratio[0]
.sym 113897 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113899 vga.ball_ratio[2]
.sym 113900 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113901 vga.ball_angle[2]
.sym 113902 vga.ball_angle[0]
.sym 113903 vga.ball_angle[1]
.sym 113904 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113905 vga.ball_angle[1]
.sym 113906 vga.ball_ratio[1]
.sym 113907 vga.ball_angle[2]
.sym 113908 vga.ball_ratio[2]
.sym 113910 vga.ball_angle[0]
.sym 113911 vga.ball_ratio[0]
.sym 113912 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113914 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 113915 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 113916 rst
.sym 113919 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 113920 vga.ball_ratio[0]
.sym 114466 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114471 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114475 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114476 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114479 vga.paddle_r_pos_v[3]
.sym 114480 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114483 vga.paddle_r_pos_v[4]
.sym 114484 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 114487 vga.paddle_r_pos_v[5]
.sym 114488 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 114491 vga.paddle_r_pos_v[6]
.sym 114492 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 114495 vga.paddle_r_pos_v[7]
.sym 114496 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 114499 vga.paddle_r_pos_v[8]
.sym 114500 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 114501 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114502 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114503 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114504 vga.right_down_pressed
.sym 114505 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 114506 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 114507 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114508 vga.right_down_pressed
.sym 114513 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 114514 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 114515 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114516 vga.right_down_pressed
.sym 114517 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114518 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114519 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114520 vga.right_down_pressed
.sym 114525 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 114526 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 114527 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114528 vga.right_down_pressed
.sym 114534 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114535 vga.right_down_pressed
.sym 114536 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 114537 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 114538 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114539 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114540 vga.right_down_pressed
.sym 114541 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114542 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114543 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114544 vga.right_down_pressed
.sym 114545 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114546 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 114547 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114548 vga.right_down_pressed
.sym 114554 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114555 $PACKER_VCC_NET
.sym 114556 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114560 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 114563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114566 vga.count_v[1]
.sym 114567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114568 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114570 vga.count_v[2]
.sym 114571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114574 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 114575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114576 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 114578 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 114579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 114580 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 114582 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 114583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 114584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 114586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 114587 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 114588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 114591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 114592 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 114594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 114595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 114596 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 114599 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 114692 $nextpnr_ICESTORM_LC_60$I3
.sym 114694 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 114695 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114696 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 114699 vga.ball_pos_v[2]
.sym 114700 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114702 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 114703 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114704 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 114706 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 114707 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114708 vga.count_v[1]
.sym 114709 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 114710 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 114711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 114712 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 114714 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 114715 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 114716 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 114717 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 114718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 114719 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 114720 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114721 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114726 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 114727 vga.ball_angle[3]
.sym 114728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 114730 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114731 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 114732 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114733 vga.paddle_r_pos_v[4]
.sym 114734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114735 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114736 vga.paddle_l_pos_v[4]
.sym 114738 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114739 vga.ball_pos_v[2]
.sym 114740 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114742 vga.paddle_r_pos_v[5]
.sym 114743 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114744 vga.paddle_l_pos_v[5]
.sym 114746 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 114747 vga.ball_angle[3]
.sym 114748 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 114749 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114750 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114751 vga.ball_pos_v[1]
.sym 114752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114754 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114755 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114756 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114758 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 114759 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114760 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 114761 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114762 vga.ball_angle[3]
.sym 114763 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114764 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 114765 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114766 vga.ball_angle[3]
.sym 114767 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 114768 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114769 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114770 vga.ball_angle[3]
.sym 114771 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 114772 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 114774 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114775 vga.ball_pos_v[5]
.sym 114776 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114777 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114778 vga.ball_angle[3]
.sym 114779 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 114780 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114782 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 114783 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114784 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 114786 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114790 vga.ball_pos_v[1]
.sym 114791 $PACKER_VCC_NET
.sym 114792 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114794 vga.ball_pos_v[2]
.sym 114795 $PACKER_VCC_NET
.sym 114796 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114798 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114799 $PACKER_VCC_NET
.sym 114800 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114802 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 114803 $PACKER_VCC_NET
.sym 114804 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114806 vga.ball_pos_v[5]
.sym 114807 $PACKER_VCC_NET
.sym 114808 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114810 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114811 $PACKER_VCC_NET
.sym 114812 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114814 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 114815 $PACKER_VCC_NET
.sym 114816 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 114818 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 114819 $PACKER_VCC_NET
.sym 114820 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 114821 vga.interval_counter[6]
.sym 114822 vga.interval_counter[8]
.sym 114823 vga.interval_counter[9]
.sym 114824 vga.interval_counter[12]
.sym 114825 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114826 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 114827 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 114828 vga.ball_angle[3]
.sym 114829 vga.interval_counter[3]
.sym 114830 vga.interval_counter[4]
.sym 114831 vga.interval_counter[7]
.sym 114832 vga.interval_counter[11]
.sym 114837 vga.interval_counter[6]
.sym 114838 vga.interval_counter[8]
.sym 114839 vga.interval_counter[9]
.sym 114840 vga.interval_counter[12]
.sym 114851 vga.interval_counter[18]
.sym 114852 vga.interval_counter[19]
.sym 114854 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114855 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 114856 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 114857 vga.interval_counter[20]
.sym 114858 vga.interval_counter[21]
.sym 114859 vga.interval_counter[22]
.sym 114860 vga.interval_counter[23]
.sym 114862 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 114863 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 114864 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 114867 vga.interval_counter[13]
.sym 114868 vga.interval_counter[24]
.sym 114871 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[0]
.sym 114872 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_2_I2[1]
.sym 114873 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114874 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114875 vga.interval_counter[1]
.sym 114876 vga.interval_counter[10]
.sym 114877 vga.interval_counter[1]
.sym 114878 vga.interval_counter[10]
.sym 114879 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114880 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114881 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 114882 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 114883 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 114884 rst
.sym 114902 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0]
.sym 114903 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]
.sym 114904 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]
.sym 115458 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115462 vga.paddle_r_pos_v[3]
.sym 115466 vga.paddle_r_pos_v[4]
.sym 115467 $PACKER_VCC_NET
.sym 115470 vga.paddle_r_pos_v[5]
.sym 115471 $PACKER_VCC_NET
.sym 115474 vga.paddle_r_pos_v[6]
.sym 115478 vga.paddle_r_pos_v[7]
.sym 115482 vga.paddle_r_pos_v[8]
.sym 115488 $nextpnr_ICESTORM_LC_52$I3
.sym 115490 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115494 vga.paddle_r_pos_v[3]
.sym 115495 $PACKER_VCC_NET
.sym 115496 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115498 vga.paddle_r_pos_v[4]
.sym 115500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115502 vga.paddle_r_pos_v[5]
.sym 115503 $PACKER_VCC_NET
.sym 115504 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115506 vga.paddle_r_pos_v[6]
.sym 115507 $PACKER_VCC_NET
.sym 115508 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115510 vga.paddle_r_pos_v[7]
.sym 115511 $PACKER_VCC_NET
.sym 115512 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115514 vga.paddle_r_pos_v[8]
.sym 115515 $PACKER_VCC_NET
.sym 115516 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115520 $nextpnr_ICESTORM_LC_84$I3
.sym 115522 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115526 vga.ball_pos_v[1]
.sym 115527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115530 vga.ball_pos_v[2]
.sym 115531 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 115534 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115535 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115538 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 115539 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 115542 vga.ball_pos_v[5]
.sym 115543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 115546 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115547 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 115550 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115551 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 115554 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 115559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115587 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115599 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115649 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 115650 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 115651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115652 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 115661 vga.ball_pos_v[5]
.sym 115662 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 115663 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115664 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115665 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 115666 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 115667 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 115668 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 115669 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115670 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 115671 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115672 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 115673 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115674 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 115675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 115676 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 115682 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115687 vga.ball_pos_v[1]
.sym 115691 vga.ball_pos_v[2]
.sym 115692 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 115695 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115696 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 115699 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 115700 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 115703 vga.ball_pos_v[5]
.sym 115704 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 115707 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115708 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 115711 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 115712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 115715 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115716 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 115717 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 115718 vga.ball_angle[3]
.sym 115719 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 115720 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 115730 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115731 vga.ball_angle[3]
.sym 115732 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 115734 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115735 vga.ball_angle[3]
.sym 115736 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 115738 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115739 vga.ball_angle[3]
.sym 115740 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 115742 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115743 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 115744 vga.ball_angle_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115746 vga.interval_counter[0]
.sym 115751 vga.interval_counter[1]
.sym 115752 vga.interval_counter[0]
.sym 115755 vga.interval_counter[2]
.sym 115756 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115759 vga.interval_counter[3]
.sym 115760 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 115763 vga.interval_counter[4]
.sym 115764 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 115767 vga.interval_counter[5]
.sym 115768 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 115771 vga.interval_counter[6]
.sym 115772 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 115775 vga.interval_counter[7]
.sym 115776 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 115779 vga.interval_counter[8]
.sym 115780 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 115783 vga.interval_counter[9]
.sym 115784 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 115787 vga.interval_counter[10]
.sym 115788 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 115791 vga.interval_counter[11]
.sym 115792 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 115795 vga.interval_counter[12]
.sym 115796 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 115799 vga.interval_counter[13]
.sym 115800 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 115803 vga.interval_counter[14]
.sym 115804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 115807 vga.interval_counter[15]
.sym 115808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 115811 vga.interval_counter[16]
.sym 115812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 115815 vga.interval_counter[17]
.sym 115816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 115819 vga.interval_counter[18]
.sym 115820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 115823 vga.interval_counter[19]
.sym 115824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 115827 vga.interval_counter[20]
.sym 115828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 115831 vga.interval_counter[21]
.sym 115832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115835 vga.interval_counter[22]
.sym 115836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115839 vga.interval_counter[23]
.sym 115840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115843 vga.interval_counter[24]
.sym 115844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115862 vga.interval_counter[14]
.sym 115863 vga.interval_counter[16]
.sym 115864 vga.interval_counter[17]
.sym 115866 vga.interval_counter[14]
.sym 115867 vga.interval_counter[16]
.sym 115868 vga.interval_counter[17]
.sym 116428 P2_3$SB_IO_IN
.sym 116432 P2_4$SB_IO_IN
.sym 116467 P2_4$SB_IO_IN
.sym 116468 vga.right_down_1d
.sym 116471 P2_3$SB_IO_IN
.sym 116472 vga.right_up_1d
.sym 116496 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 116514 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116519 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116522 $PACKER_VCC_NET
.sym 116523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116524 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 116527 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 116528 vga.paddle_r_pos_v[3]
.sym 116530 $PACKER_VCC_NET
.sym 116531 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[2]
.sym 116532 vga.paddle_r_pos_v[4]
.sym 116535 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_3_I1[3]
.sym 116536 vga.paddle_r_pos_v[5]
.sym 116539 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 116540 vga.paddle_r_pos_v[6]
.sym 116543 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 116544 vga.paddle_r_pos_v[7]
.sym 116547 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 116548 vga.paddle_r_pos_v[8]
.sym 116552 $nextpnr_ICESTORM_LC_27$I3
.sym 116555 P2_1$SB_IO_IN
.sym 116556 vga.left_up_1d
.sym 116562 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 116563 vga.right_up_pressed
.sym 116564 rst
.sym 116571 P2_2$SB_IO_IN
.sym 116572 vga.left_down_1d
.sym 116584 P2_1$SB_IO_IN
.sym 116588 P2_2$SB_IO_IN
.sym 116721 vga.interval_counter[15]
.sym 116722 vga.interval_counter[0]
.sym 116723 vga.interval_counter[2]
.sym 116724 vga.interval_counter[5]
.sym 116725 vga.interval_counter[0]
.sym 116726 vga.interval_counter[15]
.sym 116727 vga.interval_counter[2]
.sym 116728 vga.interval_counter[5]
.sym 116732 vga.interval_counter[0]
