
MAKET_VID_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08008840  08008840  00018840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a60  08008a60  00020028  2**0
                  CONTENTS
  4 .ARM          00000008  08008a60  08008a60  00018a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a68  08008a68  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a68  08008a68  00018a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a6c  08008a6c  00018a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08008a70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
 10 .bss          000006cc  20000028  20000028  00020028  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006f4  200006f4  00020028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 14 .debug_info   000130e5  00000000  00000000  0002009b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002fbb  00000000  00000000  00033180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001060  00000000  00000000  00036140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000cbe  00000000  00000000  000371a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022832  00000000  00000000  00037e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016fd6  00000000  00000000  0005a690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce62d  00000000  00000000  00071666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000444c  00000000  00000000  0013fc94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  001440e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008828 	.word	0x08008828

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08008828 	.word	0x08008828

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b970 	b.w	8000cfc <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	460d      	mov	r5, r1
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	460f      	mov	r7, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d14a      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a44:	428a      	cmp	r2, r1
 8000a46:	4694      	mov	ip, r2
 8000a48:	d965      	bls.n	8000b16 <__udivmoddi4+0xe2>
 8000a4a:	fab2 f382 	clz	r3, r2
 8000a4e:	b143      	cbz	r3, 8000a62 <__udivmoddi4+0x2e>
 8000a50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a54:	f1c3 0220 	rsb	r2, r3, #32
 8000a58:	409f      	lsls	r7, r3
 8000a5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000a5e:	4317      	orrs	r7, r2
 8000a60:	409c      	lsls	r4, r3
 8000a62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a66:	fa1f f58c 	uxth.w	r5, ip
 8000a6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a6e:	0c22      	lsrs	r2, r4, #16
 8000a70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a78:	fb01 f005 	mul.w	r0, r1, r5
 8000a7c:	4290      	cmp	r0, r2
 8000a7e:	d90a      	bls.n	8000a96 <__udivmoddi4+0x62>
 8000a80:	eb1c 0202 	adds.w	r2, ip, r2
 8000a84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a88:	f080 811c 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000a8c:	4290      	cmp	r0, r2
 8000a8e:	f240 8119 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000a92:	3902      	subs	r1, #2
 8000a94:	4462      	add	r2, ip
 8000a96:	1a12      	subs	r2, r2, r0
 8000a98:	b2a4      	uxth	r4, r4
 8000a9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aa2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aa6:	fb00 f505 	mul.w	r5, r0, r5
 8000aaa:	42a5      	cmp	r5, r4
 8000aac:	d90a      	bls.n	8000ac4 <__udivmoddi4+0x90>
 8000aae:	eb1c 0404 	adds.w	r4, ip, r4
 8000ab2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ab6:	f080 8107 	bcs.w	8000cc8 <__udivmoddi4+0x294>
 8000aba:	42a5      	cmp	r5, r4
 8000abc:	f240 8104 	bls.w	8000cc8 <__udivmoddi4+0x294>
 8000ac0:	4464      	add	r4, ip
 8000ac2:	3802      	subs	r0, #2
 8000ac4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ac8:	1b64      	subs	r4, r4, r5
 8000aca:	2100      	movs	r1, #0
 8000acc:	b11e      	cbz	r6, 8000ad6 <__udivmoddi4+0xa2>
 8000ace:	40dc      	lsrs	r4, r3
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0xbc>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80ed 	beq.w	8000cbe <__udivmoddi4+0x28a>
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	e9c6 0500 	strd	r0, r5, [r6]
 8000aea:	4608      	mov	r0, r1
 8000aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af0:	fab3 f183 	clz	r1, r3
 8000af4:	2900      	cmp	r1, #0
 8000af6:	d149      	bne.n	8000b8c <__udivmoddi4+0x158>
 8000af8:	42ab      	cmp	r3, r5
 8000afa:	d302      	bcc.n	8000b02 <__udivmoddi4+0xce>
 8000afc:	4282      	cmp	r2, r0
 8000afe:	f200 80f8 	bhi.w	8000cf2 <__udivmoddi4+0x2be>
 8000b02:	1a84      	subs	r4, r0, r2
 8000b04:	eb65 0203 	sbc.w	r2, r5, r3
 8000b08:	2001      	movs	r0, #1
 8000b0a:	4617      	mov	r7, r2
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d0e2      	beq.n	8000ad6 <__udivmoddi4+0xa2>
 8000b10:	e9c6 4700 	strd	r4, r7, [r6]
 8000b14:	e7df      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000b16:	b902      	cbnz	r2, 8000b1a <__udivmoddi4+0xe6>
 8000b18:	deff      	udf	#255	; 0xff
 8000b1a:	fab2 f382 	clz	r3, r2
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f040 8090 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b24:	1a8a      	subs	r2, r1, r2
 8000b26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2a:	fa1f fe8c 	uxth.w	lr, ip
 8000b2e:	2101      	movs	r1, #1
 8000b30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b34:	fb07 2015 	mls	r0, r7, r5, r2
 8000b38:	0c22      	lsrs	r2, r4, #16
 8000b3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b3e:	fb0e f005 	mul.w	r0, lr, r5
 8000b42:	4290      	cmp	r0, r2
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b46:	eb1c 0202 	adds.w	r2, ip, r2
 8000b4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4290      	cmp	r0, r2
 8000b52:	f200 80cb 	bhi.w	8000cec <__udivmoddi4+0x2b8>
 8000b56:	4645      	mov	r5, r8
 8000b58:	1a12      	subs	r2, r2, r0
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b60:	fb07 2210 	mls	r2, r7, r0, r2
 8000b64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b68:	fb0e fe00 	mul.w	lr, lr, r0
 8000b6c:	45a6      	cmp	lr, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x14e>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b78:	d202      	bcs.n	8000b80 <__udivmoddi4+0x14c>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f200 80bb 	bhi.w	8000cf6 <__udivmoddi4+0x2c2>
 8000b80:	4610      	mov	r0, r2
 8000b82:	eba4 040e 	sub.w	r4, r4, lr
 8000b86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b8a:	e79f      	b.n	8000acc <__udivmoddi4+0x98>
 8000b8c:	f1c1 0720 	rsb	r7, r1, #32
 8000b90:	408b      	lsls	r3, r1
 8000b92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ba2:	40fd      	lsrs	r5, r7
 8000ba4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ba8:	4323      	orrs	r3, r4
 8000baa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bae:	fa1f fe8c 	uxth.w	lr, ip
 8000bb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000bb6:	0c1c      	lsrs	r4, r3, #16
 8000bb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bbc:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc0:	42a5      	cmp	r5, r4
 8000bc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc6:	fa00 f001 	lsl.w	r0, r0, r1
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bd4:	f080 8088 	bcs.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bd8:	42a5      	cmp	r5, r4
 8000bda:	f240 8085 	bls.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bde:	f1a8 0802 	sub.w	r8, r8, #2
 8000be2:	4464      	add	r4, ip
 8000be4:	1b64      	subs	r4, r4, r5
 8000be6:	b29d      	uxth	r5, r3
 8000be8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bec:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bf4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c04:	d26c      	bcs.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	d96a      	bls.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c0a:	3b02      	subs	r3, #2
 8000c0c:	4464      	add	r4, ip
 8000c0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c12:	fba3 9502 	umull	r9, r5, r3, r2
 8000c16:	eba4 040e 	sub.w	r4, r4, lr
 8000c1a:	42ac      	cmp	r4, r5
 8000c1c:	46c8      	mov	r8, r9
 8000c1e:	46ae      	mov	lr, r5
 8000c20:	d356      	bcc.n	8000cd0 <__udivmoddi4+0x29c>
 8000c22:	d053      	beq.n	8000ccc <__udivmoddi4+0x298>
 8000c24:	b156      	cbz	r6, 8000c3c <__udivmoddi4+0x208>
 8000c26:	ebb0 0208 	subs.w	r2, r0, r8
 8000c2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c32:	40ca      	lsrs	r2, r1
 8000c34:	40cc      	lsrs	r4, r1
 8000c36:	4317      	orrs	r7, r2
 8000c38:	e9c6 7400 	strd	r7, r4, [r6]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c44:	f1c3 0120 	rsb	r1, r3, #32
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000c50:	fa25 f101 	lsr.w	r1, r5, r1
 8000c54:	409d      	lsls	r5, r3
 8000c56:	432a      	orrs	r2, r5
 8000c58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5c:	fa1f fe8c 	uxth.w	lr, ip
 8000c60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c64:	fb07 1510 	mls	r5, r7, r0, r1
 8000c68:	0c11      	lsrs	r1, r2, #16
 8000c6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c72:	428d      	cmp	r5, r1
 8000c74:	fa04 f403 	lsl.w	r4, r4, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x258>
 8000c7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c82:	d22f      	bcs.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c84:	428d      	cmp	r5, r1
 8000c86:	d92d      	bls.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	4461      	add	r1, ip
 8000c8c:	1b49      	subs	r1, r1, r5
 8000c8e:	b292      	uxth	r2, r2
 8000c90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c94:	fb07 1115 	mls	r1, r7, r5, r1
 8000c98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca0:	4291      	cmp	r1, r2
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x282>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cac:	d216      	bcs.n	8000cdc <__udivmoddi4+0x2a8>
 8000cae:	4291      	cmp	r1, r2
 8000cb0:	d914      	bls.n	8000cdc <__udivmoddi4+0x2a8>
 8000cb2:	3d02      	subs	r5, #2
 8000cb4:	4462      	add	r2, ip
 8000cb6:	1a52      	subs	r2, r2, r1
 8000cb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cbc:	e738      	b.n	8000b30 <__udivmoddi4+0xfc>
 8000cbe:	4631      	mov	r1, r6
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	e708      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e6e6      	b.n	8000a96 <__udivmoddi4+0x62>
 8000cc8:	4610      	mov	r0, r2
 8000cca:	e6fb      	b.n	8000ac4 <__udivmoddi4+0x90>
 8000ccc:	4548      	cmp	r0, r9
 8000cce:	d2a9      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000cd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	e7a3      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cdc:	4645      	mov	r5, r8
 8000cde:	e7ea      	b.n	8000cb6 <__udivmoddi4+0x282>
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	e794      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce4:	4640      	mov	r0, r8
 8000ce6:	e7d1      	b.n	8000c8c <__udivmoddi4+0x258>
 8000ce8:	46d0      	mov	r8, sl
 8000cea:	e77b      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cec:	3d02      	subs	r5, #2
 8000cee:	4462      	add	r2, ip
 8000cf0:	e732      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e70a      	b.n	8000b0c <__udivmoddi4+0xd8>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	e742      	b.n	8000b82 <__udivmoddi4+0x14e>

08000cfc <__aeabi_idiv0>:
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <Periph_Init>:
uint32_t I_mean_sum;
uint16_t I_mean_buf[MEAN_BUF_SIZE];

HAL_StatusTypeDef Init_Error;

uint8_t Periph_Init() {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0

	// Запуск АЦП
	__HAL_ADC_ENABLE(&hadc2);
 8000d04:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <Periph_Init+0x15c>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	689a      	ldr	r2, [r3, #8]
 8000d0a:	4b54      	ldr	r3, [pc, #336]	; (8000e5c <Periph_Init+0x15c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f042 0201 	orr.w	r2, r2, #1
 8000d12:	609a      	str	r2, [r3, #8]
	__HAL_ADC_ENABLE(&hadc3);
 8000d14:	4b52      	ldr	r3, [pc, #328]	; (8000e60 <Periph_Init+0x160>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	689a      	ldr	r2, [r3, #8]
 8000d1a:	4b51      	ldr	r3, [pc, #324]	; (8000e60 <Periph_Init+0x160>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f042 0201 	orr.w	r2, r2, #1
 8000d22:	609a      	str	r2, [r3, #8]
	Init_Error = HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*) Device_ADC_Buf, ADC_CHANNELS);
 8000d24:	2203      	movs	r2, #3
 8000d26:	494f      	ldr	r1, [pc, #316]	; (8000e64 <Periph_Init+0x164>)
 8000d28:	484f      	ldr	r0, [pc, #316]	; (8000e68 <Periph_Init+0x168>)
 8000d2a:	f003 fed1 	bl	8004ad0 <HAL_ADCEx_MultiModeStart_DMA>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b4e      	ldr	r3, [pc, #312]	; (8000e6c <Periph_Init+0x16c>)
 8000d34:	701a      	strb	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC);
 8000d36:	4b4e      	ldr	r3, [pc, #312]	; (8000e70 <Periph_Init+0x170>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4b4c      	ldr	r3, [pc, #304]	; (8000e70 <Periph_Init+0x170>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f022 0210 	bic.w	r2, r2, #16
 8000d44:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_HT);
 8000d46:	4b4a      	ldr	r3, [pc, #296]	; (8000e70 <Periph_Init+0x170>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b48      	ldr	r3, [pc, #288]	; (8000e70 <Periph_Init+0x170>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f022 0208 	bic.w	r2, r2, #8
 8000d54:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TE);
 8000d56:	4b46      	ldr	r3, [pc, #280]	; (8000e70 <Periph_Init+0x170>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <Periph_Init+0x170>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f022 0204 	bic.w	r2, r2, #4
 8000d64:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_FE);
 8000d66:	4b42      	ldr	r3, [pc, #264]	; (8000e70 <Periph_Init+0x170>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	695a      	ldr	r2, [r3, #20]
 8000d6c:	4b40      	ldr	r3, [pc, #256]	; (8000e70 <Periph_Init+0x170>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d74:	615a      	str	r2, [r3, #20]
	__HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_DME);
 8000d76:	4b3e      	ldr	r3, [pc, #248]	; (8000e70 <Periph_Init+0x170>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b3c      	ldr	r3, [pc, #240]	; (8000e70 <Periph_Init+0x170>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 0202 	bic.w	r2, r2, #2
 8000d84:	601a      	str	r2, [r3, #0]
	//HAL_Delay(ADC_DELAY);
	Init_Error = HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8000d86:	210c      	movs	r1, #12
 8000d88:	483a      	ldr	r0, [pc, #232]	; (8000e74 <Periph_Init+0x174>)
 8000d8a:	f005 fb9d 	bl	80064c8 <HAL_TIM_OC_Start>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b36      	ldr	r3, [pc, #216]	; (8000e6c <Periph_Init+0x16c>)
 8000d94:	701a      	strb	r2, [r3, #0]

	//Настройка и запуск основного таймера
	Init_Error = HAL_TIM_Base_Start_IT(&htim1);
 8000d96:	4838      	ldr	r0, [pc, #224]	; (8000e78 <Periph_Init+0x178>)
 8000d98:	f005 facc 	bl	8006334 <HAL_TIM_Base_Start_IT>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b32      	ldr	r3, [pc, #200]	; (8000e6c <Periph_Init+0x16c>)
 8000da2:	701a      	strb	r2, [r3, #0]

	// ?нициализация сдвинутых таймеров
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
 8000da4:	4b34      	ldr	r3, [pc, #208]	; (8000e78 <Periph_Init+0x178>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	4b33      	ldr	r3, [pc, #204]	; (8000e78 <Periph_Init+0x178>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f042 0204 	orr.w	r2, r2, #4
 8000db2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC3);
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <Periph_Init+0x178>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	4b2f      	ldr	r3, [pc, #188]	; (8000e78 <Periph_Init+0x178>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f042 0208 	orr.w	r2, r2, #8
 8000dc2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC4);
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	; (8000e78 <Periph_Init+0x178>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68da      	ldr	r2, [r3, #12]
 8000dca:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <Periph_Init+0x178>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f042 0210 	orr.w	r2, r2, #16
 8000dd2:	60da      	str	r2, [r3, #12]
	TIM1->CCR2 = TIM1->ARR;
 8000dd4:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <Periph_Init+0x17c>)
 8000dd6:	4a29      	ldr	r2, [pc, #164]	; (8000e7c <Periph_Init+0x17c>)
 8000dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dda:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = TIM1->ARR;
 8000ddc:	4b27      	ldr	r3, [pc, #156]	; (8000e7c <Periph_Init+0x17c>)
 8000dde:	4a27      	ldr	r2, [pc, #156]	; (8000e7c <Periph_Init+0x17c>)
 8000de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de2:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM1->CCR4 = TIM1->ARR;
 8000de4:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <Periph_Init+0x17c>)
 8000de6:	4a25      	ldr	r2, [pc, #148]	; (8000e7c <Periph_Init+0x17c>)
 8000de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dea:	6413      	str	r3, [r2, #64]	; 0x40

	//Запуск вспомогательных таймеров
	Init_Error = HAL_TIM_Base_Start(&htim2);
 8000dec:	4824      	ldr	r0, [pc, #144]	; (8000e80 <Periph_Init+0x180>)
 8000dee:	f005 fa39 	bl	8006264 <HAL_TIM_Base_Start>
 8000df2:	4603      	mov	r3, r0
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <Periph_Init+0x16c>)
 8000df8:	701a      	strb	r2, [r3, #0]
	Init_Error = HAL_TIM_Base_Start(&htim3);
 8000dfa:	4822      	ldr	r0, [pc, #136]	; (8000e84 <Periph_Init+0x184>)
 8000dfc:	f005 fa32 	bl	8006264 <HAL_TIM_Base_Start>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b19      	ldr	r3, [pc, #100]	; (8000e6c <Periph_Init+0x16c>)
 8000e06:	701a      	strb	r2, [r3, #0]
	Init_Error = HAL_TIM_Base_Start(&htim9);
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <Periph_Init+0x188>)
 8000e0a:	f005 fa2b 	bl	8006264 <HAL_TIM_Base_Start>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <Periph_Init+0x16c>)
 8000e14:	701a      	strb	r2, [r3, #0]


	//Запуск таймера для жесткой коммутации
	//в нем же работаем с обсчетом регуляторов
	Init_Error = HAL_TIM_Base_Start_IT(&htim8);
 8000e16:	481d      	ldr	r0, [pc, #116]	; (8000e8c <Periph_Init+0x18c>)
 8000e18:	f005 fa8c 	bl	8006334 <HAL_TIM_Base_Start_IT>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <Periph_Init+0x16c>)
 8000e22:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_ENABLE_IT(&htim8, TIM_IT_CC2);
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <Periph_Init+0x18c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	68da      	ldr	r2, [r3, #12]
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <Periph_Init+0x18c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f042 0204 	orr.w	r2, r2, #4
 8000e32:	60da      	str	r2, [r3, #12]
	TIM8->CCR2 = TIM8->ARR;
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <Periph_Init+0x190>)
 8000e36:	4a16      	ldr	r2, [pc, #88]	; (8000e90 <Periph_Init+0x190>)
 8000e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e3a:	6393      	str	r3, [r2, #56]	; 0x38

	Init_Error = HAL_TIM_Base_Start(&htim12);
 8000e3c:	4815      	ldr	r0, [pc, #84]	; (8000e94 <Periph_Init+0x194>)
 8000e3e:	f005 fa11 	bl	8006264 <HAL_TIM_Base_Start>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <Periph_Init+0x16c>)
 8000e48:	701a      	strb	r2, [r3, #0]

	if(Init_Error != HAL_OK){
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <Periph_Init+0x16c>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <Periph_Init+0x156>
		return -1;
 8000e52:	23ff      	movs	r3, #255	; 0xff
 8000e54:	e000      	b.n	8000e58 <Periph_Init+0x158>
	} else {
		return 0;
 8000e56:	2300      	movs	r3, #0
	}

}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	200002f4 	.word	0x200002f4
 8000e60:	2000033c 	.word	0x2000033c
 8000e64:	20000068 	.word	0x20000068
 8000e68:	200002ac 	.word	0x200002ac
 8000e6c:	20000158 	.word	0x20000158
 8000e70:	20000384 	.word	0x20000384
 8000e74:	2000058c 	.word	0x2000058c
 8000e78:	200004b4 	.word	0x200004b4
 8000e7c:	40010000 	.word	0x40010000
 8000e80:	200004fc 	.word	0x200004fc
 8000e84:	20000544 	.word	0x20000544
 8000e88:	2000061c 	.word	0x2000061c
 8000e8c:	200005d4 	.word	0x200005d4
 8000e90:	40010400 	.word	0x40010400
 8000e94:	20000664 	.word	0x20000664

08000e98 <HW_Driver_DI_AI_Read>:
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
	HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_1);
	HAL_TIM_OC_Stop(&htim4, TIM_CHANNEL_4);
}

void HW_Driver_DI_AI_Read() {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0

	// Считывание дискретных сигналов

	Fault_H1_State = !HAL_GPIO_ReadPin(Fault_H1_GPIO_Port, Fault_H1_Pin);
 8000e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea0:	4893      	ldr	r0, [pc, #588]	; (80010f0 <HW_Driver_DI_AI_Read+0x258>)
 8000ea2:	f004 fcc5 	bl	8005830 <HAL_GPIO_ReadPin>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	bf0c      	ite	eq
 8000eac:	2301      	moveq	r3, #1
 8000eae:	2300      	movne	r3, #0
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4b8f      	ldr	r3, [pc, #572]	; (80010f4 <HW_Driver_DI_AI_Read+0x25c>)
 8000eb6:	701a      	strb	r2, [r3, #0]
	Fault_H2_State = !HAL_GPIO_ReadPin(Fault_L2_GPIO_Port, Fault_L2_Pin);
 8000eb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ebc:	488e      	ldr	r0, [pc, #568]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000ebe:	f004 fcb7 	bl	8005830 <HAL_GPIO_ReadPin>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b8a      	ldr	r3, [pc, #552]	; (80010fc <HW_Driver_DI_AI_Read+0x264>)
 8000ed2:	701a      	strb	r2, [r3, #0]
	Fault_H3_State = !HAL_GPIO_ReadPin(Fault_H3_GPIO_Port, Fault_H3_Pin);
 8000ed4:	2120      	movs	r1, #32
 8000ed6:	4888      	ldr	r0, [pc, #544]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000ed8:	f004 fcaa 	bl	8005830 <HAL_GPIO_ReadPin>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	bf0c      	ite	eq
 8000ee2:	2301      	moveq	r3, #1
 8000ee4:	2300      	movne	r3, #0
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b85      	ldr	r3, [pc, #532]	; (8001100 <HW_Driver_DI_AI_Read+0x268>)
 8000eec:	701a      	strb	r2, [r3, #0]
	Fault_H4_State = !HAL_GPIO_ReadPin(Fault_H4_GPIO_Port, Fault_H4_Pin);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	4884      	ldr	r0, [pc, #528]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 8000ef2:	f004 fc9d 	bl	8005830 <HAL_GPIO_ReadPin>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	bf0c      	ite	eq
 8000efc:	2301      	moveq	r3, #1
 8000efe:	2300      	movne	r3, #0
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	4b80      	ldr	r3, [pc, #512]	; (8001108 <HW_Driver_DI_AI_Read+0x270>)
 8000f06:	701a      	strb	r2, [r3, #0]
	Fault_H4_1_State = !HAL_GPIO_ReadPin(Fault_H4_1_GPIO_Port, Fault_H4_1_Pin);
 8000f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f0c:	487a      	ldr	r0, [pc, #488]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000f0e:	f004 fc8f 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	bf0c      	ite	eq
 8000f18:	2301      	moveq	r3, #1
 8000f1a:	2300      	movne	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	4b7a      	ldr	r3, [pc, #488]	; (800110c <HW_Driver_DI_AI_Read+0x274>)
 8000f22:	701a      	strb	r2, [r3, #0]
	Fault_H5_State = !HAL_GPIO_ReadPin(Fault_H5_GPIO_Port, Fault_H5_Pin);
 8000f24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f28:	4876      	ldr	r0, [pc, #472]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 8000f2a:	f004 fc81 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	bf0c      	ite	eq
 8000f34:	2301      	moveq	r3, #1
 8000f36:	2300      	movne	r3, #0
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b74      	ldr	r3, [pc, #464]	; (8001110 <HW_Driver_DI_AI_Read+0x278>)
 8000f3e:	701a      	strb	r2, [r3, #0]

	Fault_L1_State = !HAL_GPIO_ReadPin(Fault_L1_GPIO_Port, Fault_L1_Pin);
 8000f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f44:	486a      	ldr	r0, [pc, #424]	; (80010f0 <HW_Driver_DI_AI_Read+0x258>)
 8000f46:	f004 fc73 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	bf0c      	ite	eq
 8000f50:	2301      	moveq	r3, #1
 8000f52:	2300      	movne	r3, #0
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	461a      	mov	r2, r3
 8000f58:	4b6e      	ldr	r3, [pc, #440]	; (8001114 <HW_Driver_DI_AI_Read+0x27c>)
 8000f5a:	701a      	strb	r2, [r3, #0]
	Fault_L2_State = !HAL_GPIO_ReadPin(Fault_L2_GPIO_Port, Fault_L2_Pin);
 8000f5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f60:	4865      	ldr	r0, [pc, #404]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000f62:	f004 fc65 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	bf0c      	ite	eq
 8000f6c:	2301      	moveq	r3, #1
 8000f6e:	2300      	movne	r3, #0
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b68      	ldr	r3, [pc, #416]	; (8001118 <HW_Driver_DI_AI_Read+0x280>)
 8000f76:	701a      	strb	r2, [r3, #0]
	Fault_L3_State = !HAL_GPIO_ReadPin(Fault_L3_GPIO_Port, Fault_L3_Pin);
 8000f78:	2110      	movs	r1, #16
 8000f7a:	485f      	ldr	r0, [pc, #380]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000f7c:	f004 fc58 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	bf0c      	ite	eq
 8000f86:	2301      	moveq	r3, #1
 8000f88:	2300      	movne	r3, #0
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4b63      	ldr	r3, [pc, #396]	; (800111c <HW_Driver_DI_AI_Read+0x284>)
 8000f90:	701a      	strb	r2, [r3, #0]
	Fault_L4_State = !HAL_GPIO_ReadPin(Fault_L4_GPIO_Port, Fault_L4_Pin);
 8000f92:	2102      	movs	r1, #2
 8000f94:	485b      	ldr	r0, [pc, #364]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 8000f96:	f004 fc4b 	bl	8005830 <HAL_GPIO_ReadPin>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	bf0c      	ite	eq
 8000fa0:	2301      	moveq	r3, #1
 8000fa2:	2300      	movne	r3, #0
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <HW_Driver_DI_AI_Read+0x288>)
 8000faa:	701a      	strb	r2, [r3, #0]
	Fault_L4_2_State = !HAL_GPIO_ReadPin(Fault_L4_2_GPIO_Port, Fault_L4_2_Pin);
 8000fac:	2180      	movs	r1, #128	; 0x80
 8000fae:	4852      	ldr	r0, [pc, #328]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000fb0:	f004 fc3e 	bl	8005830 <HAL_GPIO_ReadPin>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	bf0c      	ite	eq
 8000fba:	2301      	moveq	r3, #1
 8000fbc:	2300      	movne	r3, #0
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b58      	ldr	r3, [pc, #352]	; (8001124 <HW_Driver_DI_AI_Read+0x28c>)
 8000fc4:	701a      	strb	r2, [r3, #0]
	Fault_L5_State = !HAL_GPIO_ReadPin(Fault_L5_GPIO_Port, Fault_L5_Pin);
 8000fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fca:	484e      	ldr	r0, [pc, #312]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 8000fcc:	f004 fc30 	bl	8005830 <HAL_GPIO_ReadPin>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2301      	moveq	r3, #1
 8000fd8:	2300      	movne	r3, #0
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b52      	ldr	r3, [pc, #328]	; (8001128 <HW_Driver_DI_AI_Read+0x290>)
 8000fe0:	701a      	strb	r2, [r3, #0]

	PWR_Fault1_State = HAL_GPIO_ReadPin(PWR_Fault1_GPIO_Port, PWR_Fault1_Pin);
 8000fe2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe6:	4842      	ldr	r0, [pc, #264]	; (80010f0 <HW_Driver_DI_AI_Read+0x258>)
 8000fe8:	f004 fc22 	bl	8005830 <HAL_GPIO_ReadPin>
 8000fec:	4603      	mov	r3, r0
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b4e      	ldr	r3, [pc, #312]	; (800112c <HW_Driver_DI_AI_Read+0x294>)
 8000ff2:	701a      	strb	r2, [r3, #0]
	PWR_Fault2_State = HAL_GPIO_ReadPin(PWR_Fault2_GPIO_Port, PWR_Fault2_Pin);
 8000ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ff8:	483f      	ldr	r0, [pc, #252]	; (80010f8 <HW_Driver_DI_AI_Read+0x260>)
 8000ffa:	f004 fc19 	bl	8005830 <HAL_GPIO_ReadPin>
 8000ffe:	4603      	mov	r3, r0
 8001000:	461a      	mov	r2, r3
 8001002:	4b4b      	ldr	r3, [pc, #300]	; (8001130 <HW_Driver_DI_AI_Read+0x298>)
 8001004:	701a      	strb	r2, [r3, #0]
	PWR_Fault3_State = HAL_GPIO_ReadPin(PWR_Fault3_GPIO_Port, PWR_Fault3_Pin);
 8001006:	2180      	movs	r1, #128	; 0x80
 8001008:	4839      	ldr	r0, [pc, #228]	; (80010f0 <HW_Driver_DI_AI_Read+0x258>)
 800100a:	f004 fc11 	bl	8005830 <HAL_GPIO_ReadPin>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	4b48      	ldr	r3, [pc, #288]	; (8001134 <HW_Driver_DI_AI_Read+0x29c>)
 8001014:	701a      	strb	r2, [r3, #0]
	PWR_Fault4_State = HAL_GPIO_ReadPin(PWR_Fault4_GPIO_Port, PWR_Fault4_Pin);
 8001016:	2101      	movs	r1, #1
 8001018:	483a      	ldr	r0, [pc, #232]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 800101a:	f004 fc09 	bl	8005830 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	461a      	mov	r2, r3
 8001022:	4b45      	ldr	r3, [pc, #276]	; (8001138 <HW_Driver_DI_AI_Read+0x2a0>)
 8001024:	701a      	strb	r2, [r3, #0]
	//PWR_Fault5_State = HAL_GPIO_ReadPin(PWR_Fault5_GPIO_Port, PWR_Fault5_Pin);

	// Функц кнопки
	But_1_State = !HAL_GPIO_ReadPin(GLOBAL_SB_GPIO_Port, GLOBAL_SB_Pin);
 8001026:	2110      	movs	r1, #16
 8001028:	4836      	ldr	r0, [pc, #216]	; (8001104 <HW_Driver_DI_AI_Read+0x26c>)
 800102a:	f004 fc01 	bl	8005830 <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	bf0c      	ite	eq
 8001034:	2301      	moveq	r3, #1
 8001036:	2300      	movne	r3, #0
 8001038:	b2db      	uxtb	r3, r3
 800103a:	461a      	mov	r2, r3
 800103c:	4b3f      	ldr	r3, [pc, #252]	; (800113c <HW_Driver_DI_AI_Read+0x2a4>)
 800103e:	701a      	strb	r2, [r3, #0]
	//T_RT4_Value = Device_ADC_Buf[0];
	//T_RT1_Value = Device_ADC_Buf[1];
	//T_RT2_Value = Device_ADC_Buf[2];
	//T_RT3_Value = Device_ADC_Buf[3];
	//AI_8_Value = Device_ADC_Buf[4];
	U_Value = Device_ADC_Buf[0];
 8001040:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <HW_Driver_DI_AI_Read+0x2a8>)
 8001042:	881a      	ldrh	r2, [r3, #0]
 8001044:	4b3f      	ldr	r3, [pc, #252]	; (8001144 <HW_Driver_DI_AI_Read+0x2ac>)
 8001046:	801a      	strh	r2, [r3, #0]
	I_Value = Device_ADC_Buf[1];
 8001048:	4b3d      	ldr	r3, [pc, #244]	; (8001140 <HW_Driver_DI_AI_Read+0x2a8>)
 800104a:	885a      	ldrh	r2, [r3, #2]
 800104c:	4b3e      	ldr	r3, [pc, #248]	; (8001148 <HW_Driver_DI_AI_Read+0x2b0>)
 800104e:	801a      	strh	r2, [r3, #0]
	Trt_Value = Device_ADC_Buf[2];
 8001050:	4b3b      	ldr	r3, [pc, #236]	; (8001140 <HW_Driver_DI_AI_Read+0x2a8>)
 8001052:	889a      	ldrh	r2, [r3, #4]
 8001054:	4b3d      	ldr	r3, [pc, #244]	; (800114c <HW_Driver_DI_AI_Read+0x2b4>)
 8001056:	801a      	strh	r2, [r3, #0]
	//T_RT5_Value = Device_ADC_Buf[8];
	I_Instant = ((float)I_mean - I_ADC_ref) * I_ADC_koef;
 8001058:	4b3d      	ldr	r3, [pc, #244]	; (8001150 <HW_Driver_DI_AI_Read+0x2b8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001064:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <HW_Driver_DI_AI_Read+0x2bc>)
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800106e:	4b3a      	ldr	r3, [pc, #232]	; (8001158 <HW_Driver_DI_AI_Read+0x2c0>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	4b38      	ldr	r3, [pc, #224]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 800107a:	edc3 7a00 	vstr	s15, [r3]

	if(I_Instant < 0){
 800107e:	4b37      	ldr	r3, [pc, #220]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 8001080:	edd3 7a00 	vldr	s15, [r3]
 8001084:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108c:	d508      	bpl.n	80010a0 <HW_Driver_DI_AI_Read+0x208>
		I_abs = -1*I_Instant;
 800108e:	4b33      	ldr	r3, [pc, #204]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	eef1 7a67 	vneg.f32	s15, s15
 8001098:	4b31      	ldr	r3, [pc, #196]	; (8001160 <HW_Driver_DI_AI_Read+0x2c8>)
 800109a:	edc3 7a00 	vstr	s15, [r3]
 800109e:	e003      	b.n	80010a8 <HW_Driver_DI_AI_Read+0x210>
	} else {
		I_abs = I_Instant;
 80010a0:	4b2e      	ldr	r3, [pc, #184]	; (800115c <HW_Driver_DI_AI_Read+0x2c4>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a2e      	ldr	r2, [pc, #184]	; (8001160 <HW_Driver_DI_AI_Read+0x2c8>)
 80010a6:	6013      	str	r3, [r2, #0]
	}

	U_Instant = ((float)U_mean - U_ADC_ref) * U_ADC_koef;
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <HW_Driver_DI_AI_Read+0x2cc>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	ee07 3a90 	vmov	s15, r3
 80010b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010b4:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <HW_Driver_DI_AI_Read+0x2d0>)
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010be:	4b2b      	ldr	r3, [pc, #172]	; (800116c <HW_Driver_DI_AI_Read+0x2d4>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c8:	4b29      	ldr	r3, [pc, #164]	; (8001170 <HW_Driver_DI_AI_Read+0x2d8>)
 80010ca:	edc3 7a00 	vstr	s15, [r3]
	calc_os_u = U_Instant - R_KABEL*I_abs;
 80010ce:	4b28      	ldr	r3, [pc, #160]	; (8001170 <HW_Driver_DI_AI_Read+0x2d8>)
 80010d0:	ed93 7a00 	vldr	s14, [r3]
 80010d4:	4b22      	ldr	r3, [pc, #136]	; (8001160 <HW_Driver_DI_AI_Read+0x2c8>)
 80010d6:	edd3 7a00 	vldr	s15, [r3]
 80010da:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80010de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010e6:	4b23      	ldr	r3, [pc, #140]	; (8001174 <HW_Driver_DI_AI_Read+0x2dc>)
 80010e8:	edc3 7a00 	vstr	s15, [r3]

}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40020000 	.word	0x40020000
 80010f4:	20000044 	.word	0x20000044
 80010f8:	40020800 	.word	0x40020800
 80010fc:	20000045 	.word	0x20000045
 8001100:	20000046 	.word	0x20000046
 8001104:	40020400 	.word	0x40020400
 8001108:	20000047 	.word	0x20000047
 800110c:	20000048 	.word	0x20000048
 8001110:	20000049 	.word	0x20000049
 8001114:	2000004a 	.word	0x2000004a
 8001118:	2000004b 	.word	0x2000004b
 800111c:	2000004c 	.word	0x2000004c
 8001120:	2000004d 	.word	0x2000004d
 8001124:	2000004e 	.word	0x2000004e
 8001128:	2000004f 	.word	0x2000004f
 800112c:	20000050 	.word	0x20000050
 8001130:	20000051 	.word	0x20000051
 8001134:	20000052 	.word	0x20000052
 8001138:	20000053 	.word	0x20000053
 800113c:	20000054 	.word	0x20000054
 8001140:	20000068 	.word	0x20000068
 8001144:	20000060 	.word	0x20000060
 8001148:	20000062 	.word	0x20000062
 800114c:	20000064 	.word	0x20000064
 8001150:	200000ec 	.word	0x200000ec
 8001154:	20000004 	.word	0x20000004
 8001158:	20000008 	.word	0x20000008
 800115c:	200000e4 	.word	0x200000e4
 8001160:	200000e8 	.word	0x200000e8
 8001164:	20000078 	.word	0x20000078
 8001168:	20000074 	.word	0x20000074
 800116c:	20000000 	.word	0x20000000
 8001170:	20000070 	.word	0x20000070
 8001174:	20000404 	.word	0x20000404

08001178 <HW_Driver_DO_PWM_Out>:

void HW_Driver_DO_PWM_Out() {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(DO_1_GPIO_Port, DO_1_Pin, DO_1_State);
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HW_Driver_DO_PWM_Out+0x44>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	2140      	movs	r1, #64	; 0x40
 8001184:	480e      	ldr	r0, [pc, #56]	; (80011c0 <HW_Driver_DO_PWM_Out+0x48>)
 8001186:	f004 fb6b 	bl	8005860 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DO_2_GPIO_Port, DO_2_Pin, DO_2_State);
 800118a:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <HW_Driver_DO_PWM_Out+0x4c>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	2180      	movs	r1, #128	; 0x80
 8001192:	480b      	ldr	r0, [pc, #44]	; (80011c0 <HW_Driver_DO_PWM_Out+0x48>)
 8001194:	f004 fb64 	bl	8005860 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_PWM_GPIO_Port, EN_PWM_Pin, EN_PWM_State);
 8001198:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <HW_Driver_DO_PWM_Out+0x50>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a2:	4807      	ldr	r0, [pc, #28]	; (80011c0 <HW_Driver_DO_PWM_Out+0x48>)
 80011a4:	f004 fb5c 	bl	8005860 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, LED_1_State);
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <HW_Driver_DO_PWM_Out+0x54>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b2:	4803      	ldr	r0, [pc, #12]	; (80011c0 <HW_Driver_DO_PWM_Out+0x48>)
 80011b4:	f004 fb54 	bl	8005860 <HAL_GPIO_WritePin>


}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000056 	.word	0x20000056
 80011c0:	40020400 	.word	0x40020400
 80011c4:	20000057 	.word	0x20000057
 80011c8:	20000058 	.word	0x20000058
 80011cc:	20000059 	.word	0x20000059

080011d0 <MEAN_Signal>:
// Out - среднее знанчение
// S - входное число
// Ss - вся сумма
// S_buf - буффер
// N -  размер буффера
void MEAN_Signal(uint32_t *Out, uint16_t *S, uint32_t *Ss, uint16_t *S_buf, uint16_t N) {
 80011d0:	b480      	push	{r7}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
 80011dc:	603b      	str	r3, [r7, #0]

	*Ss -= S_buf[0];
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	8812      	ldrh	r2, [r2, #0]
 80011e6:	1a9a      	subs	r2, r3, r2
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N - 1; i++) {
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	e00d      	b.n	800120e <MEAN_Signal+0x3e>
		S_buf[i] = S_buf[i + 1];
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	3301      	adds	r3, #1
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	441a      	add	r2, r3
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	440b      	add	r3, r1
 8001204:	8812      	ldrh	r2, [r2, #0]
 8001206:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < N - 1; i++) {
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3301      	adds	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	8c3b      	ldrh	r3, [r7, #32]
 8001210:	3b01      	subs	r3, #1
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	429a      	cmp	r2, r3
 8001216:	dbec      	blt.n	80011f2 <MEAN_Signal+0x22>
	}
	S_buf[N - 1] = *S;
 8001218:	8c3b      	ldrh	r3, [r7, #32]
 800121a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800121e:	3b01      	subs	r3, #1
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	4413      	add	r3, r2
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	8812      	ldrh	r2, [r2, #0]
 800122a:	801a      	strh	r2, [r3, #0]

	*Ss += S_buf[N - 1];
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	8c3b      	ldrh	r3, [r7, #32]
 8001232:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001236:	3b01      	subs	r3, #1
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	6839      	ldr	r1, [r7, #0]
 800123c:	440b      	add	r3, r1
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	441a      	add	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	601a      	str	r2, [r3, #0]
	*Out = *Ss / N;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	8c3b      	ldrh	r3, [r7, #32]
 800124c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	601a      	str	r2, [r3, #0]
}
 8001254:	bf00      	nop
 8001256:	371c      	adds	r7, #28
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <ModbusRTU_UART_Init>:
unsigned char END_FRAME;
unsigned short CRC_modbus;

const unsigned short Crc16Table[256];

void ModbusRTU_UART_Init() {
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	MX_UART5_Init(); // поставить нужный
 8001264:	f003 f85a 	bl	800431c <MX_UART5_Init>
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}

0800126c <ModbusRTU_Init>:

void ModbusRTU_Init() {
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	ModbusRTU_Init_AO();
 8001270:	f001 fe70 	bl	8002f54 <ModbusRTU_Init_AO>
	ModbusRTU_Init_AI();
 8001274:	f001 fe98 	bl	8002fa8 <ModbusRTU_Init_AI>
	ModbusRTU_UART_Init();
 8001278:	f7ff fff2 	bl	8001260 <ModbusRTU_UART_Init>
	MODBUS_FAULT = 0;
 800127c:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <ModbusRTU_Init+0x44>)
 800127e:	2200      	movs	r2, #0
 8001280:	801a      	strh	r2, [r3, #0]
	UART_ERR = 0;
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <ModbusRTU_Init+0x48>)
 8001284:	2200      	movs	r2, #0
 8001286:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(UART_DIR_PORT, UART_DIR_PIN, 0);
 8001288:	2200      	movs	r2, #0
 800128a:	2108      	movs	r1, #8
 800128c:	480a      	ldr	r0, [pc, #40]	; (80012b8 <ModbusRTU_Init+0x4c>)
 800128e:	f004 fae7 	bl	8005860 <HAL_GPIO_WritePin>
	__HAL_UART_ENABLE_IT(&UART_MODBUS, UART_IT_IDLE);
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <ModbusRTU_Init+0x50>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68da      	ldr	r2, [r3, #12]
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <ModbusRTU_Init+0x50>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f042 0210 	orr.w	r2, r2, #16
 80012a0:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 80012a2:	2264      	movs	r2, #100	; 0x64
 80012a4:	4906      	ldr	r1, [pc, #24]	; (80012c0 <ModbusRTU_Init+0x54>)
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <ModbusRTU_Init+0x50>)
 80012a8:	f006 fa9c 	bl	80077e4 <HAL_UART_Receive_IT>
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200002a2 	.word	0x200002a2
 80012b4:	200002a0 	.word	0x200002a0
 80012b8:	40020400 	.word	0x40020400
 80012bc:	200006ac 	.word	0x200006ac
 80012c0:	200001d4 	.word	0x200001d4

080012c4 <ModbusRTU_Handler>:
	__HAL_UART_DISABLE_IT(&UART_MODBUS, UART_IT_IDLE);
	HAL_UART_AbortReceive_IT(&UART_MODBUS);

}

void ModbusRTU_Handler() {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
	if (RESET != __HAL_UART_GET_FLAG(&UART_MODBUS, UART_FLAG_IDLE)) {
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <ModbusRTU_Handler+0x5c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0310 	and.w	r3, r3, #16
 80012d4:	2b10      	cmp	r3, #16
 80012d6:	d11e      	bne.n	8001316 <ModbusRTU_Handler+0x52>
		__HAL_UART_DISABLE_IT(&UART_MODBUS, UART_IT_IDLE);
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <ModbusRTU_Handler+0x5c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68da      	ldr	r2, [r3, #12]
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <ModbusRTU_Handler+0x5c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f022 0210 	bic.w	r2, r2, #16
 80012e6:	60da      	str	r2, [r3, #12]
		__HAL_UART_CLEAR_IDLEFLAG(&UART_MODBUS); //Clear idle interrupt sign (otherwise it will continue to enter interrupt)
 80012e8:	2300      	movs	r3, #0
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <ModbusRTU_Handler+0x5c>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <ModbusRTU_Handler+0x5c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
		ModbusRTU_Receive();
 80012fe:	f000 f811 	bl	8001324 <ModbusRTU_Receive>
		ModbusRTU_Transmit();
 8001302:	f000 fbb1 	bl	8001a68 <ModbusRTU_Transmit>
		__HAL_UART_ENABLE_IT(&UART_MODBUS, UART_IT_IDLE);
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <ModbusRTU_Handler+0x5c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <ModbusRTU_Handler+0x5c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 0210 	orr.w	r2, r2, #16
 8001314:	60da      	str	r2, [r3, #12]

	}
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200006ac 	.word	0x200006ac

08001324 <ModbusRTU_Receive>:

void ModbusRTU_Receive(){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0

	Num_Data_RX = Num_Data_buf - UART_MODBUS.RxXferCount;
 800132a:	4b76      	ldr	r3, [pc, #472]	; (8001504 <ModbusRTU_Receive+0x1e0>)
 800132c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800132e:	b29b      	uxth	r3, r3
 8001330:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8001334:	b29a      	uxth	r2, r3
 8001336:	4b74      	ldr	r3, [pc, #464]	; (8001508 <ModbusRTU_Receive+0x1e4>)
 8001338:	801a      	strh	r2, [r3, #0]
	CRC_modbus = CRC16(buff_rx, Num_Data_RX);
 800133a:	4b73      	ldr	r3, [pc, #460]	; (8001508 <ModbusRTU_Receive+0x1e4>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	4872      	ldr	r0, [pc, #456]	; (800150c <ModbusRTU_Receive+0x1e8>)
 8001342:	f000 fc01 	bl	8001b48 <CRC16>
 8001346:	4603      	mov	r3, r0
 8001348:	461a      	mov	r2, r3
 800134a:	4b71      	ldr	r3, [pc, #452]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 800134c:	801a      	strh	r2, [r3, #0]
	HAL_UART_AbortReceive_IT(&UART_MODBUS);
 800134e:	486d      	ldr	r0, [pc, #436]	; (8001504 <ModbusRTU_Receive+0x1e0>)
 8001350:	f006 fa78 	bl	8007844 <HAL_UART_AbortReceive_IT>

	if (CRC_modbus == 0) {
 8001354:	4b6e      	ldr	r3, [pc, #440]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	f040 836c 	bne.w	8001a36 <ModbusRTU_Receive+0x712>

		// Считываем ИД и функциональную команду
		ID = buff_rx[0];
 800135e:	4b6b      	ldr	r3, [pc, #428]	; (800150c <ModbusRTU_Receive+0x1e8>)
 8001360:	781a      	ldrb	r2, [r3, #0]
 8001362:	4b6c      	ldr	r3, [pc, #432]	; (8001514 <ModbusRTU_Receive+0x1f0>)
 8001364:	701a      	strb	r2, [r3, #0]
		FK = buff_rx[1];
 8001366:	4b69      	ldr	r3, [pc, #420]	; (800150c <ModbusRTU_Receive+0x1e8>)
 8001368:	785a      	ldrb	r2, [r3, #1]
 800136a:	4b6b      	ldr	r3, [pc, #428]	; (8001518 <ModbusRTU_Receive+0x1f4>)
 800136c:	701a      	strb	r2, [r3, #0]

		if (ID == ID_Device) // Проверяем ИД, если не совпал чистим буфер
 800136e:	4b69      	ldr	r3, [pc, #420]	; (8001514 <ModbusRTU_Receive+0x1f0>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b29a      	uxth	r2, r3
 8001374:	4b69      	ldr	r3, [pc, #420]	; (800151c <ModbusRTU_Receive+0x1f8>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	f040 8356 	bne.w	8001a2a <ModbusRTU_Receive+0x706>
		{

			ADR = buff_rx[2]; // Выделяем адрес первой переменной
 800137e:	4b63      	ldr	r3, [pc, #396]	; (800150c <ModbusRTU_Receive+0x1e8>)
 8001380:	789b      	ldrb	r3, [r3, #2]
 8001382:	b29a      	uxth	r2, r3
 8001384:	4b66      	ldr	r3, [pc, #408]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 8001386:	801a      	strh	r2, [r3, #0]
			ADR = ADR << 8;
 8001388:	4b65      	ldr	r3, [pc, #404]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b63      	ldr	r3, [pc, #396]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 8001392:	801a      	strh	r2, [r3, #0]
			ADR = ADR | buff_rx[3];
 8001394:	4b5d      	ldr	r3, [pc, #372]	; (800150c <ModbusRTU_Receive+0x1e8>)
 8001396:	78db      	ldrb	r3, [r3, #3]
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b61      	ldr	r3, [pc, #388]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	4313      	orrs	r3, r2
 80013a0:	b29a      	uxth	r2, r3
 80013a2:	4b5f      	ldr	r3, [pc, #380]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 80013a4:	801a      	strh	r2, [r3, #0]

			NUM_REG = buff_rx[4]; // Выделяем количество адресов, так же данные для ФК 5 и 6
 80013a6:	4b59      	ldr	r3, [pc, #356]	; (800150c <ModbusRTU_Receive+0x1e8>)
 80013a8:	791b      	ldrb	r3, [r3, #4]
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b5d      	ldr	r3, [pc, #372]	; (8001524 <ModbusRTU_Receive+0x200>)
 80013ae:	801a      	strh	r2, [r3, #0]
			NUM_REG = NUM_REG << 8;
 80013b0:	4b5c      	ldr	r3, [pc, #368]	; (8001524 <ModbusRTU_Receive+0x200>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	4b5a      	ldr	r3, [pc, #360]	; (8001524 <ModbusRTU_Receive+0x200>)
 80013ba:	801a      	strh	r2, [r3, #0]
			NUM_REG = NUM_REG | buff_rx[5];
 80013bc:	4b53      	ldr	r3, [pc, #332]	; (800150c <ModbusRTU_Receive+0x1e8>)
 80013be:	795b      	ldrb	r3, [r3, #5]
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	4b58      	ldr	r3, [pc, #352]	; (8001524 <ModbusRTU_Receive+0x200>)
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	4b56      	ldr	r3, [pc, #344]	; (8001524 <ModbusRTU_Receive+0x200>)
 80013cc:	801a      	strh	r2, [r3, #0]

			switch (FK) {
 80013ce:	4b52      	ldr	r3, [pc, #328]	; (8001518 <ModbusRTU_Receive+0x1f4>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	2b0f      	cmp	r3, #15
 80013d6:	f200 8334 	bhi.w	8001a42 <ModbusRTU_Receive+0x71e>
 80013da:	a201      	add	r2, pc, #4	; (adr r2, 80013e0 <ModbusRTU_Receive+0xbc>)
 80013dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e0:	08001421 	.word	0x08001421
 80013e4:	0800146f 	.word	0x0800146f
 80013e8:	080014bd 	.word	0x080014bd
 80013ec:	0800161f 	.word	0x0800161f
 80013f0:	08001779 	.word	0x08001779
 80013f4:	080017c7 	.word	0x080017c7
 80013f8:	08001a43 	.word	0x08001a43
 80013fc:	08001a43 	.word	0x08001a43
 8001400:	08001a43 	.word	0x08001a43
 8001404:	08001a43 	.word	0x08001a43
 8001408:	08001a43 	.word	0x08001a43
 800140c:	08001a43 	.word	0x08001a43
 8001410:	08001a43 	.word	0x08001a43
 8001414:	08001a43 	.word	0x08001a43
 8001418:	08001877 	.word	0x08001877
 800141c:	080018c5 	.word	0x080018c5
			case 1:
				buff_tx[0] = ID_Device;
 8001420:	4b3e      	ldr	r3, [pc, #248]	; (800151c <ModbusRTU_Receive+0x1f8>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b40      	ldr	r3, [pc, #256]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001428:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 800142a:	4b3b      	ldr	r3, [pc, #236]	; (8001518 <ModbusRTU_Receive+0x1f4>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b3c      	ldr	r3, [pc, #240]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001436:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001438:	4b3b      	ldr	r3, [pc, #236]	; (8001528 <ModbusRTU_Receive+0x204>)
 800143a:	2202      	movs	r2, #2
 800143c:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 800143e:	2103      	movs	r1, #3
 8001440:	4839      	ldr	r0, [pc, #228]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001442:	f000 fb81 	bl	8001b48 <CRC16>
 8001446:	4603      	mov	r3, r0
 8001448:	461a      	mov	r2, r3
 800144a:	4b31      	ldr	r3, [pc, #196]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 800144c:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 800144e:	4b30      	ldr	r3, [pc, #192]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b34      	ldr	r3, [pc, #208]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001456:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	b29b      	uxth	r3, r3
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4b31      	ldr	r3, [pc, #196]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001464:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 8001466:	4b31      	ldr	r3, [pc, #196]	; (800152c <ModbusRTU_Receive+0x208>)
 8001468:	2205      	movs	r2, #5
 800146a:	801a      	strh	r2, [r3, #0]
				break;
 800146c:	e2ea      	b.n	8001a44 <ModbusRTU_Receive+0x720>
			case 2:
				buff_tx[0] = ID_Device;
 800146e:	4b2b      	ldr	r3, [pc, #172]	; (800151c <ModbusRTU_Receive+0x1f8>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	4b2c      	ldr	r3, [pc, #176]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001476:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001478:	4b27      	ldr	r3, [pc, #156]	; (8001518 <ModbusRTU_Receive+0x1f4>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4b29      	ldr	r3, [pc, #164]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001484:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001486:	4b28      	ldr	r3, [pc, #160]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001488:	2202      	movs	r2, #2
 800148a:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 800148c:	2103      	movs	r1, #3
 800148e:	4826      	ldr	r0, [pc, #152]	; (8001528 <ModbusRTU_Receive+0x204>)
 8001490:	f000 fb5a 	bl	8001b48 <CRC16>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 800149a:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 800149c:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	4b21      	ldr	r3, [pc, #132]	; (8001528 <ModbusRTU_Receive+0x204>)
 80014a4:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	; (8001510 <ModbusRTU_Receive+0x1ec>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	0a1b      	lsrs	r3, r3, #8
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b1d      	ldr	r3, [pc, #116]	; (8001528 <ModbusRTU_Receive+0x204>)
 80014b2:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80014b4:	4b1d      	ldr	r3, [pc, #116]	; (800152c <ModbusRTU_Receive+0x208>)
 80014b6:	2205      	movs	r2, #5
 80014b8:	801a      	strh	r2, [r3, #0]
				break;
 80014ba:	e2c3      	b.n	8001a44 <ModbusRTU_Receive+0x720>
			case 3:
				if ((ADR <= ADR_MAX_AO) && (ADR + NUM_REG <= ADR_MAX_AO)
 80014bc:	4b18      	ldr	r3, [pc, #96]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 80014be:	881b      	ldrh	r3, [r3, #0]
 80014c0:	2b0a      	cmp	r3, #10
 80014c2:	f200 8085 	bhi.w	80015d0 <ModbusRTU_Receive+0x2ac>
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <ModbusRTU_Receive+0x1fc>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <ModbusRTU_Receive+0x200>)
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	4413      	add	r3, r2
 80014d2:	2b0a      	cmp	r3, #10
 80014d4:	dc7c      	bgt.n	80015d0 <ModbusRTU_Receive+0x2ac>
						&& (NUM_REG > 0)) {
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <ModbusRTU_Receive+0x200>)
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d078      	beq.n	80015d0 <ModbusRTU_Receive+0x2ac>
					buff_tx[0] = ID_Device;
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <ModbusRTU_Receive+0x1f8>)
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <ModbusRTU_Receive+0x204>)
 80014e6:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 80014e8:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <ModbusRTU_Receive+0x1f4>)
 80014ea:	781a      	ldrb	r2, [r3, #0]
 80014ec:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <ModbusRTU_Receive+0x204>)
 80014ee:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2 * NUM_REG;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <ModbusRTU_Receive+0x200>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <ModbusRTU_Receive+0x204>)
 80014fc:	709a      	strb	r2, [r3, #2]
					for (int i = 0; i < NUM_REG; i++) {
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	e038      	b.n	8001576 <ModbusRTU_Receive+0x252>
 8001504:	200006ac 	.word	0x200006ac
 8001508:	2000029c 	.word	0x2000029c
 800150c:	200001d4 	.word	0x200001d4
 8001510:	200002aa 	.word	0x200002aa
 8001514:	200002a4 	.word	0x200002a4
 8001518:	200002a5 	.word	0x200002a5
 800151c:	2000000c 	.word	0x2000000c
 8001520:	200002a6 	.word	0x200002a6
 8001524:	200002a8 	.word	0x200002a8
 8001528:	20000238 	.word	0x20000238
 800152c:	2000029e 	.word	0x2000029e
						buff_tx[3 + 2 * i] = *DATA_AO[ADR + i] >> 8;
 8001530:	4b88      	ldr	r3, [pc, #544]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4413      	add	r3, r2
 800153a:	4a87      	ldr	r2, [pc, #540]	; (8001758 <ModbusRTU_Receive+0x434>)
 800153c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	0a1b      	lsrs	r3, r3, #8
 8001544:	b29a      	uxth	r2, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	3303      	adds	r3, #3
 800154c:	b2d1      	uxtb	r1, r2
 800154e:	4a83      	ldr	r2, [pc, #524]	; (800175c <ModbusRTU_Receive+0x438>)
 8001550:	54d1      	strb	r1, [r2, r3]
						buff_tx[4 + 2 * i] = *DATA_AO[ADR + i] & 0x00ff;
 8001552:	4b80      	ldr	r3, [pc, #512]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	4a7e      	ldr	r2, [pc, #504]	; (8001758 <ModbusRTU_Receive+0x434>)
 800155e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001562:	881a      	ldrh	r2, [r3, #0]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	3302      	adds	r3, #2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	b2d1      	uxtb	r1, r2
 800156c:	4a7b      	ldr	r2, [pc, #492]	; (800175c <ModbusRTU_Receive+0x438>)
 800156e:	54d1      	strb	r1, [r2, r3]
					for (int i = 0; i < NUM_REG; i++) {
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	3301      	adds	r3, #1
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b7a      	ldr	r3, [pc, #488]	; (8001760 <ModbusRTU_Receive+0x43c>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	461a      	mov	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4293      	cmp	r3, r2
 8001580:	dbd6      	blt.n	8001530 <ModbusRTU_Receive+0x20c>
					}
					CRC_modbus = CRC16(buff_tx, 3 + buff_tx[2]);
 8001582:	4b76      	ldr	r3, [pc, #472]	; (800175c <ModbusRTU_Receive+0x438>)
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	b29b      	uxth	r3, r3
 8001588:	3303      	adds	r3, #3
 800158a:	b29b      	uxth	r3, r3
 800158c:	4619      	mov	r1, r3
 800158e:	4873      	ldr	r0, [pc, #460]	; (800175c <ModbusRTU_Receive+0x438>)
 8001590:	f000 fada 	bl	8001b48 <CRC16>
 8001594:	4603      	mov	r3, r0
 8001596:	461a      	mov	r2, r3
 8001598:	4b72      	ldr	r3, [pc, #456]	; (8001764 <ModbusRTU_Receive+0x440>)
 800159a:	801a      	strh	r2, [r3, #0]
					buff_tx[3 + buff_tx[2]] = CRC_modbus & 0x00ff;
 800159c:	4b71      	ldr	r3, [pc, #452]	; (8001764 <ModbusRTU_Receive+0x440>)
 800159e:	881a      	ldrh	r2, [r3, #0]
 80015a0:	4b6e      	ldr	r3, [pc, #440]	; (800175c <ModbusRTU_Receive+0x438>)
 80015a2:	789b      	ldrb	r3, [r3, #2]
 80015a4:	3303      	adds	r3, #3
 80015a6:	b2d1      	uxtb	r1, r2
 80015a8:	4a6c      	ldr	r2, [pc, #432]	; (800175c <ModbusRTU_Receive+0x438>)
 80015aa:	54d1      	strb	r1, [r2, r3]
					buff_tx[4 + buff_tx[2]] = CRC_modbus >> 8;
 80015ac:	4b6d      	ldr	r3, [pc, #436]	; (8001764 <ModbusRTU_Receive+0x440>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	0a1b      	lsrs	r3, r3, #8
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	4b69      	ldr	r3, [pc, #420]	; (800175c <ModbusRTU_Receive+0x438>)
 80015b6:	789b      	ldrb	r3, [r3, #2]
 80015b8:	3304      	adds	r3, #4
 80015ba:	b2d1      	uxtb	r1, r2
 80015bc:	4a67      	ldr	r2, [pc, #412]	; (800175c <ModbusRTU_Receive+0x438>)
 80015be:	54d1      	strb	r1, [r2, r3]
					Num_Data_TX = 5 + buff_tx[2];
 80015c0:	4b66      	ldr	r3, [pc, #408]	; (800175c <ModbusRTU_Receive+0x438>)
 80015c2:	789b      	ldrb	r3, [r3, #2]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	3305      	adds	r3, #5
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b67      	ldr	r3, [pc, #412]	; (8001768 <ModbusRTU_Receive+0x444>)
 80015cc:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}

				break;
 80015ce:	e239      	b.n	8001a44 <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 80015d0:	4b66      	ldr	r3, [pc, #408]	; (800176c <ModbusRTU_Receive+0x448>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	4b61      	ldr	r3, [pc, #388]	; (800175c <ModbusRTU_Receive+0x438>)
 80015d8:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 80015da:	4b65      	ldr	r3, [pc, #404]	; (8001770 <ModbusRTU_Receive+0x44c>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	4b5d      	ldr	r3, [pc, #372]	; (800175c <ModbusRTU_Receive+0x438>)
 80015e6:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 80015e8:	4b5c      	ldr	r3, [pc, #368]	; (800175c <ModbusRTU_Receive+0x438>)
 80015ea:	2202      	movs	r2, #2
 80015ec:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 80015ee:	2103      	movs	r1, #3
 80015f0:	485a      	ldr	r0, [pc, #360]	; (800175c <ModbusRTU_Receive+0x438>)
 80015f2:	f000 faa9 	bl	8001b48 <CRC16>
 80015f6:	4603      	mov	r3, r0
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b5a      	ldr	r3, [pc, #360]	; (8001764 <ModbusRTU_Receive+0x440>)
 80015fc:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 80015fe:	4b59      	ldr	r3, [pc, #356]	; (8001764 <ModbusRTU_Receive+0x440>)
 8001600:	881b      	ldrh	r3, [r3, #0]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b55      	ldr	r3, [pc, #340]	; (800175c <ModbusRTU_Receive+0x438>)
 8001606:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001608:	4b56      	ldr	r3, [pc, #344]	; (8001764 <ModbusRTU_Receive+0x440>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	b29b      	uxth	r3, r3
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b52      	ldr	r3, [pc, #328]	; (800175c <ModbusRTU_Receive+0x438>)
 8001614:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 8001616:	4b54      	ldr	r3, [pc, #336]	; (8001768 <ModbusRTU_Receive+0x444>)
 8001618:	2205      	movs	r2, #5
 800161a:	801a      	strh	r2, [r3, #0]
				break;
 800161c:	e212      	b.n	8001a44 <ModbusRTU_Receive+0x720>
			case 4:
				if ((ADR <= ADR_MAX_AI) && (ADR + NUM_REG <= ADR_MAX_AI)
 800161e:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	2b0a      	cmp	r3, #10
 8001624:	d86e      	bhi.n	8001704 <ModbusRTU_Receive+0x3e0>
 8001626:	4b4b      	ldr	r3, [pc, #300]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	4b4c      	ldr	r3, [pc, #304]	; (8001760 <ModbusRTU_Receive+0x43c>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	4413      	add	r3, r2
 8001632:	2b0a      	cmp	r3, #10
 8001634:	dc66      	bgt.n	8001704 <ModbusRTU_Receive+0x3e0>
						&& (NUM_REG > 0)) {
 8001636:	4b4a      	ldr	r3, [pc, #296]	; (8001760 <ModbusRTU_Receive+0x43c>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d062      	beq.n	8001704 <ModbusRTU_Receive+0x3e0>
					buff_tx[0] = ID_Device;
 800163e:	4b4b      	ldr	r3, [pc, #300]	; (800176c <ModbusRTU_Receive+0x448>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	b2da      	uxtb	r2, r3
 8001644:	4b45      	ldr	r3, [pc, #276]	; (800175c <ModbusRTU_Receive+0x438>)
 8001646:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 8001648:	4b49      	ldr	r3, [pc, #292]	; (8001770 <ModbusRTU_Receive+0x44c>)
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	4b43      	ldr	r3, [pc, #268]	; (800175c <ModbusRTU_Receive+0x438>)
 800164e:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2 * NUM_REG;
 8001650:	4b43      	ldr	r3, [pc, #268]	; (8001760 <ModbusRTU_Receive+0x43c>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b40      	ldr	r3, [pc, #256]	; (800175c <ModbusRTU_Receive+0x438>)
 800165c:	709a      	strb	r2, [r3, #2]
					for (int i = 0; i < NUM_REG; i++) {
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	e022      	b.n	80016aa <ModbusRTU_Receive+0x386>
						buff_tx[3 + 2 * i] = *DATA_AI[ADR + i] >> 8;
 8001664:	4b3b      	ldr	r3, [pc, #236]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	4413      	add	r3, r2
 800166e:	4a41      	ldr	r2, [pc, #260]	; (8001774 <ModbusRTU_Receive+0x450>)
 8001670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	b29a      	uxth	r2, r3
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	3303      	adds	r3, #3
 8001680:	b2d1      	uxtb	r1, r2
 8001682:	4a36      	ldr	r2, [pc, #216]	; (800175c <ModbusRTU_Receive+0x438>)
 8001684:	54d1      	strb	r1, [r2, r3]
						buff_tx[4 + 2 * i] = *DATA_AI[ADR + i] & 0x00ff;
 8001686:	4b33      	ldr	r3, [pc, #204]	; (8001754 <ModbusRTU_Receive+0x430>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	4413      	add	r3, r2
 8001690:	4a38      	ldr	r2, [pc, #224]	; (8001774 <ModbusRTU_Receive+0x450>)
 8001692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001696:	881a      	ldrh	r2, [r3, #0]
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	3302      	adds	r3, #2
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	b2d1      	uxtb	r1, r2
 80016a0:	4a2e      	ldr	r2, [pc, #184]	; (800175c <ModbusRTU_Receive+0x438>)
 80016a2:	54d1      	strb	r1, [r2, r3]
					for (int i = 0; i < NUM_REG; i++) {
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	3301      	adds	r3, #1
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <ModbusRTU_Receive+0x43c>)
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	4293      	cmp	r3, r2
 80016b4:	dbd6      	blt.n	8001664 <ModbusRTU_Receive+0x340>
					}
					CRC_modbus = CRC16(buff_tx, 3 + buff_tx[2]);
 80016b6:	4b29      	ldr	r3, [pc, #164]	; (800175c <ModbusRTU_Receive+0x438>)
 80016b8:	789b      	ldrb	r3, [r3, #2]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	3303      	adds	r3, #3
 80016be:	b29b      	uxth	r3, r3
 80016c0:	4619      	mov	r1, r3
 80016c2:	4826      	ldr	r0, [pc, #152]	; (800175c <ModbusRTU_Receive+0x438>)
 80016c4:	f000 fa40 	bl	8001b48 <CRC16>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b25      	ldr	r3, [pc, #148]	; (8001764 <ModbusRTU_Receive+0x440>)
 80016ce:	801a      	strh	r2, [r3, #0]
					buff_tx[3 + buff_tx[2]] = CRC_modbus & 0x00ff;
 80016d0:	4b24      	ldr	r3, [pc, #144]	; (8001764 <ModbusRTU_Receive+0x440>)
 80016d2:	881a      	ldrh	r2, [r3, #0]
 80016d4:	4b21      	ldr	r3, [pc, #132]	; (800175c <ModbusRTU_Receive+0x438>)
 80016d6:	789b      	ldrb	r3, [r3, #2]
 80016d8:	3303      	adds	r3, #3
 80016da:	b2d1      	uxtb	r1, r2
 80016dc:	4a1f      	ldr	r2, [pc, #124]	; (800175c <ModbusRTU_Receive+0x438>)
 80016de:	54d1      	strb	r1, [r2, r3]
					buff_tx[4 + buff_tx[2]] = CRC_modbus >> 8;
 80016e0:	4b20      	ldr	r3, [pc, #128]	; (8001764 <ModbusRTU_Receive+0x440>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	0a1b      	lsrs	r3, r3, #8
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	4b1c      	ldr	r3, [pc, #112]	; (800175c <ModbusRTU_Receive+0x438>)
 80016ea:	789b      	ldrb	r3, [r3, #2]
 80016ec:	3304      	adds	r3, #4
 80016ee:	b2d1      	uxtb	r1, r2
 80016f0:	4a1a      	ldr	r2, [pc, #104]	; (800175c <ModbusRTU_Receive+0x438>)
 80016f2:	54d1      	strb	r1, [r2, r3]
					Num_Data_TX = 5 + buff_tx[2];
 80016f4:	4b19      	ldr	r3, [pc, #100]	; (800175c <ModbusRTU_Receive+0x438>)
 80016f6:	789b      	ldrb	r3, [r3, #2]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	3305      	adds	r3, #5
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <ModbusRTU_Receive+0x444>)
 8001700:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 8001702:	e19f      	b.n	8001a44 <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <ModbusRTU_Receive+0x448>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4b14      	ldr	r3, [pc, #80]	; (800175c <ModbusRTU_Receive+0x438>)
 800170c:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <ModbusRTU_Receive+0x44c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001716:	b2da      	uxtb	r2, r3
 8001718:	4b10      	ldr	r3, [pc, #64]	; (800175c <ModbusRTU_Receive+0x438>)
 800171a:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <ModbusRTU_Receive+0x438>)
 800171e:	2202      	movs	r2, #2
 8001720:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 8001722:	2103      	movs	r1, #3
 8001724:	480d      	ldr	r0, [pc, #52]	; (800175c <ModbusRTU_Receive+0x438>)
 8001726:	f000 fa0f 	bl	8001b48 <CRC16>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <ModbusRTU_Receive+0x440>)
 8001730:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <ModbusRTU_Receive+0x440>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	b2da      	uxtb	r2, r3
 8001738:	4b08      	ldr	r3, [pc, #32]	; (800175c <ModbusRTU_Receive+0x438>)
 800173a:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <ModbusRTU_Receive+0x440>)
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	b29b      	uxth	r3, r3
 8001744:	b2da      	uxtb	r2, r3
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <ModbusRTU_Receive+0x438>)
 8001748:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 800174a:	4b07      	ldr	r3, [pc, #28]	; (8001768 <ModbusRTU_Receive+0x444>)
 800174c:	2205      	movs	r2, #5
 800174e:	801a      	strh	r2, [r3, #0]
				break;
 8001750:	e178      	b.n	8001a44 <ModbusRTU_Receive+0x720>
 8001752:	bf00      	nop
 8001754:	200002a6 	.word	0x200002a6
 8001758:	2000015c 	.word	0x2000015c
 800175c:	20000238 	.word	0x20000238
 8001760:	200002a8 	.word	0x200002a8
 8001764:	200002aa 	.word	0x200002aa
 8001768:	2000029e 	.word	0x2000029e
 800176c:	2000000c 	.word	0x2000000c
 8001770:	200002a5 	.word	0x200002a5
 8001774:	20000184 	.word	0x20000184

			case 5:
				buff_tx[0] = ID_Device;
 8001778:	4b8f      	ldr	r3, [pc, #572]	; (80019b8 <ModbusRTU_Receive+0x694>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	b2da      	uxtb	r2, r3
 800177e:	4b8f      	ldr	r3, [pc, #572]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001780:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001782:	4b8f      	ldr	r3, [pc, #572]	; (80019c0 <ModbusRTU_Receive+0x69c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b8b      	ldr	r3, [pc, #556]	; (80019bc <ModbusRTU_Receive+0x698>)
 800178e:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 8001790:	4b8a      	ldr	r3, [pc, #552]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001792:	2202      	movs	r2, #2
 8001794:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 8001796:	2103      	movs	r1, #3
 8001798:	4888      	ldr	r0, [pc, #544]	; (80019bc <ModbusRTU_Receive+0x698>)
 800179a:	f000 f9d5 	bl	8001b48 <CRC16>
 800179e:	4603      	mov	r3, r0
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b88      	ldr	r3, [pc, #544]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80017a4:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 80017a6:	4b87      	ldr	r3, [pc, #540]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b83      	ldr	r3, [pc, #524]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017ae:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80017b0:	4b84      	ldr	r3, [pc, #528]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4b80      	ldr	r3, [pc, #512]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017bc:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80017be:	4b82      	ldr	r3, [pc, #520]	; (80019c8 <ModbusRTU_Receive+0x6a4>)
 80017c0:	2205      	movs	r2, #5
 80017c2:	801a      	strh	r2, [r3, #0]
				break;
 80017c4:	e13e      	b.n	8001a44 <ModbusRTU_Receive+0x720>

			case 6:
				if (ADR <= ADR_MAX_AO) {
 80017c6:	4b81      	ldr	r3, [pc, #516]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	2b0a      	cmp	r3, #10
 80017cc:	d82c      	bhi.n	8001828 <ModbusRTU_Receive+0x504>
					*DATA_AO[ADR] = NUM_REG;
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	4b7e      	ldr	r3, [pc, #504]	; (80019d0 <ModbusRTU_Receive+0x6ac>)
 80017d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017da:	4a7e      	ldr	r2, [pc, #504]	; (80019d4 <ModbusRTU_Receive+0x6b0>)
 80017dc:	8812      	ldrh	r2, [r2, #0]
 80017de:	801a      	strh	r2, [r3, #0]
					buff_tx[0] = buff_rx[0];
 80017e0:	4b7d      	ldr	r3, [pc, #500]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 80017e2:	781a      	ldrb	r2, [r3, #0]
 80017e4:	4b75      	ldr	r3, [pc, #468]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017e6:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = buff_rx[1];
 80017e8:	4b7b      	ldr	r3, [pc, #492]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 80017ea:	785a      	ldrb	r2, [r3, #1]
 80017ec:	4b73      	ldr	r3, [pc, #460]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017ee:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = buff_rx[2];
 80017f0:	4b79      	ldr	r3, [pc, #484]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 80017f2:	789a      	ldrb	r2, [r3, #2]
 80017f4:	4b71      	ldr	r3, [pc, #452]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017f6:	709a      	strb	r2, [r3, #2]
					buff_tx[3] = buff_rx[3];
 80017f8:	4b77      	ldr	r3, [pc, #476]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 80017fa:	78da      	ldrb	r2, [r3, #3]
 80017fc:	4b6f      	ldr	r3, [pc, #444]	; (80019bc <ModbusRTU_Receive+0x698>)
 80017fe:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = buff_rx[4];
 8001800:	4b75      	ldr	r3, [pc, #468]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001802:	791a      	ldrb	r2, [r3, #4]
 8001804:	4b6d      	ldr	r3, [pc, #436]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001806:	711a      	strb	r2, [r3, #4]
					buff_tx[5] = buff_rx[5];
 8001808:	4b73      	ldr	r3, [pc, #460]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 800180a:	795a      	ldrb	r2, [r3, #5]
 800180c:	4b6b      	ldr	r3, [pc, #428]	; (80019bc <ModbusRTU_Receive+0x698>)
 800180e:	715a      	strb	r2, [r3, #5]
					buff_tx[6] = buff_rx[6];
 8001810:	4b71      	ldr	r3, [pc, #452]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001812:	799a      	ldrb	r2, [r3, #6]
 8001814:	4b69      	ldr	r3, [pc, #420]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001816:	719a      	strb	r2, [r3, #6]
					buff_tx[7] = buff_rx[7];
 8001818:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 800181a:	79da      	ldrb	r2, [r3, #7]
 800181c:	4b67      	ldr	r3, [pc, #412]	; (80019bc <ModbusRTU_Receive+0x698>)
 800181e:	71da      	strb	r2, [r3, #7]
					Num_Data_TX = 8;
 8001820:	4b69      	ldr	r3, [pc, #420]	; (80019c8 <ModbusRTU_Receive+0x6a4>)
 8001822:	2208      	movs	r2, #8
 8001824:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 8001826:	e10d      	b.n	8001a44 <ModbusRTU_Receive+0x720>
					buff_tx[0] = ID_Device;
 8001828:	4b63      	ldr	r3, [pc, #396]	; (80019b8 <ModbusRTU_Receive+0x694>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b63      	ldr	r3, [pc, #396]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001830:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 8001832:	4b63      	ldr	r3, [pc, #396]	; (80019c0 <ModbusRTU_Receive+0x69c>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b5f      	ldr	r3, [pc, #380]	; (80019bc <ModbusRTU_Receive+0x698>)
 800183e:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 8001840:	4b5e      	ldr	r3, [pc, #376]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001842:	2202      	movs	r2, #2
 8001844:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 8001846:	2103      	movs	r1, #3
 8001848:	485c      	ldr	r0, [pc, #368]	; (80019bc <ModbusRTU_Receive+0x698>)
 800184a:	f000 f97d 	bl	8001b48 <CRC16>
 800184e:	4603      	mov	r3, r0
 8001850:	461a      	mov	r2, r3
 8001852:	4b5c      	ldr	r3, [pc, #368]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 8001854:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 8001856:	4b5b      	ldr	r3, [pc, #364]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	b2da      	uxtb	r2, r3
 800185c:	4b57      	ldr	r3, [pc, #348]	; (80019bc <ModbusRTU_Receive+0x698>)
 800185e:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001860:	4b58      	ldr	r3, [pc, #352]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 8001862:	881b      	ldrh	r3, [r3, #0]
 8001864:	0a1b      	lsrs	r3, r3, #8
 8001866:	b29b      	uxth	r3, r3
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4b54      	ldr	r3, [pc, #336]	; (80019bc <ModbusRTU_Receive+0x698>)
 800186c:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 800186e:	4b56      	ldr	r3, [pc, #344]	; (80019c8 <ModbusRTU_Receive+0x6a4>)
 8001870:	2205      	movs	r2, #5
 8001872:	801a      	strh	r2, [r3, #0]
				break;
 8001874:	e0e6      	b.n	8001a44 <ModbusRTU_Receive+0x720>

			case 15:
				buff_tx[0] = ID_Device;
 8001876:	4b50      	ldr	r3, [pc, #320]	; (80019b8 <ModbusRTU_Receive+0x694>)
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	b2da      	uxtb	r2, r3
 800187c:	4b4f      	ldr	r3, [pc, #316]	; (80019bc <ModbusRTU_Receive+0x698>)
 800187e:	701a      	strb	r2, [r3, #0]
				buff_tx[1] = FK | 0x80;
 8001880:	4b4f      	ldr	r3, [pc, #316]	; (80019c0 <ModbusRTU_Receive+0x69c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b4c      	ldr	r3, [pc, #304]	; (80019bc <ModbusRTU_Receive+0x698>)
 800188c:	705a      	strb	r2, [r3, #1]
				buff_tx[2] = 2;
 800188e:	4b4b      	ldr	r3, [pc, #300]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001890:	2202      	movs	r2, #2
 8001892:	709a      	strb	r2, [r3, #2]
				CRC_modbus = CRC16(buff_tx, 3);
 8001894:	2103      	movs	r1, #3
 8001896:	4849      	ldr	r0, [pc, #292]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001898:	f000 f956 	bl	8001b48 <CRC16>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	4b48      	ldr	r3, [pc, #288]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80018a2:	801a      	strh	r2, [r3, #0]
				buff_tx[3] = CRC_modbus & 0x00ff;
 80018a4:	4b47      	ldr	r3, [pc, #284]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4b44      	ldr	r3, [pc, #272]	; (80019bc <ModbusRTU_Receive+0x698>)
 80018ac:	70da      	strb	r2, [r3, #3]
				buff_tx[4] = CRC_modbus >> 8;
 80018ae:	4b45      	ldr	r3, [pc, #276]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	4b40      	ldr	r3, [pc, #256]	; (80019bc <ModbusRTU_Receive+0x698>)
 80018ba:	711a      	strb	r2, [r3, #4]
				Num_Data_TX = 5;
 80018bc:	4b42      	ldr	r3, [pc, #264]	; (80019c8 <ModbusRTU_Receive+0x6a4>)
 80018be:	2205      	movs	r2, #5
 80018c0:	801a      	strh	r2, [r3, #0]
				break;
 80018c2:	e0bf      	b.n	8001a44 <ModbusRTU_Receive+0x720>
			case 16:

				if ((ADR <= ADR_MAX_AO) && (ADR + NUM_REG <= ADR_MAX_AO)
 80018c4:	4b41      	ldr	r3, [pc, #260]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	2b0a      	cmp	r3, #10
 80018ca:	f200 8087 	bhi.w	80019dc <ModbusRTU_Receive+0x6b8>
 80018ce:	4b3f      	ldr	r3, [pc, #252]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b3f      	ldr	r3, [pc, #252]	; (80019d4 <ModbusRTU_Receive+0x6b0>)
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	4413      	add	r3, r2
 80018da:	2b0a      	cmp	r3, #10
 80018dc:	dc7e      	bgt.n	80019dc <ModbusRTU_Receive+0x6b8>
						&& (NUM_REG > 0)) {
 80018de:	4b3d      	ldr	r3, [pc, #244]	; (80019d4 <ModbusRTU_Receive+0x6b0>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d07a      	beq.n	80019dc <ModbusRTU_Receive+0x6b8>
					for (int i = 0; i < NUM_REG; i++) {
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	e02d      	b.n	8001948 <ModbusRTU_Receive+0x624>
						*DATA_AO[ADR + i] = buff_rx[7 + 2 * i] << 8;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	3307      	adds	r3, #7
 80018f2:	4a39      	ldr	r2, [pc, #228]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 80018f4:	5cd3      	ldrb	r3, [r2, r3]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	4b34      	ldr	r3, [pc, #208]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	4619      	mov	r1, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	440b      	add	r3, r1
 8001902:	4933      	ldr	r1, [pc, #204]	; (80019d0 <ModbusRTU_Receive+0x6ac>)
 8001904:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001908:	0212      	lsls	r2, r2, #8
 800190a:	b292      	uxth	r2, r2
 800190c:	801a      	strh	r2, [r3, #0]
						*DATA_AO[ADR + i] |= buff_rx[8 + 2 * i];
 800190e:	4b2f      	ldr	r3, [pc, #188]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	4a2d      	ldr	r2, [pc, #180]	; (80019d0 <ModbusRTU_Receive+0x6ac>)
 800191a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191e:	8819      	ldrh	r1, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3304      	adds	r3, #4
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4a2c      	ldr	r2, [pc, #176]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001928:	5cd3      	ldrb	r3, [r2, r3]
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b27      	ldr	r3, [pc, #156]	; (80019cc <ModbusRTU_Receive+0x6a8>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4403      	add	r3, r0
 8001936:	4826      	ldr	r0, [pc, #152]	; (80019d0 <ModbusRTU_Receive+0x6ac>)
 8001938:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800193c:	430a      	orrs	r2, r1
 800193e:	b292      	uxth	r2, r2
 8001940:	801a      	strh	r2, [r3, #0]
					for (int i = 0; i < NUM_REG; i++) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3301      	adds	r3, #1
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <ModbusRTU_Receive+0x6b0>)
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	461a      	mov	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4293      	cmp	r3, r2
 8001952:	dbcb      	blt.n	80018ec <ModbusRTU_Receive+0x5c8>
					}
					buff_tx[0] = ID_Device;
 8001954:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <ModbusRTU_Receive+0x694>)
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b18      	ldr	r3, [pc, #96]	; (80019bc <ModbusRTU_Receive+0x698>)
 800195c:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK;
 800195e:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <ModbusRTU_Receive+0x69c>)
 8001960:	781a      	ldrb	r2, [r3, #0]
 8001962:	4b16      	ldr	r3, [pc, #88]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001964:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = buff_rx[2];
 8001966:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001968:	789a      	ldrb	r2, [r3, #2]
 800196a:	4b14      	ldr	r3, [pc, #80]	; (80019bc <ModbusRTU_Receive+0x698>)
 800196c:	709a      	strb	r2, [r3, #2]
					buff_tx[3] = buff_rx[3];
 800196e:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001970:	78da      	ldrb	r2, [r3, #3]
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001974:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = buff_rx[4];
 8001976:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001978:	791a      	ldrb	r2, [r3, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <ModbusRTU_Receive+0x698>)
 800197c:	711a      	strb	r2, [r3, #4]
					buff_tx[5] = buff_rx[5];
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <ModbusRTU_Receive+0x6b4>)
 8001980:	795a      	ldrb	r2, [r3, #5]
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <ModbusRTU_Receive+0x698>)
 8001984:	715a      	strb	r2, [r3, #5]
					CRC_modbus = CRC16(buff_tx, 6);
 8001986:	2106      	movs	r1, #6
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <ModbusRTU_Receive+0x698>)
 800198a:	f000 f8dd 	bl	8001b48 <CRC16>
 800198e:	4603      	mov	r3, r0
 8001990:	461a      	mov	r2, r3
 8001992:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 8001994:	801a      	strh	r2, [r3, #0]
					buff_tx[6] = CRC_modbus & 0x00ff;
 8001996:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <ModbusRTU_Receive+0x698>)
 800199e:	719a      	strb	r2, [r3, #6]
					buff_tx[7] = CRC_modbus >> 8;
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <ModbusRTU_Receive+0x6a0>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	0a1b      	lsrs	r3, r3, #8
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	4b04      	ldr	r3, [pc, #16]	; (80019bc <ModbusRTU_Receive+0x698>)
 80019ac:	71da      	strb	r2, [r3, #7]
					Num_Data_TX = 8;
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <ModbusRTU_Receive+0x6a4>)
 80019b0:	2208      	movs	r2, #8
 80019b2:	801a      	strh	r2, [r3, #0]
					CRC_modbus = CRC16(buff_tx, 3);
					buff_tx[3] = CRC_modbus & 0x00ff;
					buff_tx[4] = CRC_modbus >> 8;
					Num_Data_TX = 5;
				}
				break;
 80019b4:	e046      	b.n	8001a44 <ModbusRTU_Receive+0x720>
 80019b6:	bf00      	nop
 80019b8:	2000000c 	.word	0x2000000c
 80019bc:	20000238 	.word	0x20000238
 80019c0:	200002a5 	.word	0x200002a5
 80019c4:	200002aa 	.word	0x200002aa
 80019c8:	2000029e 	.word	0x2000029e
 80019cc:	200002a6 	.word	0x200002a6
 80019d0:	2000015c 	.word	0x2000015c
 80019d4:	200002a8 	.word	0x200002a8
 80019d8:	200001d4 	.word	0x200001d4
					buff_tx[0] = ID_Device;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <ModbusRTU_Receive+0x728>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 80019e4:	701a      	strb	r2, [r3, #0]
					buff_tx[1] = FK | 0x80;
 80019e6:	4b1b      	ldr	r3, [pc, #108]	; (8001a54 <ModbusRTU_Receive+0x730>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 80019f2:	705a      	strb	r2, [r3, #1]
					buff_tx[2] = 2;
 80019f4:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 80019f6:	2202      	movs	r2, #2
 80019f8:	709a      	strb	r2, [r3, #2]
					CRC_modbus = CRC16(buff_tx, 3);
 80019fa:	2103      	movs	r1, #3
 80019fc:	4814      	ldr	r0, [pc, #80]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 80019fe:	f000 f8a3 	bl	8001b48 <CRC16>
 8001a02:	4603      	mov	r3, r0
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <ModbusRTU_Receive+0x734>)
 8001a08:	801a      	strh	r2, [r3, #0]
					buff_tx[3] = CRC_modbus & 0x00ff;
 8001a0a:	4b13      	ldr	r3, [pc, #76]	; (8001a58 <ModbusRTU_Receive+0x734>)
 8001a0c:	881b      	ldrh	r3, [r3, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 8001a12:	70da      	strb	r2, [r3, #3]
					buff_tx[4] = CRC_modbus >> 8;
 8001a14:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <ModbusRTU_Receive+0x734>)
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <ModbusRTU_Receive+0x72c>)
 8001a20:	711a      	strb	r2, [r3, #4]
					Num_Data_TX = 5;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <ModbusRTU_Receive+0x738>)
 8001a24:	2205      	movs	r2, #5
 8001a26:	801a      	strh	r2, [r3, #0]
				break;
 8001a28:	e00c      	b.n	8001a44 <ModbusRTU_Receive+0x720>
			default:

				break;
			}
		} else {
			HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 8001a2a:	2264      	movs	r2, #100	; 0x64
 8001a2c:	490c      	ldr	r1, [pc, #48]	; (8001a60 <ModbusRTU_Receive+0x73c>)
 8001a2e:	480d      	ldr	r0, [pc, #52]	; (8001a64 <ModbusRTU_Receive+0x740>)
 8001a30:	f005 fed8 	bl	80077e4 <HAL_UART_Receive_IT>
		}
	} else {
		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
		//HAL_UART_Receive_IT(&UART_MODBUS, buff_rx, Num_Data_buf);
	}
}
 8001a34:	e006      	b.n	8001a44 <ModbusRTU_Receive+0x720>
		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 8001a36:	2264      	movs	r2, #100	; 0x64
 8001a38:	4909      	ldr	r1, [pc, #36]	; (8001a60 <ModbusRTU_Receive+0x73c>)
 8001a3a:	480a      	ldr	r0, [pc, #40]	; (8001a64 <ModbusRTU_Receive+0x740>)
 8001a3c:	f005 fed2 	bl	80077e4 <HAL_UART_Receive_IT>
}
 8001a40:	e000      	b.n	8001a44 <ModbusRTU_Receive+0x720>
				break;
 8001a42:	bf00      	nop
}
 8001a44:	bf00      	nop
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	2000000c 	.word	0x2000000c
 8001a50:	20000238 	.word	0x20000238
 8001a54:	200002a5 	.word	0x200002a5
 8001a58:	200002aa 	.word	0x200002aa
 8001a5c:	2000029e 	.word	0x2000029e
 8001a60:	200001d4 	.word	0x200001d4
 8001a64:	200006ac 	.word	0x200006ac

08001a68 <ModbusRTU_Transmit>:

void ModbusRTU_Transmit() {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	if (Num_Data_TX > 0) {
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <ModbusRTU_Transmit+0x30>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00e      	beq.n	8001a92 <ModbusRTU_Transmit+0x2a>
		HAL_GPIO_WritePin(UART_DIR_PORT, UART_DIR_PIN, 1);
 8001a74:	2201      	movs	r2, #1
 8001a76:	2108      	movs	r1, #8
 8001a78:	4808      	ldr	r0, [pc, #32]	; (8001a9c <ModbusRTU_Transmit+0x34>)
 8001a7a:	f003 fef1 	bl	8005860 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
		HAL_UART_Transmit_IT(&UART_MODBUS, (uint8_t*) buff_tx, Num_Data_TX);
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <ModbusRTU_Transmit+0x30>)
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	461a      	mov	r2, r3
 8001a84:	4906      	ldr	r1, [pc, #24]	; (8001aa0 <ModbusRTU_Transmit+0x38>)
 8001a86:	4807      	ldr	r0, [pc, #28]	; (8001aa4 <ModbusRTU_Transmit+0x3c>)
 8001a88:	f005 fe67 	bl	800775a <HAL_UART_Transmit_IT>
		Num_Data_TX=0;
 8001a8c:	4b02      	ldr	r3, [pc, #8]	; (8001a98 <ModbusRTU_Transmit+0x30>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	801a      	strh	r2, [r3, #0]
		//HAL_UART_Transmit_IT(&UART_MODBUS, buff_tx, Num_Data_TX);

	}
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000029e 	.word	0x2000029e
 8001a9c:	40020400 	.word	0x40020400
 8001aa0:	20000238 	.word	0x20000238
 8001aa4:	200006ac 	.word	0x200006ac

08001aa8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <HAL_UART_RxCpltCallback+0x20>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d103      	bne.n	8001ac0 <HAL_UART_RxCpltCallback+0x18>
		ModbusRTU_Receive(); //что-то делаем
 8001ab8:	f7ff fc34 	bl	8001324 <ModbusRTU_Receive>
		ModbusRTU_Transmit();
 8001abc:	f7ff ffd4 	bl	8001a68 <ModbusRTU_Transmit>

	}
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	200006ac 	.word	0x200006ac

08001acc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	; (8001b00 <HAL_UART_TxCpltCallback+0x34>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d10c      	bne.n	8001af6 <HAL_UART_TxCpltCallback+0x2a>
		HAL_GPIO_WritePin(UART_DIR_PORT, UART_DIR_PIN, 0);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2108      	movs	r1, #8
 8001ae0:	4808      	ldr	r0, [pc, #32]	; (8001b04 <HAL_UART_TxCpltCallback+0x38>)
 8001ae2:	f003 febd 	bl	8005860 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
		Num_Data_TX = 0;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_UART_TxCpltCallback+0x3c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	801a      	strh	r2, [r3, #0]


		HAL_UART_Receive_IT(&UART_MODBUS, (uint8_t*) buff_rx, Num_Data_buf);
 8001aec:	2264      	movs	r2, #100	; 0x64
 8001aee:	4907      	ldr	r1, [pc, #28]	; (8001b0c <HAL_UART_TxCpltCallback+0x40>)
 8001af0:	4803      	ldr	r0, [pc, #12]	; (8001b00 <HAL_UART_TxCpltCallback+0x34>)
 8001af2:	f005 fe77 	bl	80077e4 <HAL_UART_Receive_IT>

		//HAL_UART_Receive_IT(&UART_MODBUS, buff_rx, Num_Data_buf);
	}
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200006ac 	.word	0x200006ac
 8001b04:	40020400 	.word	0x40020400
 8001b08:	2000029e 	.word	0x2000029e
 8001b0c:	200001d4 	.word	0x200001d4

08001b10 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	if (huart == &UART_MODBUS) {
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a08      	ldr	r2, [pc, #32]	; (8001b3c <HAL_UART_ErrorCallback+0x2c>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d109      	bne.n	8001b34 <HAL_UART_ErrorCallback+0x24>
		MODBUS_FAULT = 2;
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <HAL_UART_ErrorCallback+0x30>)
 8001b22:	2202      	movs	r2, #2
 8001b24:	801a      	strh	r2, [r3, #0]
		UART_ERR = HAL_UART_GetError(&UART_MODBUS);
 8001b26:	4805      	ldr	r0, [pc, #20]	; (8001b3c <HAL_UART_ErrorCallback+0x2c>)
 8001b28:	f006 f9e2 	bl	8007ef0 <HAL_UART_GetError>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <HAL_UART_ErrorCallback+0x34>)
 8001b32:	801a      	strh	r2, [r3, #0]

		 default:
		 break;
		 }*/
	}
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200006ac 	.word	0x200006ac
 8001b40:	200002a2 	.word	0x200002a2
 8001b44:	200002a0 	.word	0x200002a0

08001b48 <CRC16>:

	return x;
}

unsigned short CRC16(unsigned char * pcBlock, unsigned short len)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
    unsigned short crc = 0xFFFF;
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	81fb      	strh	r3, [r7, #14]

    while (len--)
 8001b5a:	e00e      	b.n	8001b7a <CRC16+0x32>
        crc = (crc >> 8) ^ Crc16Table[(crc & 0xFF) ^ *pcBlock++];
 8001b5c:	89fb      	ldrh	r3, [r7, #14]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	89fb      	ldrh	r3, [r7, #14]
 8001b64:	b2d9      	uxtb	r1, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	1c58      	adds	r0, r3, #1
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	404b      	eors	r3, r1
 8001b70:	4908      	ldr	r1, [pc, #32]	; (8001b94 <CRC16+0x4c>)
 8001b72:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001b76:	4053      	eors	r3, r2
 8001b78:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001b7a:	887b      	ldrh	r3, [r7, #2]
 8001b7c:	1e5a      	subs	r2, r3, #1
 8001b7e:	807a      	strh	r2, [r7, #2]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1eb      	bne.n	8001b5c <CRC16+0x14>

    return crc;
 8001b84:	89fb      	ldrh	r3, [r7, #14]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	08008840 	.word	0x08008840

08001b98 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b088      	sub	sp, #32
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001bb6:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bb8:	4a2b      	ldr	r2, [pc, #172]	; (8001c68 <MX_ADC1_Init+0xd0>)
 8001bba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001bbc:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bc2:	4b28      	ldr	r3, [pc, #160]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001bc8:	4b26      	ldr	r3, [pc, #152]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001bce:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bd4:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001bdc:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001be2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8001be4:	4b1f      	ldr	r3, [pc, #124]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001be6:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bec:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001bf8:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c00:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c06:	4817      	ldr	r0, [pc, #92]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001c08:	f002 fce2 	bl	80045d0 <HAL_ADC_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8001c12:	f001 fad9 	bl	80031c8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 8001c16:	2316      	movs	r3, #22
 8001c18:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_1;
 8001c1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c1e:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480e      	ldr	r0, [pc, #56]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001c2c:	f003 f81c 	bl	8004c68 <HAL_ADCEx_MultiModeConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8001c36:	f001 fac7 	bl	80031c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001c3a:	230b      	movs	r3, #11
 8001c3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4806      	ldr	r0, [pc, #24]	; (8001c64 <MX_ADC1_Init+0xcc>)
 8001c4c:	f002 fd22 	bl	8004694 <HAL_ADC_ConfigChannel>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001c56:	f001 fab7 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	3720      	adds	r7, #32
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200002ac 	.word	0x200002ac
 8001c68:	40012000 	.word	0x40012000

08001c6c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c72:	463b      	mov	r3, r7
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001c7e:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c80:	4a1e      	ldr	r2, [pc, #120]	; (8001cfc <MX_ADC2_Init+0x90>)
 8001c82:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c8a:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001c96:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c9c:	4b16      	ldr	r3, [pc, #88]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001caa:	4b13      	ldr	r3, [pc, #76]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001cb0:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001cbe:	480e      	ldr	r0, [pc, #56]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001cc0:	f002 fc86 	bl	80045d0 <HAL_ADC_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_ADC2_Init+0x62>
  {
    Error_Handler();
 8001cca:	f001 fa7d 	bl	80031c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001cce:	230c      	movs	r3, #12
 8001cd0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001cda:	463b      	mov	r3, r7
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4806      	ldr	r0, [pc, #24]	; (8001cf8 <MX_ADC2_Init+0x8c>)
 8001ce0:	f002 fcd8 	bl	8004694 <HAL_ADC_ConfigChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_ADC2_Init+0x82>
  {
    Error_Handler();
 8001cea:	f001 fa6d 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	200002f4 	.word	0x200002f4
 8001cfc:	40012100 	.word	0x40012100

08001d00 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d06:	463b      	mov	r3, r7
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001d12:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d14:	4a1e      	ldr	r2, [pc, #120]	; (8001d90 <MX_ADC3_Init+0x90>)
 8001d16:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001d18:	4b1c      	ldr	r3, [pc, #112]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001d2a:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001d30:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d38:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001d3e:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001d52:	480e      	ldr	r0, [pc, #56]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d54:	f002 fc3c 	bl	80045d0 <HAL_ADC_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_ADC3_Init+0x62>
  {
    Error_Handler();
 8001d5e:	f001 fa33 	bl	80031c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001d62:	230a      	movs	r3, #10
 8001d64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d66:	2301      	movs	r3, #1
 8001d68:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d6e:	463b      	mov	r3, r7
 8001d70:	4619      	mov	r1, r3
 8001d72:	4806      	ldr	r0, [pc, #24]	; (8001d8c <MX_ADC3_Init+0x8c>)
 8001d74:	f002 fc8e 	bl	8004694 <HAL_ADC_ConfigChannel>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_ADC3_Init+0x82>
  {
    Error_Handler();
 8001d7e:	f001 fa23 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	2000033c 	.word	0x2000033c
 8001d90:	40012200 	.word	0x40012200

08001d94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08e      	sub	sp, #56	; 0x38
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a5d      	ldr	r2, [pc, #372]	; (8001f28 <HAL_ADC_MspInit+0x194>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d158      	bne.n	8001e68 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	623b      	str	r3, [r7, #32]
 8001dba:	4b5c      	ldr	r3, [pc, #368]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	4a5b      	ldr	r2, [pc, #364]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dc6:	4b59      	ldr	r3, [pc, #356]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dce:	623b      	str	r3, [r7, #32]
 8001dd0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
 8001dd6:	4b55      	ldr	r3, [pc, #340]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	4a54      	ldr	r2, [pc, #336]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	6313      	str	r3, [r2, #48]	; 0x30
 8001de2:	4b52      	ldr	r3, [pc, #328]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	61fb      	str	r3, [r7, #28]
 8001dec:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = U_Pin;
 8001dee:	2302      	movs	r3, #2
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df2:	2303      	movs	r3, #3
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(U_GPIO_Port, &GPIO_InitStruct);
 8001dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dfe:	4619      	mov	r1, r3
 8001e00:	484b      	ldr	r0, [pc, #300]	; (8001f30 <HAL_ADC_MspInit+0x19c>)
 8001e02:	f003 fb79 	bl	80054f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e06:	4b4b      	ldr	r3, [pc, #300]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e08:	4a4b      	ldr	r2, [pc, #300]	; (8001f38 <HAL_ADC_MspInit+0x1a4>)
 8001e0a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e0c:	4b49      	ldr	r3, [pc, #292]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e12:	4b48      	ldr	r3, [pc, #288]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e18:	4b46      	ldr	r3, [pc, #280]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e1e:	4b45      	ldr	r3, [pc, #276]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e24:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e26:	4b43      	ldr	r3, [pc, #268]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e2c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e2e:	4b41      	ldr	r3, [pc, #260]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e30:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e36:	4b3f      	ldr	r3, [pc, #252]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e3c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e3e:	4b3d      	ldr	r3, [pc, #244]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e44:	4b3b      	ldr	r3, [pc, #236]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e4a:	483a      	ldr	r0, [pc, #232]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e4c:	f003 f8dc 	bl	8005008 <HAL_DMA_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001e56:	f001 f9b7 	bl	80031c8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a35      	ldr	r2, [pc, #212]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e5e:	639a      	str	r2, [r3, #56]	; 0x38
 8001e60:	4a34      	ldr	r2, [pc, #208]	; (8001f34 <HAL_ADC_MspInit+0x1a0>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001e66:	e05a      	b.n	8001f1e <HAL_ADC_MspInit+0x18a>
  else if(adcHandle->Instance==ADC2)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a33      	ldr	r2, [pc, #204]	; (8001f3c <HAL_ADC_MspInit+0x1a8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d128      	bne.n	8001ec4 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
 8001e76:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	4a2c      	ldr	r2, [pc, #176]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001e7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e80:	6453      	str	r3, [r2, #68]	; 0x44
 8001e82:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	4b26      	ldr	r3, [pc, #152]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a25      	ldr	r2, [pc, #148]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b23      	ldr	r3, [pc, #140]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = I_Pin;
 8001eaa:	2304      	movs	r3, #4
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I_GPIO_Port, &GPIO_InitStruct);
 8001eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eba:	4619      	mov	r1, r3
 8001ebc:	481c      	ldr	r0, [pc, #112]	; (8001f30 <HAL_ADC_MspInit+0x19c>)
 8001ebe:	f003 fb1b 	bl	80054f8 <HAL_GPIO_Init>
}
 8001ec2:	e02c      	b.n	8001f1e <HAL_ADC_MspInit+0x18a>
  else if(adcHandle->Instance==ADC3)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a1d      	ldr	r2, [pc, #116]	; (8001f40 <HAL_ADC_MspInit+0x1ac>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d127      	bne.n	8001f1e <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	4b16      	ldr	r3, [pc, #88]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed6:	4a15      	ldr	r2, [pc, #84]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ed8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001edc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ede:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001ef4:	f043 0304 	orr.w	r3, r3, #4
 8001ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8001efa:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <HAL_ADC_MspInit+0x198>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efe:	f003 0304 	and.w	r3, r3, #4
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Trt_Pin;
 8001f06:	2301      	movs	r3, #1
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Trt_GPIO_Port, &GPIO_InitStruct);
 8001f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f16:	4619      	mov	r1, r3
 8001f18:	4805      	ldr	r0, [pc, #20]	; (8001f30 <HAL_ADC_MspInit+0x19c>)
 8001f1a:	f003 faed 	bl	80054f8 <HAL_GPIO_Init>
}
 8001f1e:	bf00      	nop
 8001f20:	3738      	adds	r7, #56	; 0x38
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40012000 	.word	0x40012000
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40020800 	.word	0x40020800
 8001f34:	20000384 	.word	0x20000384
 8001f38:	40026410 	.word	0x40026410
 8001f3c:	40012100 	.word	0x40012100
 8001f40:	40012200 	.word	0x40012200

08001f44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_DMA_Init+0x30>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4a08      	ldr	r2, [pc, #32]	; (8001f74 <MX_DMA_Init+0x30>)
 8001f54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <MX_DMA_Init+0x30>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f62:	607b      	str	r3, [r7, #4]
 8001f64:	687b      	ldr	r3, [r7, #4]

}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800

08001f78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7e:	f107 0314 	add.w	r3, r7, #20
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	609a      	str	r2, [r3, #8]
 8001f8a:	60da      	str	r2, [r3, #12]
 8001f8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	4b42      	ldr	r3, [pc, #264]	; (800209c <MX_GPIO_Init+0x124>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a41      	ldr	r2, [pc, #260]	; (800209c <MX_GPIO_Init+0x124>)
 8001f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b3f      	ldr	r3, [pc, #252]	; (800209c <MX_GPIO_Init+0x124>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b3b      	ldr	r3, [pc, #236]	; (800209c <MX_GPIO_Init+0x124>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a3a      	ldr	r2, [pc, #232]	; (800209c <MX_GPIO_Init+0x124>)
 8001fb4:	f043 0304 	orr.w	r3, r3, #4
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b38      	ldr	r3, [pc, #224]	; (800209c <MX_GPIO_Init+0x124>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	4b34      	ldr	r3, [pc, #208]	; (800209c <MX_GPIO_Init+0x124>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a33      	ldr	r2, [pc, #204]	; (800209c <MX_GPIO_Init+0x124>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b31      	ldr	r3, [pc, #196]	; (800209c <MX_GPIO_Init+0x124>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	4b2d      	ldr	r3, [pc, #180]	; (800209c <MX_GPIO_Init+0x124>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a2c      	ldr	r2, [pc, #176]	; (800209c <MX_GPIO_Init+0x124>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	; (800209c <MX_GPIO_Init+0x124>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	607b      	str	r3, [r7, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	603b      	str	r3, [r7, #0]
 8002002:	4b26      	ldr	r3, [pc, #152]	; (800209c <MX_GPIO_Init+0x124>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	4a25      	ldr	r2, [pc, #148]	; (800209c <MX_GPIO_Init+0x124>)
 8002008:	f043 0308 	orr.w	r3, r3, #8
 800200c:	6313      	str	r3, [r2, #48]	; 0x30
 800200e:	4b23      	ldr	r3, [pc, #140]	; (800209c <MX_GPIO_Init+0x124>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_PWM_Pin|UART5_DIR_Pin|DO_1_Pin|DO_2_Pin
 800201a:	2200      	movs	r2, #0
 800201c:	f44f 61f9 	mov.w	r1, #1992	; 0x7c8
 8002020:	481f      	ldr	r0, [pc, #124]	; (80020a0 <MX_GPIO_Init+0x128>)
 8002022:	f003 fc1d 	bl	8005860 <HAL_GPIO_WritePin>
                          |LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PWR_Fault3_Pin|PWR_Fault1_Pin|Fault_L1_Pin|Fault_H1_Pin;
 8002026:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 800202a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	4619      	mov	r1, r3
 800203a:	481a      	ldr	r0, [pc, #104]	; (80020a4 <MX_GPIO_Init+0x12c>)
 800203c:	f003 fa5c 	bl	80054f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = Fault_L3_Pin|Fault_H3_Pin|Fault_L4_2_Pin|Fault_H4_1_Pin
 8002040:	f44f 635b 	mov.w	r3, #3504	; 0xdb0
 8002044:	617b      	str	r3, [r7, #20]
                          |PWR_Fault2_Pin|Fault_L2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	4814      	ldr	r0, [pc, #80]	; (80020a8 <MX_GPIO_Init+0x130>)
 8002056:	f003 fa4f 	bl	80054f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PWR_Fault4_Pin|Fault_L4_Pin|Fault_H4_Pin|Fault_L5_Pin
 800205a:	f243 0337 	movw	r3, #12343	; 0x3037
 800205e:	617b      	str	r3, [r7, #20]
                          |Fault_H5_Pin|GLOBAL_SB_Pin|Fault_H2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	480c      	ldr	r0, [pc, #48]	; (80020a0 <MX_GPIO_Init+0x128>)
 8002070:	f003 fa42 	bl	80054f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = EN_PWM_Pin|UART5_DIR_Pin|DO_1_Pin|DO_2_Pin
 8002074:	f44f 63f9 	mov.w	r3, #1992	; 0x7c8
 8002078:	617b      	str	r3, [r7, #20]
                          |LED_2_Pin|LED_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207a:	2301      	movs	r3, #1
 800207c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	4619      	mov	r1, r3
 800208c:	4804      	ldr	r0, [pc, #16]	; (80020a0 <MX_GPIO_Init+0x128>)
 800208e:	f003 fa33 	bl	80054f8 <HAL_GPIO_Init>

}
 8002092:	bf00      	nop
 8002094:	3728      	adds	r7, #40	; 0x28
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020400 	.word	0x40020400
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40020800 	.word	0x40020800

080020ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020b0:	f002 f9f8 	bl	80044a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020b4:	f000 f82e 	bl	8002114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020b8:	f7ff ff5e 	bl	8001f78 <MX_GPIO_Init>
  MX_DMA_Init();
 80020bc:	f7ff ff42 	bl	8001f44 <MX_DMA_Init>
  MX_TIM1_Init();
 80020c0:	f001 fbf4 	bl	80038ac <MX_TIM1_Init>
  MX_TIM3_Init();
 80020c4:	f001 fd08 	bl	8003ad8 <MX_TIM3_Init>
  MX_ADC1_Init();
 80020c8:	f7ff fd66 	bl	8001b98 <MX_ADC1_Init>
  MX_ADC2_Init();
 80020cc:	f7ff fdce 	bl	8001c6c <MX_ADC2_Init>
  MX_TIM2_Init();
 80020d0:	f001 fc8c 	bl	80039ec <MX_TIM2_Init>
  MX_TIM9_Init();
 80020d4:	f001 fea0 	bl	8003e18 <MX_TIM9_Init>
  MX_TIM8_Init();
 80020d8:	f001 fdfe 	bl	8003cd8 <MX_TIM8_Init>
  MX_TIM12_Init();
 80020dc:	f001 fefe 	bl	8003edc <MX_TIM12_Init>
  MX_ADC3_Init();
 80020e0:	f7ff fe0e 	bl	8001d00 <MX_ADC3_Init>
  //MX_UART5_Init();
  MX_TIM4_Init();
 80020e4:	f001 fd6e 	bl	8003bc4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	//Неблокирующий таймер выполнения основного кода
	TIM_NB_Init(&main_timer, 1, main_timer_function);
 80020e8:	4a08      	ldr	r2, [pc, #32]	; (800210c <main+0x60>)
 80020ea:	2101      	movs	r1, #1
 80020ec:	4808      	ldr	r0, [pc, #32]	; (8002110 <main+0x64>)
 80020ee:	f000 fe25 	bl	8002d3c <TIM_NB_Init>
	TIM_NB_Start(&main_timer, MULTIPLE_DELAY);
 80020f2:	2102      	movs	r1, #2
 80020f4:	4806      	ldr	r0, [pc, #24]	; (8002110 <main+0x64>)
 80020f6:	f000 fe33 	bl	8002d60 <TIM_NB_Start>

	//Задежка инициализации
	HAL_Delay(500);
 80020fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020fe:	f002 fa43 	bl	8004588 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		TIM_NB_Check(&main_timer);
 8002102:	4803      	ldr	r0, [pc, #12]	; (8002110 <main+0x64>)
 8002104:	f000 fe42 	bl	8002d8c <TIM_NB_Check>
 8002108:	e7fb      	b.n	8002102 <main+0x56>
 800210a:	bf00      	nop
 800210c:	080027cd 	.word	0x080027cd
 8002110:	200003e4 	.word	0x200003e4

08002114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b094      	sub	sp, #80	; 0x50
 8002118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800211a:	f107 0320 	add.w	r3, r7, #32
 800211e:	2230      	movs	r2, #48	; 0x30
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f006 fb54 	bl	80087d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002128:	f107 030c 	add.w	r3, r7, #12
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002138:	2300      	movs	r3, #0
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <SystemClock_Config+0xcc>)
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	4a27      	ldr	r2, [pc, #156]	; (80021e0 <SystemClock_Config+0xcc>)
 8002142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002146:	6413      	str	r3, [r2, #64]	; 0x40
 8002148:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <SystemClock_Config+0xcc>)
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002154:	2300      	movs	r3, #0
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	4b22      	ldr	r3, [pc, #136]	; (80021e4 <SystemClock_Config+0xd0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a21      	ldr	r2, [pc, #132]	; (80021e4 <SystemClock_Config+0xd0>)
 800215e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002162:	6013      	str	r3, [r2, #0]
 8002164:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <SystemClock_Config+0xd0>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002170:	2301      	movs	r3, #1
 8002172:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002174:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800217a:	2302      	movs	r3, #2
 800217c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800217e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002182:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002184:	2304      	movs	r3, #4
 8002186:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002188:	23a8      	movs	r3, #168	; 0xa8
 800218a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800218c:	2302      	movs	r3, #2
 800218e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002190:	2304      	movs	r3, #4
 8002192:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	4618      	mov	r0, r3
 800219a:	f003 fb7b 	bl	8005894 <HAL_RCC_OscConfig>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80021a4:	f001 f810 	bl	80031c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021a8:	230f      	movs	r3, #15
 80021aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021ac:	2302      	movs	r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80021b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80021b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80021ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80021be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021c0:	f107 030c 	add.w	r3, r7, #12
 80021c4:	2105      	movs	r1, #5
 80021c6:	4618      	mov	r0, r3
 80021c8:	f003 fddc 	bl	8005d84 <HAL_RCC_ClockConfig>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80021d2:	f000 fff9 	bl	80031c8 <Error_Handler>
  }
}
 80021d6:	bf00      	nop
 80021d8:	3750      	adds	r7, #80	; 0x50
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40007000 	.word	0x40007000

080021e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

	if (htim == &htim8) {
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a08      	ldr	r2, [pc, #32]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d109      	bne.n	800220c <HAL_TIM_PeriodElapsedCallback+0x24>

		//Регуляторы и рампы работают в прерывании таймера
		//потому что SysTick не обеспечивает малые постоянные времени
		if(State == Work){
 80021f8:	4b07      	ldr	r3, [pc, #28]	; (8002218 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	d105      	bne.n	800220c <HAL_TIM_PeriodElapsedCallback+0x24>
			//Ramp_Process(&Ramp_Freq);
			Ramp_Process(&Ramp_Amp);
 8002200:	4806      	ldr	r0, [pc, #24]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002202:	f001 f820 	bl	8003246 <Ramp_Process>
			Regulator_Process(&Reg_U);
 8002206:	4806      	ldr	r0, [pc, #24]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002208:	f001 f95e 	bl	80034c8 <Regulator_Process>

		}

	}

}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200005d4 	.word	0x200005d4
 8002218:	20000408 	.word	0x20000408
 800221c:	2000043c 	.word	0x2000043c
 8002220:	20000484 	.word	0x20000484

08002224 <SoftSw_PWM_Channels_OFF>:

void SoftSw_PWM_Channels_OFF(void) {
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
	//Функция для снятия Ш ?Ма на резонансные преобразователи

	TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	4824      	ldr	r0, [pc, #144]	; (80022c0 <SoftSw_PWM_Channels_OFF+0x9c>)
 800222e:	f005 f940 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM2, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800223a:	f005 f93a 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM3, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	4820      	ldr	r0, [pc, #128]	; (80022c4 <SoftSw_PWM_Channels_OFF+0xa0>)
 8002244:	f005 f935 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM9, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002248:	2200      	movs	r2, #0
 800224a:	2100      	movs	r1, #0
 800224c:	481e      	ldr	r0, [pc, #120]	; (80022c8 <SoftSw_PWM_Channels_OFF+0xa4>)
 800224e:	f005 f930 	bl	80074b2 <TIM_CCxChannelCmd>

	TIM1->BDTR &= ~(TIM_BDTR_MOE);
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002258:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800225c:	6453      	str	r3, [r2, #68]	; 0x44
	TIM1->BDTR &= ~(TIM_BDTR_OSSI);
 800225e:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	4a17      	ldr	r2, [pc, #92]	; (80022c0 <SoftSw_PWM_Channels_OFF+0x9c>)
 8002264:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002268:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR &= ~(TIM_BDTR_MOE);
 800226a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800226e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002270:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002274:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002278:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR &= ~(TIM_BDTR_OSSI);
 800227a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800227e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002280:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002288:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR &= ~(TIM_BDTR_MOE);
 800228a:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <SoftSw_PWM_Channels_OFF+0xa0>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	4a0d      	ldr	r2, [pc, #52]	; (80022c4 <SoftSw_PWM_Channels_OFF+0xa0>)
 8002290:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002294:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR &= ~(TIM_BDTR_OSSI);
 8002296:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <SoftSw_PWM_Channels_OFF+0xa0>)
 8002298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229a:	4a0a      	ldr	r2, [pc, #40]	; (80022c4 <SoftSw_PWM_Channels_OFF+0xa0>)
 800229c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022a0:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR &= ~(TIM_BDTR_MOE);
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <SoftSw_PWM_Channels_OFF+0xa4>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	4a08      	ldr	r2, [pc, #32]	; (80022c8 <SoftSw_PWM_Channels_OFF+0xa4>)
 80022a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80022ac:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR &= ~(TIM_BDTR_OSSI);
 80022ae:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <SoftSw_PWM_Channels_OFF+0xa4>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	4a05      	ldr	r2, [pc, #20]	; (80022c8 <SoftSw_PWM_Channels_OFF+0xa4>)
 80022b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022b8:	6453      	str	r3, [r2, #68]	; 0x44

}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40010000 	.word	0x40010000
 80022c4:	40000400 	.word	0x40000400
 80022c8:	40014000 	.word	0x40014000

080022cc <SoftSw_PWM_Channels_ON>:

void SoftSw_PWM_Channels_ON(void) {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	//Функция для выдачи ШиМа на резонансные преобразователи

	TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022d0:	2201      	movs	r2, #1
 80022d2:	2100      	movs	r1, #0
 80022d4:	4817      	ldr	r0, [pc, #92]	; (8002334 <SoftSw_PWM_Channels_ON+0x68>)
 80022d6:	f005 f8ec 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM2, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022da:	2201      	movs	r2, #1
 80022dc:	2100      	movs	r1, #0
 80022de:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80022e2:	f005 f8e6 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM3, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022e6:	2201      	movs	r2, #1
 80022e8:	2100      	movs	r1, #0
 80022ea:	4813      	ldr	r0, [pc, #76]	; (8002338 <SoftSw_PWM_Channels_ON+0x6c>)
 80022ec:	f005 f8e1 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM9, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2100      	movs	r1, #0
 80022f4:	4811      	ldr	r0, [pc, #68]	; (800233c <SoftSw_PWM_Channels_ON+0x70>)
 80022f6:	f005 f8dc 	bl	80074b2 <TIM_CCxChannelCmd>

	TIM1->BDTR |= (TIM_BDTR_MOE);
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <SoftSw_PWM_Channels_ON+0x68>)
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <SoftSw_PWM_Channels_ON+0x68>)
 8002300:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002304:	6453      	str	r3, [r2, #68]	; 0x44
	TIM2->BDTR |= (TIM_BDTR_MOE);
 8002306:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800230a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002310:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002314:	6453      	str	r3, [r2, #68]	; 0x44
	TIM3->BDTR |= (TIM_BDTR_MOE);
 8002316:	4b08      	ldr	r3, [pc, #32]	; (8002338 <SoftSw_PWM_Channels_ON+0x6c>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231a:	4a07      	ldr	r2, [pc, #28]	; (8002338 <SoftSw_PWM_Channels_ON+0x6c>)
 800231c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002320:	6453      	str	r3, [r2, #68]	; 0x44
	TIM9->BDTR |= (TIM_BDTR_MOE);
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <SoftSw_PWM_Channels_ON+0x70>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	4a05      	ldr	r2, [pc, #20]	; (800233c <SoftSw_PWM_Channels_ON+0x70>)
 8002328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800232c:	6453      	str	r3, [r2, #68]	; 0x44

}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40010000 	.word	0x40010000
 8002338:	40000400 	.word	0x40000400
 800233c:	40014000 	.word	0x40014000

08002340 <SoftSw_PWM_Channels_UpdateDuty>:

void SoftSw_PWM_Channels_UpdateDuty(float New_Duty){
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	ed87 0a01 	vstr	s0, [r7, #4]

	uint32_t duty_tmp;

	if(New_Duty > 1){
 800234a:	edd7 7a01 	vldr	s15, [r7, #4]
 800234e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002352:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235a:	dd02      	ble.n	8002362 <SoftSw_PWM_Channels_UpdateDuty+0x22>
		New_Duty = 1;
 800235c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002360:	607b      	str	r3, [r7, #4]
	}
	if(New_Duty < 0){
 8002362:	edd7 7a01 	vldr	s15, [r7, #4]
 8002366:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800236a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800236e:	d502      	bpl.n	8002376 <SoftSw_PWM_Channels_UpdateDuty+0x36>
		New_Duty = 0;
 8002370:	f04f 0300 	mov.w	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
	}

	duty_tmp = TIM1->ARR * New_Duty;
 8002376:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 8002378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237a:	ee07 3a90 	vmov	s15, r3
 800237e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002382:	edd7 7a01 	vldr	s15, [r7, #4]
 8002386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238e:	ee17 3a90 	vmov	r3, s15
 8002392:	60fb      	str	r3, [r7, #12]

	if (TIM1->CCR1 != duty_tmp) {
 8002394:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 8002396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	429a      	cmp	r2, r3
 800239c:	d00c      	beq.n	80023b8 <SoftSw_PWM_Channels_UpdateDuty+0x78>
		//common
		TIM1->CCR1 = duty_tmp;
 800239e:	4a09      	ldr	r2, [pc, #36]	; (80023c4 <SoftSw_PWM_Channels_UpdateDuty+0x84>)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6353      	str	r3, [r2, #52]	; 0x34
		TIM2->CCR1 = duty_tmp;
 80023a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6353      	str	r3, [r2, #52]	; 0x34
		TIM3->CCR1 = duty_tmp;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <SoftSw_PWM_Channels_UpdateDuty+0x88>)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6353      	str	r3, [r2, #52]	; 0x34
		TIM9->CCR1 = duty_tmp;
 80023b2:	4a06      	ldr	r2, [pc, #24]	; (80023cc <SoftSw_PWM_Channels_UpdateDuty+0x8c>)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6353      	str	r3, [r2, #52]	; 0x34
	}

}
 80023b8:	bf00      	nop
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40010000 	.word	0x40010000
 80023c8:	40000400 	.word	0x40000400
 80023cc:	40014000 	.word	0x40014000

080023d0 <SoftSw_PWM_Channels_UpdatePhase>:

void SoftSw_PWM_Channels_UpdatePhase(uint8_t Tim_Ch_num ,uint32_t New_Phase){
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]

	uint32_t phase_tmp;

	switch(Tim_Ch_num){
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	2b0c      	cmp	r3, #12
 80023e0:	d04c      	beq.n	800247c <SoftSw_PWM_Channels_UpdatePhase+0xac>
 80023e2:	2b0c      	cmp	r3, #12
 80023e4:	dc6d      	bgt.n	80024c2 <SoftSw_PWM_Channels_UpdatePhase+0xf2>
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d002      	beq.n	80023f0 <SoftSw_PWM_Channels_UpdatePhase+0x20>
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d023      	beq.n	8002436 <SoftSw_PWM_Channels_UpdatePhase+0x66>
			TIM1->CCR4 = phase_tmp;
		}
		break;
	default:

		break;
 80023ee:	e068      	b.n	80024c2 <SoftSw_PWM_Channels_UpdatePhase+0xf2>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 80023f0:	4b3a      	ldr	r3, [pc, #232]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80023f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f4:	4a39      	ldr	r2, [pc, #228]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80023f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80023f8:	ee07 2a90 	vmov	s15, r2
 80023fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002400:	eddf 6a37 	vldr	s13, [pc, #220]	; 80024e0 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 8002404:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	ee07 2a90 	vmov	s15, r2
 800240e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002412:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002416:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800241a:	ee17 2a90 	vmov	r2, s15
 800241e:	1a9b      	subs	r3, r3, r2
 8002420:	3b14      	subs	r3, #20
 8002422:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR2 != phase_tmp){
 8002424:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	429a      	cmp	r2, r3
 800242c:	d04b      	beq.n	80024c6 <SoftSw_PWM_Channels_UpdatePhase+0xf6>
			TIM1->CCR2 = phase_tmp;
 800242e:	4a2b      	ldr	r2, [pc, #172]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8002434:	e047      	b.n	80024c6 <SoftSw_PWM_Channels_UpdatePhase+0xf6>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 8002436:	4b29      	ldr	r3, [pc, #164]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	4a28      	ldr	r2, [pc, #160]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800243c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800243e:	ee07 2a90 	vmov	s15, r2
 8002442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002446:	eddf 6a26 	vldr	s13, [pc, #152]	; 80024e0 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 800244a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	ee07 2a90 	vmov	s15, r2
 8002454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002460:	ee17 2a90 	vmov	r2, s15
 8002464:	1a9b      	subs	r3, r3, r2
 8002466:	3b14      	subs	r3, #20
 8002468:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR3 != phase_tmp){
 800246a:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800246c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	429a      	cmp	r2, r3
 8002472:	d02a      	beq.n	80024ca <SoftSw_PWM_Channels_UpdatePhase+0xfa>
			TIM1->CCR3 = phase_tmp;
 8002474:	4a19      	ldr	r2, [pc, #100]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 800247a:	e026      	b.n	80024ca <SoftSw_PWM_Channels_UpdatePhase+0xfa>
		phase_tmp = TIM1->ARR - (uint32_t) ((((float) TIM1->ARR / 360)) * New_Phase) - ZERO_PHASE;
 800247c:	4b17      	ldr	r3, [pc, #92]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 800247e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002480:	4a16      	ldr	r2, [pc, #88]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 8002482:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002484:	ee07 2a90 	vmov	s15, r2
 8002488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800248c:	eddf 6a14 	vldr	s13, [pc, #80]	; 80024e0 <SoftSw_PWM_Channels_UpdatePhase+0x110>
 8002490:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	ee07 2a90 	vmov	s15, r2
 800249a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024a6:	ee17 2a90 	vmov	r2, s15
 80024aa:	1a9b      	subs	r3, r3, r2
 80024ac:	3b14      	subs	r3, #20
 80024ae:	60fb      	str	r3, [r7, #12]
		if(TIM1->CCR4 != phase_tmp){
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d009      	beq.n	80024ce <SoftSw_PWM_Channels_UpdatePhase+0xfe>
			TIM1->CCR4 = phase_tmp;
 80024ba:	4a08      	ldr	r2, [pc, #32]	; (80024dc <SoftSw_PWM_Channels_UpdatePhase+0x10c>)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80024c0:	e005      	b.n	80024ce <SoftSw_PWM_Channels_UpdatePhase+0xfe>
		break;
 80024c2:	bf00      	nop
 80024c4:	e004      	b.n	80024d0 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80024c6:	bf00      	nop
 80024c8:	e002      	b.n	80024d0 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80024ca:	bf00      	nop
 80024cc:	e000      	b.n	80024d0 <SoftSw_PWM_Channels_UpdatePhase+0x100>
		break;
 80024ce:	bf00      	nop
	}

}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40010000 	.word	0x40010000
 80024e0:	43b40000 	.word	0x43b40000

080024e4 <SoftSw_PWM_Channels_UpdateFreq>:

void SoftSw_PWM_Channels_UpdateFreq(uint32_t New_Freq){
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]

	uint32_t freq_tmp;

	//Ограничение макс частоты
	if (New_Freq > SOFTSW_MAX_FREQ) {
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f244 6250 	movw	r2, #18000	; 0x4650
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d902      	bls.n	80024fc <SoftSw_PWM_Channels_UpdateFreq+0x18>
		New_Freq = SOFTSW_MAX_FREQ;
 80024f6:	f244 6350 	movw	r3, #18000	; 0x4650
 80024fa:	607b      	str	r3, [r7, #4]
	}
	//Ограничение мин частоты
	if (New_Freq < SOFTSW_MIN_FREQ) {
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f642 22f7 	movw	r2, #10999	; 0x2af7
 8002502:	4293      	cmp	r3, r2
 8002504:	d802      	bhi.n	800250c <SoftSw_PWM_Channels_UpdateFreq+0x28>
		New_Freq = SOFTSW_MIN_FREQ;
 8002506:	f642 23f8 	movw	r3, #11000	; 0x2af8
 800250a:	607b      	str	r3, [r7, #4]
	}

	freq_tmp = TIMER_CLK_FREQ / New_Freq;
 800250c:	4a0f      	ldr	r2, [pc, #60]	; (800254c <SoftSw_PWM_Channels_UpdateFreq+0x68>)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	fbb2 f3f3 	udiv	r3, r2, r3
 8002514:	60fb      	str	r3, [r7, #12]

	if(TIM1->ARR != freq_tmp){
 8002516:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <SoftSw_PWM_Channels_UpdateFreq+0x6c>)
 8002518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	429a      	cmp	r2, r3
 800251e:	d00f      	beq.n	8002540 <SoftSw_PWM_Channels_UpdateFreq+0x5c>
		TIM1->ARR = freq_tmp;
 8002520:	4a0b      	ldr	r2, [pc, #44]	; (8002550 <SoftSw_PWM_Channels_UpdateFreq+0x6c>)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM2->ARR = freq_tmp;
 8002526:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM3->ARR = freq_tmp;
 800252e:	4a09      	ldr	r2, [pc, #36]	; (8002554 <SoftSw_PWM_Channels_UpdateFreq+0x70>)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM9->ARR = freq_tmp;
 8002534:	4a08      	ldr	r2, [pc, #32]	; (8002558 <SoftSw_PWM_Channels_UpdateFreq+0x74>)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	62d3      	str	r3, [r2, #44]	; 0x2c
		//АЦП!
		TIM4->ARR = freq_tmp;
 800253a:	4a08      	ldr	r2, [pc, #32]	; (800255c <SoftSw_PWM_Channels_UpdateFreq+0x78>)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	62d3      	str	r3, [r2, #44]	; 0x2c
	}

}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	01406f40 	.word	0x01406f40
 8002550:	40010000 	.word	0x40010000
 8002554:	40000400 	.word	0x40000400
 8002558:	40014000 	.word	0x40014000
 800255c:	40000800 	.word	0x40000800

08002560 <HardSw_PWM_Channels_ON>:

void HardSw_PWM_Channels_ON(void) {
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	//Эта функция нужна для усправления выдачей импульсов 8 таймера

	TIM_CCxChannelCmd(TIM8, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002564:	2201      	movs	r2, #1
 8002566:	2100      	movs	r1, #0
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <HardSw_PWM_Channels_ON+0x20>)
 800256a:	f004 ffa2 	bl	80074b2 <TIM_CCxChannelCmd>
	//TIM_CCxChannelCmd(TIM12, TIM_CHANNEL_1, TIM_CCx_ENABLE);

	TIM8->BDTR |= (TIM_BDTR_MOE);
 800256e:	4b04      	ldr	r3, [pc, #16]	; (8002580 <HardSw_PWM_Channels_ON+0x20>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	4a03      	ldr	r2, [pc, #12]	; (8002580 <HardSw_PWM_Channels_ON+0x20>)
 8002574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002578:	6453      	str	r3, [r2, #68]	; 0x44
	//TIM12->BDTR |= (TIM_BDTR_MOE);

}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40010400 	.word	0x40010400

08002584 <HardSw_PWM_Channels_OFF>:
void HardSw_PWM_Channels_OFF(void) {
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
	//Эта функция нужна для усправления выдачей импульсов 8 таймера

	TIM_CCxChannelCmd(TIM8, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002588:	2200      	movs	r2, #0
 800258a:	2100      	movs	r1, #0
 800258c:	4810      	ldr	r0, [pc, #64]	; (80025d0 <HardSw_PWM_Channels_OFF+0x4c>)
 800258e:	f004 ff90 	bl	80074b2 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(TIM12, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	480f      	ldr	r0, [pc, #60]	; (80025d4 <HardSw_PWM_Channels_OFF+0x50>)
 8002598:	f004 ff8b 	bl	80074b2 <TIM_CCxChannelCmd>

	TIM8->BDTR &= ~(TIM_BDTR_MOE);
 800259c:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <HardSw_PWM_Channels_OFF+0x4c>)
 800259e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a0:	4a0b      	ldr	r2, [pc, #44]	; (80025d0 <HardSw_PWM_Channels_OFF+0x4c>)
 80025a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80025a6:	6453      	str	r3, [r2, #68]	; 0x44
	TIM8->BDTR &= ~(TIM_BDTR_OSSI);
 80025a8:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <HardSw_PWM_Channels_OFF+0x4c>)
 80025aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ac:	4a08      	ldr	r2, [pc, #32]	; (80025d0 <HardSw_PWM_Channels_OFF+0x4c>)
 80025ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025b2:	6453      	str	r3, [r2, #68]	; 0x44
	TIM12->BDTR &= ~(TIM_BDTR_MOE);
 80025b4:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <HardSw_PWM_Channels_OFF+0x50>)
 80025b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b8:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <HardSw_PWM_Channels_OFF+0x50>)
 80025ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80025be:	6453      	str	r3, [r2, #68]	; 0x44
	TIM12->BDTR &= ~(TIM_BDTR_OSSI);
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <HardSw_PWM_Channels_OFF+0x50>)
 80025c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c4:	4a03      	ldr	r2, [pc, #12]	; (80025d4 <HardSw_PWM_Channels_OFF+0x50>)
 80025c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025ca:	6453      	str	r3, [r2, #68]	; 0x44
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40010400 	.word	0x40010400
 80025d4:	40001800 	.word	0x40001800

080025d8 <HardSw_PWM_Channels_UpdateDuty>:

void HardSw_PWM_Channels_UpdateDuty(float New_Duty){
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	ed87 0a01 	vstr	s0, [r7, #4]

	uint32_t duty_tmp;

	if(New_Duty > 1){
 80025e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80025e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f2:	dd02      	ble.n	80025fa <HardSw_PWM_Channels_UpdateDuty+0x22>
		New_Duty = 1;
 80025f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80025f8:	607b      	str	r3, [r7, #4]
	}
	if(New_Duty < 0){
 80025fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80025fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002606:	d502      	bpl.n	800260e <HardSw_PWM_Channels_UpdateDuty+0x36>
		New_Duty = 0;
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
	}

	duty_tmp = TIM8->ARR * New_Duty;
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	ee07 3a90 	vmov	s15, r3
 8002616:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800261a:	edd7 7a01 	vldr	s15, [r7, #4]
 800261e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002626:	ee17 3a90 	vmov	r3, s15
 800262a:	60fb      	str	r3, [r7, #12]

	if (TIM8->CCR1 != duty_tmp) {
 800262c:	4b08      	ldr	r3, [pc, #32]	; (8002650 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 800262e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	429a      	cmp	r2, r3
 8002634:	d005      	beq.n	8002642 <HardSw_PWM_Channels_UpdateDuty+0x6a>
		//common
		TIM8->CCR1 = duty_tmp;
 8002636:	4a06      	ldr	r2, [pc, #24]	; (8002650 <HardSw_PWM_Channels_UpdateDuty+0x78>)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6353      	str	r3, [r2, #52]	; 0x34
		TIM12->CCR1 = duty_tmp;
 800263c:	4a05      	ldr	r2, [pc, #20]	; (8002654 <HardSw_PWM_Channels_UpdateDuty+0x7c>)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6353      	str	r3, [r2, #52]	; 0x34
	}

}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40010400 	.word	0x40010400
 8002654:	40001800 	.word	0x40001800

08002658 <HardSw_PWM_Channels_UpdatePhase>:

void HardSw_PWM_Channels_UpdatePhase(uint8_t Tim_Ch_num ,uint32_t New_Phase){
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]

	uint32_t phase_tmp;

	switch(Tim_Ch_num){
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	2b0c      	cmp	r3, #12
 8002668:	d04c      	beq.n	8002704 <HardSw_PWM_Channels_UpdatePhase+0xac>
 800266a:	2b0c      	cmp	r3, #12
 800266c:	dc6d      	bgt.n	800274a <HardSw_PWM_Channels_UpdatePhase+0xf2>
 800266e:	2b04      	cmp	r3, #4
 8002670:	d002      	beq.n	8002678 <HardSw_PWM_Channels_UpdatePhase+0x20>
 8002672:	2b08      	cmp	r3, #8
 8002674:	d023      	beq.n	80026be <HardSw_PWM_Channels_UpdatePhase+0x66>
			TIM8->CCR4 = phase_tmp;
		}
		break;
	default:

		break;
 8002676:	e068      	b.n	800274a <HardSw_PWM_Channels_UpdatePhase+0xf2>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 8002678:	4b3a      	ldr	r3, [pc, #232]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800267a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267c:	4a39      	ldr	r2, [pc, #228]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800267e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002680:	ee07 2a90 	vmov	s15, r2
 8002684:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002688:	eddf 6a37 	vldr	s13, [pc, #220]	; 8002768 <HardSw_PWM_Channels_UpdatePhase+0x110>
 800268c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	ee07 2a90 	vmov	s15, r2
 8002696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800269a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800269e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026a2:	ee17 2a90 	vmov	r2, s15
 80026a6:	1a9b      	subs	r3, r3, r2
 80026a8:	3b14      	subs	r3, #20
 80026aa:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR2 != phase_tmp){
 80026ac:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d04b      	beq.n	800274e <HardSw_PWM_Channels_UpdatePhase+0xf6>
			TIM8->CCR2 = phase_tmp;
 80026b6:	4a2b      	ldr	r2, [pc, #172]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 80026bc:	e047      	b.n	800274e <HardSw_PWM_Channels_UpdatePhase+0xf6>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 80026be:	4b29      	ldr	r3, [pc, #164]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	4a28      	ldr	r2, [pc, #160]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026c6:	ee07 2a90 	vmov	s15, r2
 80026ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ce:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002768 <HardSw_PWM_Channels_UpdatePhase+0x110>
 80026d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	ee07 2a90 	vmov	s15, r2
 80026dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026e8:	ee17 2a90 	vmov	r2, s15
 80026ec:	1a9b      	subs	r3, r3, r2
 80026ee:	3b14      	subs	r3, #20
 80026f0:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR3 != phase_tmp){
 80026f2:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d02a      	beq.n	8002752 <HardSw_PWM_Channels_UpdatePhase+0xfa>
			TIM8->CCR3 = phase_tmp;
 80026fc:	4a19      	ldr	r2, [pc, #100]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8002702:	e026      	b.n	8002752 <HardSw_PWM_Channels_UpdatePhase+0xfa>
		phase_tmp = TIM8->ARR - (uint32_t) ((((float) TIM8->ARR / 360)) * New_Phase) - ZERO_PHASE;
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002708:	4a16      	ldr	r2, [pc, #88]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800270a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800270c:	ee07 2a90 	vmov	s15, r2
 8002710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002714:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002768 <HardSw_PWM_Channels_UpdatePhase+0x110>
 8002718:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	ee07 2a90 	vmov	s15, r2
 8002722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800272e:	ee17 2a90 	vmov	r2, s15
 8002732:	1a9b      	subs	r3, r3, r2
 8002734:	3b14      	subs	r3, #20
 8002736:	60fb      	str	r3, [r7, #12]
		if(TIM8->CCR4 != phase_tmp){
 8002738:	4b0a      	ldr	r3, [pc, #40]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	429a      	cmp	r2, r3
 8002740:	d009      	beq.n	8002756 <HardSw_PWM_Channels_UpdatePhase+0xfe>
			TIM8->CCR4 = phase_tmp;
 8002742:	4a08      	ldr	r2, [pc, #32]	; (8002764 <HardSw_PWM_Channels_UpdatePhase+0x10c>)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8002748:	e005      	b.n	8002756 <HardSw_PWM_Channels_UpdatePhase+0xfe>
		break;
 800274a:	bf00      	nop
 800274c:	e004      	b.n	8002758 <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 800274e:	bf00      	nop
 8002750:	e002      	b.n	8002758 <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 8002752:	bf00      	nop
 8002754:	e000      	b.n	8002758 <HardSw_PWM_Channels_UpdatePhase+0x100>
		break;
 8002756:	bf00      	nop
	}

}
 8002758:	bf00      	nop
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	40010400 	.word	0x40010400
 8002768:	43b40000 	.word	0x43b40000

0800276c <HardSw_PWM_Channels_UpdateFreq>:

void HardSw_PWM_Channels_UpdateFreq(uint32_t New_Freq){
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]

	uint32_t freq_tmp;

	//Ограничение макс частоты
	if (New_Freq > HARDSW_MAX_FREQ) {
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f244 6250 	movw	r2, #18000	; 0x4650
 800277a:	4293      	cmp	r3, r2
 800277c:	d902      	bls.n	8002784 <HardSw_PWM_Channels_UpdateFreq+0x18>
		New_Freq = HARDSW_MAX_FREQ;
 800277e:	f244 6350 	movw	r3, #18000	; 0x4650
 8002782:	607b      	str	r3, [r7, #4]
	}
	//Ограничение мин частоты
	if (New_Freq < HARDSW_MIN_FREQ) {
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f243 62af 	movw	r2, #13999	; 0x36af
 800278a:	4293      	cmp	r3, r2
 800278c:	d802      	bhi.n	8002794 <HardSw_PWM_Channels_UpdateFreq+0x28>
		New_Freq = HARDSW_MIN_FREQ;
 800278e:	f243 63b0 	movw	r3, #14000	; 0x36b0
 8002792:	607b      	str	r3, [r7, #4]
	}

	freq_tmp = TIMER_CLK_FREQ / New_Freq;
 8002794:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <HardSw_PWM_Channels_UpdateFreq+0x54>)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	fbb2 f3f3 	udiv	r3, r2, r3
 800279c:	60fb      	str	r3, [r7, #12]

	if(TIM8->ARR != freq_tmp){
 800279e:	4b09      	ldr	r3, [pc, #36]	; (80027c4 <HardSw_PWM_Channels_UpdateFreq+0x58>)
 80027a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d005      	beq.n	80027b4 <HardSw_PWM_Channels_UpdateFreq+0x48>
		TIM8->ARR = freq_tmp;
 80027a8:	4a06      	ldr	r2, [pc, #24]	; (80027c4 <HardSw_PWM_Channels_UpdateFreq+0x58>)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	62d3      	str	r3, [r2, #44]	; 0x2c
		TIM12->ARR = freq_tmp;
 80027ae:	4a06      	ldr	r2, [pc, #24]	; (80027c8 <HardSw_PWM_Channels_UpdateFreq+0x5c>)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	62d3      	str	r3, [r2, #44]	; 0x2c
	}

}
 80027b4:	bf00      	nop
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	01406f40 	.word	0x01406f40
 80027c4:	40010400 	.word	0x40010400
 80027c8:	40001800 	.word	0x40001800

080027cc <main_timer_function>:

void main_timer_function() {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af02      	add	r7, sp, #8

	//Основная функция, где крутится вся логика

	//расчет среднего значения датчиков
	//для фильтрации
	MEAN_Signal(&U_mean, &U_Value, &U_mean_sum, U_mean_buf, MEAN_BUF_SIZE);
 80027d2:	2332      	movs	r3, #50	; 0x32
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4ba9      	ldr	r3, [pc, #676]	; (8002a7c <main_timer_function+0x2b0>)
 80027d8:	4aa9      	ldr	r2, [pc, #676]	; (8002a80 <main_timer_function+0x2b4>)
 80027da:	49aa      	ldr	r1, [pc, #680]	; (8002a84 <main_timer_function+0x2b8>)
 80027dc:	48aa      	ldr	r0, [pc, #680]	; (8002a88 <main_timer_function+0x2bc>)
 80027de:	f7fe fcf7 	bl	80011d0 <MEAN_Signal>
	MEAN_Signal(&I_mean, &I_Value, &I_mean_sum, I_mean_buf, MEAN_BUF_SIZE);
 80027e2:	2332      	movs	r3, #50	; 0x32
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	4ba9      	ldr	r3, [pc, #676]	; (8002a8c <main_timer_function+0x2c0>)
 80027e8:	4aa9      	ldr	r2, [pc, #676]	; (8002a90 <main_timer_function+0x2c4>)
 80027ea:	49aa      	ldr	r1, [pc, #680]	; (8002a94 <main_timer_function+0x2c8>)
 80027ec:	48aa      	ldr	r0, [pc, #680]	; (8002a98 <main_timer_function+0x2cc>)
 80027ee:	f7fe fcef 	bl	80011d0 <MEAN_Signal>

	//функции считывания входов и выдачи сигналов на выходы
	HW_Driver_DI_AI_Read();
 80027f2:	f7fe fb51 	bl	8000e98 <HW_Driver_DI_AI_Read>
	HW_Driver_DO_PWM_Out();
 80027f6:	f7fe fcbf 	bl	8001178 <HW_Driver_DO_PWM_Out>

	//Светодиодная индикация состояния
	Device_Indication_Process();
 80027fa:	f000 fb69 	bl	8002ed0 <Device_Indication_Process>
	//Проверка ошибок
	if(CHECK_ERROR_EN){
		Device_Check_Error();
	}

	if(Device_Error > 0){
 80027fe:	4ba7      	ldr	r3, [pc, #668]	; (8002a9c <main_timer_function+0x2d0>)
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <main_timer_function+0x40>
		State = Stop;
 8002806:	4ba6      	ldr	r3, [pc, #664]	; (8002aa0 <main_timer_function+0x2d4>)
 8002808:	2205      	movs	r2, #5
 800280a:	601a      	str	r2, [r3, #0]
	}

	//По этому флагу разрешается работа доп стойки для жесткой коммутациии
	EN_OS_State = 1; // СМИРНОВ СКАЗАЛ ТАК НАДО!!!!
 800280c:	4ba5      	ldr	r3, [pc, #660]	; (8002aa4 <main_timer_function+0x2d8>)
 800280e:	2201      	movs	r2, #1
 8002810:	701a      	strb	r2, [r3, #0]
	if(EN_OS_State){
 8002812:	4ba4      	ldr	r3, [pc, #656]	; (8002aa4 <main_timer_function+0x2d8>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <main_timer_function+0x56>
		autocomp_enable = 1;
 800281a:	4ba3      	ldr	r3, [pc, #652]	; (8002aa8 <main_timer_function+0x2dc>)
 800281c:	2201      	movs	r2, #1
 800281e:	701a      	strb	r2, [r3, #0]
 8002820:	e002      	b.n	8002828 <main_timer_function+0x5c>
	} else {
		autocomp_enable = 0;
 8002822:	4ba1      	ldr	r3, [pc, #644]	; (8002aa8 <main_timer_function+0x2dc>)
 8002824:	2200      	movs	r2, #0
 8002826:	701a      	strb	r2, [r3, #0]
	}

	// обновление регистров MDB
	ModbusRTU_update_reg();
 8002828:	f000 fbde 	bl	8002fe8 <ModbusRTU_update_reg>

	//Основная стейт машина
	switch (State) {
 800282c:	4b9c      	ldr	r3, [pc, #624]	; (8002aa0 <main_timer_function+0x2d4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b06      	cmp	r3, #6
 8002832:	f200 824e 	bhi.w	8002cd2 <main_timer_function+0x506>
 8002836:	a201      	add	r2, pc, #4	; (adr r2, 800283c <main_timer_function+0x70>)
 8002838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283c:	08002859 	.word	0x08002859
 8002840:	0800297d 	.word	0x0800297d
 8002844:	080029ad 	.word	0x080029ad
 8002848:	08002a31 	.word	0x08002a31
 800284c:	08002b19 	.word	0x08002b19
 8002850:	08002bfb 	.word	0x08002bfb
 8002854:	08002c81 	.word	0x08002c81

	case Init:

		//не имеет смысла
		if(State != Old_State){
 8002858:	4b91      	ldr	r3, [pc, #580]	; (8002aa0 <main_timer_function+0x2d4>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b93      	ldr	r3, [pc, #588]	; (8002aac <main_timer_function+0x2e0>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d008      	beq.n	8002876 <main_timer_function+0xaa>
			time_tmp = millis();
 8002864:	f000 fac2 	bl	8002dec <millis>
 8002868:	4603      	mov	r3, r0
 800286a:	4a91      	ldr	r2, [pc, #580]	; (8002ab0 <main_timer_function+0x2e4>)
 800286c:	6013      	str	r3, [r2, #0]
			Old_State = State;
 800286e:	4b8c      	ldr	r3, [pc, #560]	; (8002aa0 <main_timer_function+0x2d4>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a8e      	ldr	r2, [pc, #568]	; (8002aac <main_timer_function+0x2e0>)
 8002874:	6013      	str	r3, [r2, #0]
		}

		Button_1.State = &But_1_State;
 8002876:	4b8f      	ldr	r3, [pc, #572]	; (8002ab4 <main_timer_function+0x2e8>)
 8002878:	4a8f      	ldr	r2, [pc, #572]	; (8002ab8 <main_timer_function+0x2ec>)
 800287a:	601a      	str	r2, [r3, #0]
		Button_1.delay = SB1_T_DELAY;
 800287c:	4b8d      	ldr	r3, [pc, #564]	; (8002ab4 <main_timer_function+0x2e8>)
 800287e:	22c8      	movs	r2, #200	; 0xc8
 8002880:	60da      	str	r2, [r3, #12]
		Button_1.Old_State = OFF;
 8002882:	4b8c      	ldr	r3, [pc, #560]	; (8002ab4 <main_timer_function+0x2e8>)
 8002884:	2200      	movs	r2, #0
 8002886:	711a      	strb	r2, [r3, #4]
		Button_1.cnt = 0;
 8002888:	4b8a      	ldr	r3, [pc, #552]	; (8002ab4 <main_timer_function+0x2e8>)
 800288a:	2200      	movs	r2, #0
 800288c:	609a      	str	r2, [r3, #8]

		PC_Button.State = &PC_Start_flag;
 800288e:	4b8b      	ldr	r3, [pc, #556]	; (8002abc <main_timer_function+0x2f0>)
 8002890:	4a8b      	ldr	r2, [pc, #556]	; (8002ac0 <main_timer_function+0x2f4>)
 8002892:	601a      	str	r2, [r3, #0]
		PC_Button.delay = 100;
 8002894:	4b89      	ldr	r3, [pc, #548]	; (8002abc <main_timer_function+0x2f0>)
 8002896:	2264      	movs	r2, #100	; 0x64
 8002898:	60da      	str	r2, [r3, #12]
		PC_Button.Old_State = OFF;
 800289a:	4b88      	ldr	r3, [pc, #544]	; (8002abc <main_timer_function+0x2f0>)
 800289c:	2200      	movs	r2, #0
 800289e:	711a      	strb	r2, [r3, #4]
		PC_Button.cnt = 0;
 80028a0:	4b86      	ldr	r3, [pc, #536]	; (8002abc <main_timer_function+0x2f0>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]

		init_err = Periph_Init();
 80028a6:	f7fe fa2b 	bl	8000d00 <Periph_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b85      	ldr	r3, [pc, #532]	; (8002ac4 <main_timer_function+0x2f8>)
 80028b0:	701a      	strb	r2, [r3, #0]

		// инициализация рамп и регуляторов
		//Работают сейчас
		Ramp_Init(&Ramp_Amp, &zad_u, HV_MAX_VOLT, 0, 10, 1);
 80028b2:	2201      	movs	r2, #1
 80028b4:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80028b8:	eddf 0a83 	vldr	s1, [pc, #524]	; 8002ac8 <main_timer_function+0x2fc>
 80028bc:	ed9f 0a83 	vldr	s0, [pc, #524]	; 8002acc <main_timer_function+0x300>
 80028c0:	4983      	ldr	r1, [pc, #524]	; (8002ad0 <main_timer_function+0x304>)
 80028c2:	4884      	ldr	r0, [pc, #528]	; (8002ad4 <main_timer_function+0x308>)
 80028c4:	f000 fc85 	bl	80031d2 <Ramp_Init>
		Regulator_Init(&Reg_U, &Ramp_Amp.Out, &calc_os_u, 0.0005, 0.005, 0.8, 0, 0.8, 0);
 80028c8:	eddf 2a7f 	vldr	s5, [pc, #508]	; 8002ac8 <main_timer_function+0x2fc>
 80028cc:	ed9f 2a82 	vldr	s4, [pc, #520]	; 8002ad8 <main_timer_function+0x30c>
 80028d0:	eddf 1a7d 	vldr	s3, [pc, #500]	; 8002ac8 <main_timer_function+0x2fc>
 80028d4:	ed9f 1a80 	vldr	s2, [pc, #512]	; 8002ad8 <main_timer_function+0x30c>
 80028d8:	eddf 0a80 	vldr	s1, [pc, #512]	; 8002adc <main_timer_function+0x310>
 80028dc:	ed9f 0a80 	vldr	s0, [pc, #512]	; 8002ae0 <main_timer_function+0x314>
 80028e0:	4a80      	ldr	r2, [pc, #512]	; (8002ae4 <main_timer_function+0x318>)
 80028e2:	4981      	ldr	r1, [pc, #516]	; (8002ae8 <main_timer_function+0x31c>)
 80028e4:	4881      	ldr	r0, [pc, #516]	; (8002aec <main_timer_function+0x320>)
 80028e6:	f000 fd94 	bl	8003412 <Regulator_Init>
		// Regulator_Init(&Reg_U, &Ramp_Amp.Out, &U_Instant, 0.0005, 0.005, 0.8, 0, 0.8, 0);
        // Regulator_Init(&Reg_U, &zad_u, &U_Instant, 0.0005, 0.005, 0.8, 0, 0.8, 0); // ТЕСТ
		//Не работают
		Ramp_Init(&Ramp_Freq, &zad_freq, PFM_MAX_FREQ, PFM_MIN_FREQ, 40, 1);
 80028ea:	2201      	movs	r2, #1
 80028ec:	ed9f 1a80 	vldr	s2, [pc, #512]	; 8002af0 <main_timer_function+0x324>
 80028f0:	eddf 0a80 	vldr	s1, [pc, #512]	; 8002af4 <main_timer_function+0x328>
 80028f4:	ed9f 0a80 	vldr	s0, [pc, #512]	; 8002af8 <main_timer_function+0x32c>
 80028f8:	4980      	ldr	r1, [pc, #512]	; (8002afc <main_timer_function+0x330>)
 80028fa:	4881      	ldr	r0, [pc, #516]	; (8002b00 <main_timer_function+0x334>)
 80028fc:	f000 fc69 	bl	80031d2 <Ramp_Init>
		Ramp_Init(&Ramp_Phase, &zad_phase, PFM_MAX_PHASE, PFM_MIN_PHASE, 1, 100);
 8002900:	2264      	movs	r2, #100	; 0x64
 8002902:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8002906:	eddf 0a70 	vldr	s1, [pc, #448]	; 8002ac8 <main_timer_function+0x2fc>
 800290a:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 8002b04 <main_timer_function+0x338>
 800290e:	497e      	ldr	r1, [pc, #504]	; (8002b08 <main_timer_function+0x33c>)
 8002910:	487e      	ldr	r0, [pc, #504]	; (8002b0c <main_timer_function+0x340>)
 8002912:	f000 fc5e 	bl	80031d2 <Ramp_Init>


		//Modbus заготовочка
		ModbusRTU_Init();
 8002916:	f7fe fca9 	bl	800126c <ModbusRTU_Init>

		//Конфигурируем регистры таймеров на работу с нужной частотой
		SoftSw_PWM_Channels_UpdateFreq(SOFTSW_FREQ);
 800291a:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800291e:	f7ff fde1 	bl	80024e4 <SoftSw_PWM_Channels_UpdateFreq>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_2, SOFTSW_CH2_PHASE);
 8002922:	21b4      	movs	r1, #180	; 0xb4
 8002924:	2004      	movs	r0, #4
 8002926:	f7ff fd53 	bl	80023d0 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_3, SOFTSW_CH3_PHASE);
 800292a:	215a      	movs	r1, #90	; 0x5a
 800292c:	2008      	movs	r0, #8
 800292e:	f7ff fd4f 	bl	80023d0 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_4, SOFTSW_CH4_PHASE);
 8002932:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002936:	200c      	movs	r0, #12
 8002938:	f7ff fd4a 	bl	80023d0 <SoftSw_PWM_Channels_UpdatePhase>
		SoftSw_PWM_Channels_UpdateDuty(0);
 800293c:	ed9f 0a62 	vldr	s0, [pc, #392]	; 8002ac8 <main_timer_function+0x2fc>
 8002940:	f7ff fcfe 	bl	8002340 <SoftSw_PWM_Channels_UpdateDuty>
		SoftSw_PWM_Channels_OFF();
 8002944:	f7ff fc6e 	bl	8002224 <SoftSw_PWM_Channels_OFF>

		//Мне удобно так его проконфигурировать и потом выключить шим
		HardSw_PWM_Channels_UpdateFreq(HARDSW_FREQ);
 8002948:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800294c:	f7ff ff0e 	bl	800276c <HardSw_PWM_Channels_UpdateFreq>
		HardSw_PWM_Channels_UpdatePhase(TIM_CHANNEL_2, HARDSW_CH2_PHASE);
 8002950:	21b4      	movs	r1, #180	; 0xb4
 8002952:	2004      	movs	r0, #4
 8002954:	f7ff fe80 	bl	8002658 <HardSw_PWM_Channels_UpdatePhase>
		HardSw_PWM_Channels_UpdateDuty(0);
 8002958:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8002ac8 <main_timer_function+0x2fc>
 800295c:	f7ff fe3c 	bl	80025d8 <HardSw_PWM_Channels_UpdateDuty>
		HardSw_PWM_Channels_OFF();
 8002960:	f7ff fe10 	bl	8002584 <HardSw_PWM_Channels_OFF>

		if (init_err == 0) {
 8002964:	4b57      	ldr	r3, [pc, #348]	; (8002ac4 <main_timer_function+0x2f8>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d103      	bne.n	8002974 <main_timer_function+0x1a8>
			State = Wait;
 800296c:	4b4c      	ldr	r3, [pc, #304]	; (8002aa0 <main_timer_function+0x2d4>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]
			State = Error;
		}



		break;
 8002972:	e1b7      	b.n	8002ce4 <main_timer_function+0x518>
			State = Error;
 8002974:	4b4a      	ldr	r3, [pc, #296]	; (8002aa0 <main_timer_function+0x2d4>)
 8002976:	2206      	movs	r2, #6
 8002978:	601a      	str	r2, [r3, #0]
		break;
 800297a:	e1b3      	b.n	8002ce4 <main_timer_function+0x518>

	case Wait:

		if(ST_WAIT_EN){
			if(State != Old_State){
 800297c:	4b48      	ldr	r3, [pc, #288]	; (8002aa0 <main_timer_function+0x2d4>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b4a      	ldr	r3, [pc, #296]	; (8002aac <main_timer_function+0x2e0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	429a      	cmp	r2, r3
 8002986:	d008      	beq.n	800299a <main_timer_function+0x1ce>
				time_tmp = millis();
 8002988:	f000 fa30 	bl	8002dec <millis>
 800298c:	4603      	mov	r3, r0
 800298e:	4a48      	ldr	r2, [pc, #288]	; (8002ab0 <main_timer_function+0x2e4>)
 8002990:	6013      	str	r3, [r2, #0]
				Old_State = State;
 8002992:	4b43      	ldr	r3, [pc, #268]	; (8002aa0 <main_timer_function+0x2d4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a45      	ldr	r2, [pc, #276]	; (8002aac <main_timer_function+0x2e0>)
 8002998:	6013      	str	r3, [r2, #0]
			}

			Button_Control(&Button_1, PreCharge);
 800299a:	2102      	movs	r1, #2
 800299c:	4845      	ldr	r0, [pc, #276]	; (8002ab4 <main_timer_function+0x2e8>)
 800299e:	f000 fa63 	bl	8002e68 <Button_Control>
			Button_Control(&PC_Button, PreCharge);
 80029a2:	2102      	movs	r1, #2
 80029a4:	4845      	ldr	r0, [pc, #276]	; (8002abc <main_timer_function+0x2f0>)
 80029a6:	f000 fa5f 	bl	8002e68 <Button_Control>

		} else {
			State = PreCharge;
		}

		break;
 80029aa:	e19b      	b.n	8002ce4 <main_timer_function+0x518>

	case PreCharge:

		if(ST_PRECHARGE_EN){
			if(State != Old_State){
 80029ac:	4b3c      	ldr	r3, [pc, #240]	; (8002aa0 <main_timer_function+0x2d4>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b3e      	ldr	r3, [pc, #248]	; (8002aac <main_timer_function+0x2e0>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d00e      	beq.n	80029d6 <main_timer_function+0x20a>
				time_tmp = millis();
 80029b8:	f000 fa18 	bl	8002dec <millis>
 80029bc:	4603      	mov	r3, r0
 80029be:	4a3c      	ldr	r2, [pc, #240]	; (8002ab0 <main_timer_function+0x2e4>)
 80029c0:	6013      	str	r3, [r2, #0]
				Old_State = State;
 80029c2:	4b37      	ldr	r3, [pc, #220]	; (8002aa0 <main_timer_function+0x2d4>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a39      	ldr	r2, [pc, #228]	; (8002aac <main_timer_function+0x2e0>)
 80029c8:	6013      	str	r3, [r2, #0]
				DO_1_State = ON;
 80029ca:	4b51      	ldr	r3, [pc, #324]	; (8002b10 <main_timer_function+0x344>)
 80029cc:	2201      	movs	r2, #1
 80029ce:	701a      	strb	r2, [r3, #0]
				DO_2_State = OFF;
 80029d0:	4b50      	ldr	r3, [pc, #320]	; (8002b14 <main_timer_function+0x348>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
			}

			Button_Control(&Button_1, Stop);
 80029d6:	2105      	movs	r1, #5
 80029d8:	4836      	ldr	r0, [pc, #216]	; (8002ab4 <main_timer_function+0x2e8>)
 80029da:	f000 fa45 	bl	8002e68 <Button_Control>
			Button_Control(&PC_Button, Stop);
 80029de:	2105      	movs	r1, #5
 80029e0:	4836      	ldr	r0, [pc, #216]	; (8002abc <main_timer_function+0x2f0>)
 80029e2:	f000 fa41 	bl	8002e68 <Button_Control>

			if(millis() - time_tmp >= T_PRECHARGE){
 80029e6:	f000 fa01 	bl	8002dec <millis>
 80029ea:	4602      	mov	r2, r0
 80029ec:	4b30      	ldr	r3, [pc, #192]	; (8002ab0 <main_timer_function+0x2e4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d907      	bls.n	8002a0a <main_timer_function+0x23e>
				DO_2_State = ON;
 80029fa:	4b46      	ldr	r3, [pc, #280]	; (8002b14 <main_timer_function+0x348>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
				time_tmp = millis();
 8002a00:	f000 f9f4 	bl	8002dec <millis>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4a2a      	ldr	r2, [pc, #168]	; (8002ab0 <main_timer_function+0x2e4>)
 8002a08:	6013      	str	r3, [r2, #0]
			}

			if((millis() - time_tmp >= 500) && (DO_2_State == ON)){
 8002a0a:	f000 f9ef 	bl	8002dec <millis>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	4b27      	ldr	r3, [pc, #156]	; (8002ab0 <main_timer_function+0x2e4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a1a:	f0c0 815c 	bcc.w	8002cd6 <main_timer_function+0x50a>
 8002a1e:	4b3d      	ldr	r3, [pc, #244]	; (8002b14 <main_timer_function+0x348>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	f040 8157 	bne.w	8002cd6 <main_timer_function+0x50a>
				//DO_1_State = OFF; ВЫКЛЮЧАТЬ НЕ НУЖНО, Т.К. ПЕРЕДЕЛАЛИ СХЕМУ ДЛЯ ЗАРЯДА КОНДЕНСАТОРОВ
				State = Delay;
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <main_timer_function+0x2d4>)
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	601a      	str	r2, [r3, #0]

		} else {
			State = Delay;
		}

		break;
 8002a2e:	e152      	b.n	8002cd6 <main_timer_function+0x50a>

	case Delay:

		if(ST_DELAY_EN){
			if(State != Old_State){
 8002a30:	4b1b      	ldr	r3, [pc, #108]	; (8002aa0 <main_timer_function+0x2d4>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <main_timer_function+0x2e0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d008      	beq.n	8002a4e <main_timer_function+0x282>
				time_tmp = millis();
 8002a3c:	f000 f9d6 	bl	8002dec <millis>
 8002a40:	4603      	mov	r3, r0
 8002a42:	4a1b      	ldr	r2, [pc, #108]	; (8002ab0 <main_timer_function+0x2e4>)
 8002a44:	6013      	str	r3, [r2, #0]
				Old_State = State;
 8002a46:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <main_timer_function+0x2d4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a18      	ldr	r2, [pc, #96]	; (8002aac <main_timer_function+0x2e0>)
 8002a4c:	6013      	str	r3, [r2, #0]
			}

			Button_Control(&Button_1, Stop);
 8002a4e:	2105      	movs	r1, #5
 8002a50:	4818      	ldr	r0, [pc, #96]	; (8002ab4 <main_timer_function+0x2e8>)
 8002a52:	f000 fa09 	bl	8002e68 <Button_Control>
			Button_Control(&PC_Button, Stop);
 8002a56:	2105      	movs	r1, #5
 8002a58:	4818      	ldr	r0, [pc, #96]	; (8002abc <main_timer_function+0x2f0>)
 8002a5a:	f000 fa05 	bl	8002e68 <Button_Control>

			if(millis() - time_tmp >= T_DELAY){
 8002a5e:	f000 f9c5 	bl	8002dec <millis>
 8002a62:	4602      	mov	r2, r0
 8002a64:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <main_timer_function+0x2e4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a6e:	f0c0 8134 	bcc.w	8002cda <main_timer_function+0x50e>
				State = Work;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <main_timer_function+0x2d4>)
 8002a74:	2204      	movs	r2, #4
 8002a76:	601a      	str	r2, [r3, #0]
			}
		} else {
			State = Work;
		}

		break;
 8002a78:	e12f      	b.n	8002cda <main_timer_function+0x50e>
 8002a7a:	bf00      	nop
 8002a7c:	20000080 	.word	0x20000080
 8002a80:	2000007c 	.word	0x2000007c
 8002a84:	20000060 	.word	0x20000060
 8002a88:	20000078 	.word	0x20000078
 8002a8c:	200000f4 	.word	0x200000f4
 8002a90:	200000f0 	.word	0x200000f0
 8002a94:	20000062 	.word	0x20000062
 8002a98:	200000ec 	.word	0x200000ec
 8002a9c:	20000416 	.word	0x20000416
 8002aa0:	20000408 	.word	0x20000408
 8002aa4:	20000055 	.word	0x20000055
 8002aa8:	20000400 	.word	0x20000400
 8002aac:	2000040c 	.word	0x2000040c
 8002ab0:	20000410 	.word	0x20000410
 8002ab4:	20000418 	.word	0x20000418
 8002ab8:	20000054 	.word	0x20000054
 8002abc:	20000428 	.word	0x20000428
 8002ac0:	20000401 	.word	0x20000401
 8002ac4:	20000414 	.word	0x20000414
 8002ac8:	00000000 	.word	0x00000000
 8002acc:	45034000 	.word	0x45034000
 8002ad0:	200003f4 	.word	0x200003f4
 8002ad4:	2000043c 	.word	0x2000043c
 8002ad8:	3f4ccccd 	.word	0x3f4ccccd
 8002adc:	3ba3d70a 	.word	0x3ba3d70a
 8002ae0:	3a03126f 	.word	0x3a03126f
 8002ae4:	20000404 	.word	0x20000404
 8002ae8:	20000444 	.word	0x20000444
 8002aec:	20000484 	.word	0x20000484
 8002af0:	42200000 	.word	0x42200000
 8002af4:	447a0000 	.word	0x447a0000
 8002af8:	467a0000 	.word	0x467a0000
 8002afc:	20000010 	.word	0x20000010
 8002b00:	20000454 	.word	0x20000454
 8002b04:	43280000 	.word	0x43280000
 8002b08:	20000018 	.word	0x20000018
 8002b0c:	2000046c 	.word	0x2000046c
 8002b10:	20000056 	.word	0x20000056
 8002b14:	20000057 	.word	0x20000057

	case Work:

		if(ST_WORK_EN){
			if(State != Old_State){
 8002b18:	4b74      	ldr	r3, [pc, #464]	; (8002cec <main_timer_function+0x520>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b74      	ldr	r3, [pc, #464]	; (8002cf0 <main_timer_function+0x524>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d017      	beq.n	8002b54 <main_timer_function+0x388>
				time_tmp = millis();
 8002b24:	f000 f962 	bl	8002dec <millis>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	4a72      	ldr	r2, [pc, #456]	; (8002cf4 <main_timer_function+0x528>)
 8002b2c:	6013      	str	r3, [r2, #0]

				EN_PWM_State = ON;
 8002b2e:	4b72      	ldr	r3, [pc, #456]	; (8002cf8 <main_timer_function+0x52c>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]

				//Включение шима
				if(SOFT_SW_EN){
					SoftSw_PWM_Channels_ON();
 8002b34:	f7ff fbca 	bl	80022cc <SoftSw_PWM_Channels_ON>
					SoftSw_PWM_Channels_UpdateDuty(SOFTSW_DUTY);
 8002b38:	ed9f 0a70 	vldr	s0, [pc, #448]	; 8002cfc <main_timer_function+0x530>
 8002b3c:	f7ff fc00 	bl	8002340 <SoftSw_PWM_Channels_UpdateDuty>
				}

				if(HARD_SW_EN){
					HardSw_PWM_Channels_ON();
 8002b40:	f7ff fd0e 	bl	8002560 <HardSw_PWM_Channels_ON>
					HardSw_PWM_Channels_UpdateDuty(HARDSW_DUTY);
 8002b44:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 8002d00 <main_timer_function+0x534>
 8002b48:	f7ff fd46 	bl	80025d8 <HardSw_PWM_Channels_UpdateDuty>
				}

				Old_State = State;
 8002b4c:	4b67      	ldr	r3, [pc, #412]	; (8002cec <main_timer_function+0x520>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a67      	ldr	r2, [pc, #412]	; (8002cf0 <main_timer_function+0x524>)
 8002b52:	6013      	str	r3, [r2, #0]
			{
				//Разомкнутая система
				//HardSw_PWM_Channels_UpdateDuty(HardSw_Duty);

				//Замкнутая система
				HardSw_PWM_Channels_UpdateDuty(Reg_U.Out);
 8002b54:	4b6b      	ldr	r3, [pc, #428]	; (8002d04 <main_timer_function+0x538>)
 8002b56:	edd3 7a04 	vldr	s15, [r3, #16]
 8002b5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b5e:	f7ff fd3b 	bl	80025d8 <HardSw_PWM_Channels_UpdateDuty>

				if(millis() - time_tmp >= T_DELAY_WORK)
 8002b62:	f000 f943 	bl	8002dec <millis>
 8002b66:	4602      	mov	r2, r0
 8002b68:	4b62      	ldr	r3, [pc, #392]	; (8002cf4 <main_timer_function+0x528>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b72:	d339      	bcc.n	8002be8 <main_timer_function+0x41c>
				{

					if(autocomp_enable)
 8002b74:	4b64      	ldr	r3, [pc, #400]	; (8002d08 <main_timer_function+0x53c>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00f      	beq.n	8002b9c <main_timer_function+0x3d0>
					{
						if(targ_u != zad_u)
 8002b7c:	4b63      	ldr	r3, [pc, #396]	; (8002d0c <main_timer_function+0x540>)
 8002b7e:	ed93 7a00 	vldr	s14, [r3]
 8002b82:	4b63      	ldr	r3, [pc, #396]	; (8002d10 <main_timer_function+0x544>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b90:	d013      	beq.n	8002bba <main_timer_function+0x3ee>
						{
							zad_u = targ_u;
 8002b92:	4b5e      	ldr	r3, [pc, #376]	; (8002d0c <main_timer_function+0x540>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a5e      	ldr	r2, [pc, #376]	; (8002d10 <main_timer_function+0x544>)
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	e00e      	b.n	8002bba <main_timer_function+0x3ee>
						}
					}
					else
					{
						if(zad_u_PC != zad_u)
 8002b9c:	4b5d      	ldr	r3, [pc, #372]	; (8002d14 <main_timer_function+0x548>)
 8002b9e:	ed93 7a00 	vldr	s14, [r3]
 8002ba2:	4b5b      	ldr	r3, [pc, #364]	; (8002d10 <main_timer_function+0x544>)
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	eeb4 7a67 	vcmp.f32	s14, s15
 8002bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb0:	d003      	beq.n	8002bba <main_timer_function+0x3ee>
						{
							zad_u = zad_u_PC;
 8002bb2:	4b58      	ldr	r3, [pc, #352]	; (8002d14 <main_timer_function+0x548>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a56      	ldr	r2, [pc, #344]	; (8002d10 <main_timer_function+0x544>)
 8002bb8:	6013      	str	r3, [r2, #0]
						}
					}

					if(zad_u >= HV_MAX_VOLT)
 8002bba:	4b55      	ldr	r3, [pc, #340]	; (8002d10 <main_timer_function+0x544>)
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
 8002bc0:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8002d18 <main_timer_function+0x54c>
 8002bc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bcc:	db02      	blt.n	8002bd4 <main_timer_function+0x408>
					{
						zad_u = HV_MAX_VOLT;
 8002bce:	4b50      	ldr	r3, [pc, #320]	; (8002d10 <main_timer_function+0x544>)
 8002bd0:	4a52      	ldr	r2, [pc, #328]	; (8002d1c <main_timer_function+0x550>)
 8002bd2:	601a      	str	r2, [r3, #0]
					}

					//targ_u = DOWN_TARGET_VOLT*DOWN_TV_KOEF;
					targ_u = down_targ_volt*DOWN_TV_KOEF;
 8002bd4:	4b52      	ldr	r3, [pc, #328]	; (8002d20 <main_timer_function+0x554>)
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	eeb0 7a0a 	vmov.f32	s14, #10	; 0x40500000  3.250
 8002bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002be2:	4b4a      	ldr	r3, [pc, #296]	; (8002d0c <main_timer_function+0x540>)
 8002be4:	edc3 7a00 	vstr	s15, [r3]
				}
			}

			Button_Control(&Button_1, Stop);
 8002be8:	2105      	movs	r1, #5
 8002bea:	484e      	ldr	r0, [pc, #312]	; (8002d24 <main_timer_function+0x558>)
 8002bec:	f000 f93c 	bl	8002e68 <Button_Control>
			Button_Control(&PC_Button, Stop);
 8002bf0:	2105      	movs	r1, #5
 8002bf2:	484d      	ldr	r0, [pc, #308]	; (8002d28 <main_timer_function+0x55c>)
 8002bf4:	f000 f938 	bl	8002e68 <Button_Control>
		} else {
			State = Stop;
		}


		break;
 8002bf8:	e074      	b.n	8002ce4 <main_timer_function+0x518>

	case Stop:

		if(ST_STOP_EN){

			if(State != Old_State){
 8002bfa:	4b3c      	ldr	r3, [pc, #240]	; (8002cec <main_timer_function+0x520>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	4b3c      	ldr	r3, [pc, #240]	; (8002cf0 <main_timer_function+0x524>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d027      	beq.n	8002c56 <main_timer_function+0x48a>
				time_tmp = millis();
 8002c06:	f000 f8f1 	bl	8002dec <millis>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	4a39      	ldr	r2, [pc, #228]	; (8002cf4 <main_timer_function+0x528>)
 8002c0e:	6013      	str	r3, [r2, #0]

				EN_PWM_State = OFF;
 8002c10:	4b39      	ldr	r3, [pc, #228]	; (8002cf8 <main_timer_function+0x52c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
				//Отключение шима
				SoftSw_PWM_Channels_OFF();
 8002c16:	f7ff fb05 	bl	8002224 <SoftSw_PWM_Channels_OFF>
				SoftSw_PWM_Channels_UpdateDuty(0);
 8002c1a:	ed9f 0a39 	vldr	s0, [pc, #228]	; 8002d00 <main_timer_function+0x534>
 8002c1e:	f7ff fb8f 	bl	8002340 <SoftSw_PWM_Channels_UpdateDuty>

				HardSw_PWM_Channels_OFF();
 8002c22:	f7ff fcaf 	bl	8002584 <HardSw_PWM_Channels_OFF>
				HardSw_PWM_Channels_UpdateDuty(0);
 8002c26:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8002d00 <main_timer_function+0x534>
 8002c2a:	f7ff fcd5 	bl	80025d8 <HardSw_PWM_Channels_UpdateDuty>

				Ramp_Clear(&Ramp_Amp);
 8002c2e:	483f      	ldr	r0, [pc, #252]	; (8002d2c <main_timer_function+0x560>)
 8002c30:	f000 faf8 	bl	8003224 <Ramp_Clear>
				//zad_amp = 0;

				zad_u = 0;
 8002c34:	4b36      	ldr	r3, [pc, #216]	; (8002d10 <main_timer_function+0x544>)
 8002c36:	f04f 0200 	mov.w	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
				Regulator_Clear(&Reg_U);
 8002c3c:	4831      	ldr	r0, [pc, #196]	; (8002d04 <main_timer_function+0x538>)
 8002c3e:	f000 fc28 	bl	8003492 <Regulator_Clear>


				DO_1_State = OFF;
 8002c42:	4b3b      	ldr	r3, [pc, #236]	; (8002d30 <main_timer_function+0x564>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
				DO_2_State = OFF;
 8002c48:	4b3a      	ldr	r3, [pc, #232]	; (8002d34 <main_timer_function+0x568>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]

				Old_State = State;
 8002c4e:	4b27      	ldr	r3, [pc, #156]	; (8002cec <main_timer_function+0x520>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a27      	ldr	r2, [pc, #156]	; (8002cf0 <main_timer_function+0x524>)
 8002c54:	6013      	str	r3, [r2, #0]
			}

			if(Device_Error > 0){
 8002c56:	4b38      	ldr	r3, [pc, #224]	; (8002d38 <main_timer_function+0x56c>)
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d003      	beq.n	8002c66 <main_timer_function+0x49a>
				State = Error;
 8002c5e:	4b23      	ldr	r3, [pc, #140]	; (8002cec <main_timer_function+0x520>)
 8002c60:	2206      	movs	r2, #6
 8002c62:	601a      	str	r2, [r3, #0]

		} else {
			State = Wait;
		}

		break;
 8002c64:	e03b      	b.n	8002cde <main_timer_function+0x512>
				if(millis() - time_tmp >= T_STOP){
 8002c66:	f000 f8c1 	bl	8002dec <millis>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <main_timer_function+0x528>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c76:	d332      	bcc.n	8002cde <main_timer_function+0x512>
					State = Wait;
 8002c78:	4b1c      	ldr	r3, [pc, #112]	; (8002cec <main_timer_function+0x520>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
		break;
 8002c7e:	e02e      	b.n	8002cde <main_timer_function+0x512>

	case Error:

		if(ST_ERROR_EN){

			if(DO_1_State){
 8002c80:	4b2b      	ldr	r3, [pc, #172]	; (8002d30 <main_timer_function+0x564>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <main_timer_function+0x4c2>
				DO_1_State = OFF;
 8002c88:	4b29      	ldr	r3, [pc, #164]	; (8002d30 <main_timer_function+0x564>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	701a      	strb	r2, [r3, #0]
			}

			if(DO_2_State){
 8002c8e:	4b29      	ldr	r3, [pc, #164]	; (8002d34 <main_timer_function+0x568>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <main_timer_function+0x4d0>
				DO_2_State = OFF;
 8002c96:	4b27      	ldr	r3, [pc, #156]	; (8002d34 <main_timer_function+0x568>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
			}

			if(EN_PWM_State){
 8002c9c:	4b16      	ldr	r3, [pc, #88]	; (8002cf8 <main_timer_function+0x52c>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d002      	beq.n	8002caa <main_timer_function+0x4de>
				EN_PWM_State = OFF;
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <main_timer_function+0x52c>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
			}

			//На всякий случай ещё раз выключаем шим
			SoftSw_PWM_Channels_OFF();
 8002caa:	f7ff fabb 	bl	8002224 <SoftSw_PWM_Channels_OFF>
			SoftSw_PWM_Channels_UpdateDuty(0);
 8002cae:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8002d00 <main_timer_function+0x534>
 8002cb2:	f7ff fb45 	bl	8002340 <SoftSw_PWM_Channels_UpdateDuty>

			HardSw_PWM_Channels_OFF();
 8002cb6:	f7ff fc65 	bl	8002584 <HardSw_PWM_Channels_OFF>
			HardSw_PWM_Channels_UpdateDuty(0);
 8002cba:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8002d00 <main_timer_function+0x534>
 8002cbe:	f7ff fc8b 	bl	80025d8 <HardSw_PWM_Channels_UpdateDuty>

			if(Device_Error == 0){
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	; (8002d38 <main_timer_function+0x56c>)
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10b      	bne.n	8002ce2 <main_timer_function+0x516>
				State = Wait;
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <main_timer_function+0x520>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

		} else {
			State = Wait;
		}

		break;
 8002cd0:	e007      	b.n	8002ce2 <main_timer_function+0x516>

	default:
		break;
 8002cd2:	bf00      	nop
 8002cd4:	e006      	b.n	8002ce4 <main_timer_function+0x518>
		break;
 8002cd6:	bf00      	nop
 8002cd8:	e004      	b.n	8002ce4 <main_timer_function+0x518>
		break;
 8002cda:	bf00      	nop
 8002cdc:	e002      	b.n	8002ce4 <main_timer_function+0x518>
		break;
 8002cde:	bf00      	nop
 8002ce0:	e000      	b.n	8002ce4 <main_timer_function+0x518>
		break;
 8002ce2:	bf00      	nop

	}

}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000408 	.word	0x20000408
 8002cf0:	2000040c 	.word	0x2000040c
 8002cf4:	20000410 	.word	0x20000410
 8002cf8:	20000058 	.word	0x20000058
 8002cfc:	3eb33333 	.word	0x3eb33333
 8002d00:	00000000 	.word	0x00000000
 8002d04:	20000484 	.word	0x20000484
 8002d08:	20000400 	.word	0x20000400
 8002d0c:	200003f8 	.word	0x200003f8
 8002d10:	200003f4 	.word	0x200003f4
 8002d14:	200003fc 	.word	0x200003fc
 8002d18:	45034000 	.word	0x45034000
 8002d1c:	45034000 	.word	0x45034000
 8002d20:	20000014 	.word	0x20000014
 8002d24:	20000418 	.word	0x20000418
 8002d28:	20000428 	.word	0x20000428
 8002d2c:	2000043c 	.word	0x2000043c
 8002d30:	20000056 	.word	0x20000056
 8002d34:	20000057 	.word	0x20000057
 8002d38:	20000416 	.word	0x20000416

08002d3c <TIM_NB_Init>:

//-----NON BLOKING TIMER--------------------------------------------------------------------------
void TIM_NB_Init(TIM_NB_TypeDef *timer, uint32_t delay, void (*funptr)) {
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]

	timer->delay = delay;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	609a      	str	r2, [r3, #8]
	timer->function = funptr;
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	60da      	str	r2, [r3, #12]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <TIM_NB_Start>:

void TIM_NB_Start(TIM_NB_TypeDef *timer, uint8_t mode) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	70fb      	strb	r3, [r7, #3]

	if (timer->delay != 0) {
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <TIM_NB_Start+0x24>
		timer->counter = millis();
 8002d74:	f000 f83a 	bl	8002dec <millis>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	605a      	str	r2, [r3, #4]
		timer->state = mode;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	78fa      	ldrb	r2, [r7, #3]
 8002d82:	701a      	strb	r2, [r3, #0]
	}
}
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <TIM_NB_Check>:
	if (timer->state != STOPPED) {
		timer->state = STOPPED;
	}
}

void TIM_NB_Check(TIM_NB_TypeDef *timer) {
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]

	if (timer->state != STOPPED) {
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d023      	beq.n	8002de4 <TIM_NB_Check+0x58>
		if (HAL_GetTick() - timer->counter >= timer->delay) {
 8002d9c:	f001 fbe8 	bl	8004570 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	1ad2      	subs	r2, r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d319      	bcc.n	8002de4 <TIM_NB_Check+0x58>
			switch (timer->state) {
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d002      	beq.n	8002dbe <TIM_NB_Check+0x32>
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d00a      	beq.n	8002dd2 <TIM_NB_Check+0x46>
				timer->function();
				break;
			}
		}
	}
}
 8002dbc:	e012      	b.n	8002de4 <TIM_NB_Check+0x58>
				timer->state = STOPPED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	701a      	strb	r2, [r3, #0]
				timer->counter = 0;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	605a      	str	r2, [r3, #4]
				timer->function();
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	4798      	blx	r3
				break;
 8002dd0:	e008      	b.n	8002de4 <TIM_NB_Check+0x58>
				timer->counter = HAL_GetTick();
 8002dd2:	f001 fbcd 	bl	8004570 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	605a      	str	r2, [r3, #4]
				timer->function();
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4798      	blx	r3
				break;
 8002de2:	bf00      	nop
}
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <millis>:

uint32_t millis() {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002df0:	f001 fbbe 	bl	8004570 <HAL_GetTick>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <LED_Control>:
//-----NON BLOKING TIMER--------------------------------------------------------------------------

void LED_Control(LED_CMD_TypeDef Cmd, uint32_t Blink_Period, enum_state *LED_Name, uint32_t *LED_cnt) {
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b084      	sub	sp, #16
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	603b      	str	r3, [r7, #0]
 8002e06:	4603      	mov	r3, r0
 8002e08:	73fb      	strb	r3, [r7, #15]

	if (Cmd == LED_OFF) {
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d103      	bne.n	8002e18 <LED_Control+0x1e>
		*LED_Name = OFF;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
				*LED_Name = ON;
			}
		}
	}

}
 8002e16:	e022      	b.n	8002e5e <LED_Control+0x64>
	} else if (Cmd == LED_ON) {
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d103      	bne.n	8002e26 <LED_Control+0x2c>
		*LED_Name = ON;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
}
 8002e24:	e01b      	b.n	8002e5e <LED_Control+0x64>
	} else if (Cmd == LED_BLINK) {
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d118      	bne.n	8002e5e <LED_Control+0x64>
		if (HAL_GetTick() - *LED_cnt >= Blink_Period) {
 8002e2c:	f001 fba0 	bl	8004570 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	68ba      	ldr	r2, [r7, #8]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d80f      	bhi.n	8002e5e <LED_Control+0x64>
			*LED_cnt = HAL_GetTick();
 8002e3e:	f001 fb97 	bl	8004570 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	601a      	str	r2, [r3, #0]
			if (*LED_Name == ON) {
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d103      	bne.n	8002e58 <LED_Control+0x5e>
				*LED_Name = OFF;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	701a      	strb	r2, [r3, #0]
}
 8002e56:	e002      	b.n	8002e5e <LED_Control+0x64>
				*LED_Name = ON;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	701a      	strb	r2, [r3, #0]
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <Button_Control>:

void Button_Control(Button_TypeDef *Button, uint8_t Target_state){
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	70fb      	strb	r3, [r7, #3]

	if((*Button->State == ON) && (Button->Old_State == OFF)){
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d114      	bne.n	8002ea8 <Button_Control+0x40>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	791b      	ldrb	r3, [r3, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d110      	bne.n	8002ea8 <Button_Control+0x40>
		if(millis() - Button->cnt >= Button->delay){
 8002e86:	f7ff ffb1 	bl	8002dec <millis>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	1ad2      	subs	r2, r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d314      	bcc.n	8002ec4 <Button_Control+0x5c>
			Button->Old_State = ON;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	711a      	strb	r2, [r3, #4]
			State = Target_state;
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	; (8002ecc <Button_Control+0x64>)
 8002ea4:	6013      	str	r3, [r2, #0]
		if(millis() - Button->cnt >= Button->delay){
 8002ea6:	e00d      	b.n	8002ec4 <Button_Control+0x5c>
		}
	} else {
		if(*Button->State == OFF){
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d102      	bne.n	8002eb8 <Button_Control+0x50>
			Button->Old_State = OFF;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	711a      	strb	r2, [r3, #4]
		}
		Button->cnt = millis();
 8002eb8:	f7ff ff98 	bl	8002dec <millis>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	609a      	str	r2, [r3, #8]
	}

}
 8002ec2:	bf00      	nop
 8002ec4:	bf00      	nop
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20000408 	.word	0x20000408

08002ed0 <Device_Indication_Process>:

void Device_Indication_Process(){
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0

	if (State == Work)
 8002ed4:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <Device_Indication_Process+0x78>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d106      	bne.n	8002eea <Device_Indication_Process+0x1a>
		LED_Control(LED_ON, 0, &LED_1_State, &LED_1_Cnt);
 8002edc:	4b1b      	ldr	r3, [pc, #108]	; (8002f4c <Device_Indication_Process+0x7c>)
 8002ede:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <Device_Indication_Process+0x80>)
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	f7ff ff89 	bl	8002dfa <LED_Control>
	else if (State == Error)
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
	else
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);

}
 8002ee8:	e02b      	b.n	8002f42 <Device_Indication_Process+0x72>
	else if ((State == Delay) || (State == PreCharge))
 8002eea:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <Device_Indication_Process+0x78>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2b03      	cmp	r3, #3
 8002ef0:	d003      	beq.n	8002efa <Device_Indication_Process+0x2a>
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <Device_Indication_Process+0x78>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d106      	bne.n	8002f08 <Device_Indication_Process+0x38>
		LED_Control(LED_BLINK, 100, &LED_1_State, &LED_1_Cnt);
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <Device_Indication_Process+0x7c>)
 8002efc:	4a14      	ldr	r2, [pc, #80]	; (8002f50 <Device_Indication_Process+0x80>)
 8002efe:	2164      	movs	r1, #100	; 0x64
 8002f00:	2002      	movs	r0, #2
 8002f02:	f7ff ff7a 	bl	8002dfa <LED_Control>
}
 8002f06:	e01c      	b.n	8002f42 <Device_Indication_Process+0x72>
	else if (State == Wait)
 8002f08:	4b0f      	ldr	r3, [pc, #60]	; (8002f48 <Device_Indication_Process+0x78>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d107      	bne.n	8002f20 <Device_Indication_Process+0x50>
		LED_Control(LED_BLINK, 500, &LED_1_State, &LED_1_Cnt);
 8002f10:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <Device_Indication_Process+0x7c>)
 8002f12:	4a0f      	ldr	r2, [pc, #60]	; (8002f50 <Device_Indication_Process+0x80>)
 8002f14:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002f18:	2002      	movs	r0, #2
 8002f1a:	f7ff ff6e 	bl	8002dfa <LED_Control>
}
 8002f1e:	e010      	b.n	8002f42 <Device_Indication_Process+0x72>
	else if (State == Error)
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <Device_Indication_Process+0x78>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b06      	cmp	r3, #6
 8002f26:	d106      	bne.n	8002f36 <Device_Indication_Process+0x66>
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <Device_Indication_Process+0x7c>)
 8002f2a:	4a09      	ldr	r2, [pc, #36]	; (8002f50 <Device_Indication_Process+0x80>)
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f7ff ff63 	bl	8002dfa <LED_Control>
}
 8002f34:	e005      	b.n	8002f42 <Device_Indication_Process+0x72>
		LED_Control(LED_OFF, 0, &LED_1_State, &LED_1_Cnt);
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <Device_Indication_Process+0x7c>)
 8002f38:	4a05      	ldr	r2, [pc, #20]	; (8002f50 <Device_Indication_Process+0x80>)
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	f7ff ff5c 	bl	8002dfa <LED_Control>
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000408 	.word	0x20000408
 8002f4c:	2000005c 	.word	0x2000005c
 8002f50:	20000059 	.word	0x20000059

08002f54 <ModbusRTU_Init_AO>:
	}

}

void ModbusRTU_Init_AO ()
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
	// Определение переменных AO
	for(uint8_t i = 0; i < ADR_MAX_AO; i++)
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	71fb      	strb	r3, [r7, #7]
 8002f5e:	e00a      	b.n	8002f76 <ModbusRTU_Init_AO+0x22>
	{
		DATA_AO[i] = &DATA_AO_buf[i];
 8002f60:	79fa      	ldrb	r2, [r7, #7]
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	0052      	lsls	r2, r2, #1
 8002f66:	490d      	ldr	r1, [pc, #52]	; (8002f9c <ModbusRTU_Init_AO+0x48>)
 8002f68:	440a      	add	r2, r1
 8002f6a:	490d      	ldr	r1, [pc, #52]	; (8002fa0 <ModbusRTU_Init_AO+0x4c>)
 8002f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(uint8_t i = 0; i < ADR_MAX_AO; i++)
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	3301      	adds	r3, #1
 8002f74:	71fb      	strb	r3, [r7, #7]
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	2b09      	cmp	r3, #9
 8002f7a:	d9f1      	bls.n	8002f60 <ModbusRTU_Init_AO+0xc>
	}
	DATA_AO_buf[1] = down_targ_volt;
 8002f7c:	4b09      	ldr	r3, [pc, #36]	; (8002fa4 <ModbusRTU_Init_AO+0x50>)
 8002f7e:	edd3 7a00 	vldr	s15, [r3]
 8002f82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f86:	ee17 3a90 	vmov	r3, s15
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	4b03      	ldr	r3, [pc, #12]	; (8002f9c <ModbusRTU_Init_AO+0x48>)
 8002f8e:	805a      	strh	r2, [r3, #2]
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	200001ac 	.word	0x200001ac
 8002fa0:	2000015c 	.word	0x2000015c
 8002fa4:	20000014 	.word	0x20000014

08002fa8 <ModbusRTU_Init_AI>:

void ModbusRTU_Init_AI ()
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
	// Определение переменных AI
	for(uint8_t i = 0; i < ADR_MAX_AI; i++)
 8002fae:	2300      	movs	r3, #0
 8002fb0:	71fb      	strb	r3, [r7, #7]
 8002fb2:	e00a      	b.n	8002fca <ModbusRTU_Init_AI+0x22>
	{
		DATA_AI[i] = &DATA_AI_buf[i];
 8002fb4:	79fa      	ldrb	r2, [r7, #7]
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	0052      	lsls	r2, r2, #1
 8002fba:	4909      	ldr	r1, [pc, #36]	; (8002fe0 <ModbusRTU_Init_AI+0x38>)
 8002fbc:	440a      	add	r2, r1
 8002fbe:	4909      	ldr	r1, [pc, #36]	; (8002fe4 <ModbusRTU_Init_AI+0x3c>)
 8002fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(uint8_t i = 0; i < ADR_MAX_AI; i++)
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	71fb      	strb	r3, [r7, #7]
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	2b09      	cmp	r3, #9
 8002fce:	d9f1      	bls.n	8002fb4 <ModbusRTU_Init_AI+0xc>
	}
}
 8002fd0:	bf00      	nop
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	200001c0 	.word	0x200001c0
 8002fe4:	20000184 	.word	0x20000184

08002fe8 <ModbusRTU_update_reg>:

void ModbusRTU_update_reg()
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
	static uint16_t count = 0;
	int16_t  tmp_int16 = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp_uint16 = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	80fb      	strh	r3, [r7, #6]

	// Read reg mdb
	// State machine for modbus
	switch (State)
 8002ff6:	4b63      	ldr	r3, [pc, #396]	; (8003184 <ModbusRTU_update_reg+0x19c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d825      	bhi.n	800304a <ModbusRTU_update_reg+0x62>
 8002ffe:	a201      	add	r2, pc, #4	; (adr r2, 8003004 <ModbusRTU_update_reg+0x1c>)
 8003000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003004:	08003021 	.word	0x08003021
 8003008:	08003027 	.word	0x08003027
 800300c:	0800302d 	.word	0x0800302d
 8003010:	08003033 	.word	0x08003033
 8003014:	08003039 	.word	0x08003039
 8003018:	0800303f 	.word	0x0800303f
 800301c:	08003045 	.word	0x08003045
	{
	case Init:
		tmp_uint16 = 0b0000000000000001;
 8003020:	2301      	movs	r3, #1
 8003022:	80fb      	strh	r3, [r7, #6]
		break;
 8003024:	e012      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case Wait:
		tmp_uint16 = 0b0000000000000010;
 8003026:	2302      	movs	r3, #2
 8003028:	80fb      	strh	r3, [r7, #6]
		break;
 800302a:	e00f      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case PreCharge:
		tmp_uint16 = 0b0000000000000100;
 800302c:	2304      	movs	r3, #4
 800302e:	80fb      	strh	r3, [r7, #6]
		break;
 8003030:	e00c      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case Delay:
		tmp_uint16 = 0b0000000000001000;
 8003032:	2308      	movs	r3, #8
 8003034:	80fb      	strh	r3, [r7, #6]
		break;
 8003036:	e009      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case Work:
		tmp_uint16 = 0b0000000000010000;
 8003038:	2310      	movs	r3, #16
 800303a:	80fb      	strh	r3, [r7, #6]
		break;
 800303c:	e006      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case Stop:
		tmp_uint16 = 0b0000000000100000;
 800303e:	2320      	movs	r3, #32
 8003040:	80fb      	strh	r3, [r7, #6]
		break;
 8003042:	e003      	b.n	800304c <ModbusRTU_update_reg+0x64>
	case Error:
		tmp_uint16 = 0b0000000001000000;
 8003044:	2340      	movs	r3, #64	; 0x40
 8003046:	80fb      	strh	r3, [r7, #6]
		break;
 8003048:	e000      	b.n	800304c <ModbusRTU_update_reg+0x64>
	default:
		break;
 800304a:	bf00      	nop
	}
	DATA_AI_buf[0] = tmp_uint16;
 800304c:	4a4e      	ldr	r2, [pc, #312]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	8013      	strh	r3, [r2, #0]

	// State dout for modbus
	if (DO_1_State)   { tmp_uint16 |=  0b0000000000000001; }
 8003052:	4b4e      	ldr	r3, [pc, #312]	; (800318c <ModbusRTU_update_reg+0x1a4>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d004      	beq.n	8003064 <ModbusRTU_update_reg+0x7c>
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	80fb      	strh	r3, [r7, #6]
 8003062:	e003      	b.n	800306c <ModbusRTU_update_reg+0x84>
	else              { tmp_uint16 &= ~0b0000000000000001; }
 8003064:	88fb      	ldrh	r3, [r7, #6]
 8003066:	f023 0301 	bic.w	r3, r3, #1
 800306a:	80fb      	strh	r3, [r7, #6]

	if (DO_2_State)   { tmp_uint16 |=  0b0000000000000010; }
 800306c:	4b48      	ldr	r3, [pc, #288]	; (8003190 <ModbusRTU_update_reg+0x1a8>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d004      	beq.n	800307e <ModbusRTU_update_reg+0x96>
 8003074:	88fb      	ldrh	r3, [r7, #6]
 8003076:	f043 0302 	orr.w	r3, r3, #2
 800307a:	80fb      	strh	r3, [r7, #6]
 800307c:	e003      	b.n	8003086 <ModbusRTU_update_reg+0x9e>
	else              { tmp_uint16 &= ~0b0000000000000010; }
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	f023 0302 	bic.w	r3, r3, #2
 8003084:	80fb      	strh	r3, [r7, #6]

	if (EN_PWM_State) { tmp_uint16 |=  0b0000000000000100; }
 8003086:	4b43      	ldr	r3, [pc, #268]	; (8003194 <ModbusRTU_update_reg+0x1ac>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <ModbusRTU_update_reg+0xb0>
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	f043 0304 	orr.w	r3, r3, #4
 8003094:	80fb      	strh	r3, [r7, #6]
 8003096:	e003      	b.n	80030a0 <ModbusRTU_update_reg+0xb8>
	else              { tmp_uint16 &= ~0b0000000000000100; }
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	f023 0304 	bic.w	r3, r3, #4
 800309e:	80fb      	strh	r3, [r7, #6]
	DATA_AI_buf[1] = tmp_uint16;
 80030a0:	4a39      	ldr	r2, [pc, #228]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	8053      	strh	r3, [r2, #2]

	// Erorr
	DATA_AI_buf[2] = Device_Error;
 80030a6:	4b3c      	ldr	r3, [pc, #240]	; (8003198 <ModbusRTU_update_reg+0x1b0>)
 80030a8:	881a      	ldrh	r2, [r3, #0]
 80030aa:	4b37      	ldr	r3, [pc, #220]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030ac:	809a      	strh	r2, [r3, #4]

	// U_value
	tmp_int16 = U_Value;
 80030ae:	4b3b      	ldr	r3, [pc, #236]	; (800319c <ModbusRTU_update_reg+0x1b4>)
 80030b0:	881b      	ldrh	r3, [r3, #0]
 80030b2:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[3] = (uint16_t)tmp_int16;
 80030b4:	88ba      	ldrh	r2, [r7, #4]
 80030b6:	4b34      	ldr	r3, [pc, #208]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030b8:	80da      	strh	r2, [r3, #6]

	// I_value
	tmp_int16 = I_Value;
 80030ba:	4b39      	ldr	r3, [pc, #228]	; (80031a0 <ModbusRTU_update_reg+0x1b8>)
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[4] = (uint16_t)tmp_int16;
 80030c0:	88ba      	ldrh	r2, [r7, #4]
 80030c2:	4b31      	ldr	r3, [pc, #196]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030c4:	811a      	strh	r2, [r3, #8]

	// Reg_U.Out
	tmp_int16 = (Reg_U.Out * 1000);
 80030c6:	4b37      	ldr	r3, [pc, #220]	; (80031a4 <ModbusRTU_update_reg+0x1bc>)
 80030c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80030cc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80031a8 <ModbusRTU_update_reg+0x1c0>
 80030d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030d8:	ee17 3a90 	vmov	r3, s15
 80030dc:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[5] = (uint16_t)tmp_int16;
 80030de:	88ba      	ldrh	r2, [r7, #4]
 80030e0:	4b29      	ldr	r3, [pc, #164]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030e2:	815a      	strh	r2, [r3, #10]
	// PC_Start_flag = DATA_AO_buf[0];

	// Zad_U
	tmp_int16 = zad_u;
 80030e4:	4b31      	ldr	r3, [pc, #196]	; (80031ac <ModbusRTU_update_reg+0x1c4>)
 80030e6:	edd3 7a00 	vldr	s15, [r3]
 80030ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030ee:	ee17 3a90 	vmov	r3, s15
 80030f2:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[6] = (uint16_t)tmp_int16;
 80030f4:	88ba      	ldrh	r2, [r7, #4]
 80030f6:	4b24      	ldr	r3, [pc, #144]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 80030f8:	819a      	strh	r2, [r3, #12]

	// U_Instant
	tmp_int16 = U_Instant;
 80030fa:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <ModbusRTU_update_reg+0x1c8>)
 80030fc:	edd3 7a00 	vldr	s15, [r3]
 8003100:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003104:	ee17 3a90 	vmov	r3, s15
 8003108:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[7] = (uint16_t)tmp_int16;
 800310a:	88ba      	ldrh	r2, [r7, #4]
 800310c:	4b1e      	ldr	r3, [pc, #120]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 800310e:	81da      	strh	r2, [r3, #14]

	// I_Instant
	tmp_int16 = I_Instant;
 8003110:	4b28      	ldr	r3, [pc, #160]	; (80031b4 <ModbusRTU_update_reg+0x1cc>)
 8003112:	edd3 7a00 	vldr	s15, [r3]
 8003116:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800311a:	ee17 3a90 	vmov	r3, s15
 800311e:	80bb      	strh	r3, [r7, #4]
	DATA_AI_buf[8] = (uint16_t)tmp_int16;
 8003120:	88ba      	ldrh	r2, [r7, #4]
 8003122:	4b19      	ldr	r3, [pc, #100]	; (8003188 <ModbusRTU_update_reg+0x1a0>)
 8003124:	821a      	strh	r2, [r3, #16]

	// Write reg mdb
	if (DATA_AO_buf[0] == 1)
 8003126:	4b24      	ldr	r3, [pc, #144]	; (80031b8 <ModbusRTU_update_reg+0x1d0>)
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d105      	bne.n	800313a <ModbusRTU_update_reg+0x152>
	{
		PC_Start_flag = 1;
 800312e:	4b23      	ldr	r3, [pc, #140]	; (80031bc <ModbusRTU_update_reg+0x1d4>)
 8003130:	2201      	movs	r2, #1
 8003132:	701a      	strb	r2, [r3, #0]
		DATA_AO_buf[0] = 0;
 8003134:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <ModbusRTU_update_reg+0x1d0>)
 8003136:	2200      	movs	r2, #0
 8003138:	801a      	strh	r2, [r3, #0]
	}
	if ((PC_Start_flag == 1) && (count++ < 300))
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <ModbusRTU_update_reg+0x1d4>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d10a      	bne.n	8003158 <ModbusRTU_update_reg+0x170>
 8003142:	4b1f      	ldr	r3, [pc, #124]	; (80031c0 <ModbusRTU_update_reg+0x1d8>)
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	b291      	uxth	r1, r2
 800314a:	4a1d      	ldr	r2, [pc, #116]	; (80031c0 <ModbusRTU_update_reg+0x1d8>)
 800314c:	8011      	strh	r1, [r2, #0]
 800314e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003152:	d201      	bcs.n	8003158 <ModbusRTU_update_reg+0x170>
	{
		asm("Nop");
 8003154:	bf00      	nop
 8003156:	e005      	b.n	8003164 <ModbusRTU_update_reg+0x17c>
	}
	else
	{
		PC_Start_flag = 0;
 8003158:	4b18      	ldr	r3, [pc, #96]	; (80031bc <ModbusRTU_update_reg+0x1d4>)
 800315a:	2200      	movs	r2, #0
 800315c:	701a      	strb	r2, [r3, #0]
		count = 0;
 800315e:	4b18      	ldr	r3, [pc, #96]	; (80031c0 <ModbusRTU_update_reg+0x1d8>)
 8003160:	2200      	movs	r2, #0
 8003162:	801a      	strh	r2, [r3, #0]
	}
//	else
//	{
//		PC_Start_flag = 0;
//	}
	targ_u = DATA_AO_buf[1];
 8003164:	4b14      	ldr	r3, [pc, #80]	; (80031b8 <ModbusRTU_update_reg+0x1d0>)
 8003166:	885b      	ldrh	r3, [r3, #2]
 8003168:	ee07 3a90 	vmov	s15, r3
 800316c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003170:	4b14      	ldr	r3, [pc, #80]	; (80031c4 <ModbusRTU_update_reg+0x1dc>)
 8003172:	edc3 7a00 	vstr	s15, [r3]
	return;
 8003176:	bf00      	nop
}
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	20000408 	.word	0x20000408
 8003188:	200001c0 	.word	0x200001c0
 800318c:	20000056 	.word	0x20000056
 8003190:	20000057 	.word	0x20000057
 8003194:	20000058 	.word	0x20000058
 8003198:	20000416 	.word	0x20000416
 800319c:	20000060 	.word	0x20000060
 80031a0:	20000062 	.word	0x20000062
 80031a4:	20000484 	.word	0x20000484
 80031a8:	447a0000 	.word	0x447a0000
 80031ac:	200003f4 	.word	0x200003f4
 80031b0:	20000070 	.word	0x20000070
 80031b4:	200000e4 	.word	0x200000e4
 80031b8:	200001ac 	.word	0x200001ac
 80031bc:	20000401 	.word	0x20000401
 80031c0:	20000438 	.word	0x20000438
 80031c4:	200003f8 	.word	0x200003f8

080031c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031cc:	b672      	cpsid	i
}
 80031ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80031d0:	e7fe      	b.n	80031d0 <Error_Handler+0x8>

080031d2 <Ramp_Init>:
 * uplimit - верхний предел
 * downlimit - нижний предел
 * step - число, которое прибавляется/вычитается из in на каждом проходе
 * pass - сколько циклов таймера рампа пропускает
 * */
void Ramp_Init(Ramp_Struct *Ramp, float *in, float uplimit, float downlimit, float step, uint16_t pass) {
 80031d2:	b480      	push	{r7}
 80031d4:	b087      	sub	sp, #28
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6178      	str	r0, [r7, #20]
 80031da:	6139      	str	r1, [r7, #16]
 80031dc:	ed87 0a03 	vstr	s0, [r7, #12]
 80031e0:	edc7 0a02 	vstr	s1, [r7, #8]
 80031e4:	ed87 1a01 	vstr	s2, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	807b      	strh	r3, [r7, #2]

	Ramp->In = in;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	60da      	str	r2, [r3, #12]
	Ramp->Counter = 0;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2200      	movs	r2, #0
 80031f6:	801a      	strh	r2, [r3, #0]
	Ramp->Pass = pass;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	887a      	ldrh	r2, [r7, #2]
 80031fc:	805a      	strh	r2, [r3, #2]
	Ramp->DownLimit = downlimit;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	615a      	str	r2, [r3, #20]
	Ramp->Out = 0;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f04f 0200 	mov.w	r2, #0
 800320a:	609a      	str	r2, [r3, #8]
	Ramp->Step = step;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	605a      	str	r2, [r3, #4]
	Ramp->UpLimit = uplimit;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	611a      	str	r2, [r3, #16]

}
 8003218:	bf00      	nop
 800321a:	371c      	adds	r7, #28
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <Ramp_Clear>:
/*
 * Функция очистки рампы
 * *Ramp - Указатель на структуру рампы подлежащей очистке
 * */
void Ramp_Clear(Ramp_Struct *Ramp) {
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]

	Ramp->Counter = 0;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	801a      	strh	r2, [r3, #0]
	Ramp->Out = 0;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	609a      	str	r2, [r3, #8]

}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <Ramp_Process>:

/*
 * Функция работы рампы
 * *Ramp - Указатель на структуру рампы которая работает
 * */
void Ramp_Process(Ramp_Struct *Ramp) {
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]

	if (Ramp->Counter < Ramp->Pass) {
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	881a      	ldrh	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	885b      	ldrh	r3, [r3, #2]
 8003256:	429a      	cmp	r2, r3
 8003258:	d206      	bcs.n	8003268 <Ramp_Process+0x22>
		Ramp->Counter++;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	3301      	adds	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	801a      	strh	r2, [r3, #0]
		 }

		Ramp->Counter = 0;
	}

}
 8003266:	e0ce      	b.n	8003406 <Ramp_Process+0x1c0>
		 if ((Ramp->Out < *Ramp->In) && (Ramp->Out >= 0)) {
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	ed93 7a02 	vldr	s14, [r3, #8]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	edd3 7a00 	vldr	s15, [r3]
 8003276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	d52a      	bpl.n	80032d6 <Ramp_Process+0x90>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	edd3 7a02 	vldr	s15, [r3, #8]
 8003286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800328a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328e:	db22      	blt.n	80032d6 <Ramp_Process+0x90>
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	ed93 7a02 	vldr	s14, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	edd3 7a01 	vldr	s15, [r3, #4]
 800329c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	edd3 7a00 	vldr	s15, [r3]
 80032a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b0:	d50b      	bpl.n	80032ca <Ramp_Process+0x84>
				 Ramp->Out += Ramp->Step;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80032be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	edc3 7a02 	vstr	s15, [r3, #8]
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 80032c8:	e07b      	b.n	80033c2 <Ramp_Process+0x17c>
				 Ramp->Out = *Ramp->In;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	609a      	str	r2, [r3, #8]
			 if((Ramp->Out + Ramp->Step) < *Ramp->In){
 80032d4:	e075      	b.n	80033c2 <Ramp_Process+0x17c>
		 } else if ((Ramp->Out > *Ramp->In) && (Ramp->Out > 0)) {
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	ed93 7a02 	vldr	s14, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	edd3 7a00 	vldr	s15, [r3]
 80032e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ec:	dd13      	ble.n	8003316 <Ramp_Process+0xd0>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80032f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fc:	dd0b      	ble.n	8003316 <Ramp_Process+0xd0>
		 Ramp->Out -= Ramp->Step;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	ed93 7a02 	vldr	s14, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	edd3 7a01 	vldr	s15, [r3, #4]
 800330a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	edc3 7a02 	vstr	s15, [r3, #8]
 8003314:	e055      	b.n	80033c2 <Ramp_Process+0x17c>
		 } else if ((Ramp->Out > *Ramp->In) && (Ramp->Out <= 0)) {
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	ed93 7a02 	vldr	s14, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	edd3 7a00 	vldr	s15, [r3]
 8003324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332c:	dd2a      	ble.n	8003384 <Ramp_Process+0x13e>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	edd3 7a02 	vldr	s15, [r3, #8]
 8003334:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333c:	d822      	bhi.n	8003384 <Ramp_Process+0x13e>
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	ed93 7a02 	vldr	s14, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	edd3 7a01 	vldr	s15, [r3, #4]
 800334a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	edd3 7a00 	vldr	s15, [r3]
 8003356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800335a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800335e:	dd0b      	ble.n	8003378 <Ramp_Process+0x132>
			 				 Ramp->Out -= Ramp->Step;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	ed93 7a02 	vldr	s14, [r3, #8]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	edd3 7a01 	vldr	s15, [r3, #4]
 800336c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	edc3 7a02 	vstr	s15, [r3, #8]
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 8003376:	e024      	b.n	80033c2 <Ramp_Process+0x17c>
			 				 Ramp->Out = *Ramp->In;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	609a      	str	r2, [r3, #8]
			 if((Ramp->Out + Ramp->Step) > *Ramp->In){
 8003382:	e01e      	b.n	80033c2 <Ramp_Process+0x17c>
		 } else if ((Ramp->Out < *Ramp->In) && (Ramp->Out < 0)) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	ed93 7a02 	vldr	s14, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	edd3 7a00 	vldr	s15, [r3]
 8003392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800339a:	d512      	bpl.n	80033c2 <Ramp_Process+0x17c>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 7a02 	vldr	s15, [r3, #8]
 80033a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033aa:	d50a      	bpl.n	80033c2 <Ramp_Process+0x17c>
		 Ramp->Out += Ramp->Step;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	ed93 7a02 	vldr	s14, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80033b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	edc3 7a02 	vstr	s15, [r3, #8]
		 if (Ramp->Out >= Ramp->UpLimit){
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80033ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d6:	db04      	blt.n	80033e2 <Ramp_Process+0x19c>
		 Ramp->Out = Ramp->UpLimit;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691a      	ldr	r2, [r3, #16]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	e00e      	b.n	8003400 <Ramp_Process+0x1ba>
		 } else if (Ramp->Out <= Ramp->DownLimit){
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	ed93 7a02 	vldr	s14, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80033ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f6:	d803      	bhi.n	8003400 <Ramp_Process+0x1ba>
		 Ramp->Out = Ramp->DownLimit;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695a      	ldr	r2, [r3, #20]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
		Ramp->Counter = 0;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	801a      	strh	r2, [r3, #0]
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <Regulator_Init>:

void Regulator_Init(PI_Reg_Struct *Reg, float *in, float *fb, float k_p, float k_i, float I_uplimit, float I_downlimit, float uplimit, float downlimit) {
 8003412:	b480      	push	{r7}
 8003414:	b08b      	sub	sp, #44	; 0x2c
 8003416:	af00      	add	r7, sp, #0
 8003418:	6278      	str	r0, [r7, #36]	; 0x24
 800341a:	6239      	str	r1, [r7, #32]
 800341c:	61fa      	str	r2, [r7, #28]
 800341e:	ed87 0a06 	vstr	s0, [r7, #24]
 8003422:	edc7 0a05 	vstr	s1, [r7, #20]
 8003426:	ed87 1a04 	vstr	s2, [r7, #16]
 800342a:	edc7 1a03 	vstr	s3, [r7, #12]
 800342e:	ed87 2a02 	vstr	s4, [r7, #8]
 8003432:	edc7 2a01 	vstr	s5, [r7, #4]

	Reg->Fb = fb;
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	69fa      	ldr	r2, [r7, #28]
 800343a:	619a      	str	r2, [r3, #24]
	Reg->DownLimit = downlimit;
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	; 0x24
	Reg->I = 0;
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
	Reg->I_DownLimit = I_downlimit;
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	62da      	str	r2, [r3, #44]	; 0x2c
	Reg->I_UpLimit = I_uplimit;
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	629a      	str	r2, [r3, #40]	; 0x28
	Reg->In = in;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	615a      	str	r2, [r3, #20]
	Reg->Out = 0;
 800345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345e:	f04f 0200 	mov.w	r2, #0
 8003462:	611a      	str	r2, [r3, #16]
	Reg->P = 0;
 8003464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	605a      	str	r2, [r3, #4]
	Reg->UpLimit = uplimit;
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	621a      	str	r2, [r3, #32]
	Reg->d = 0;
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	61da      	str	r2, [r3, #28]
	Reg->k_I = k_i;
 800347a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	609a      	str	r2, [r3, #8]
	Reg->k_P = k_p;
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	60da      	str	r2, [r3, #12]

}
 8003486:	bf00      	nop
 8003488:	372c      	adds	r7, #44	; 0x2c
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <Regulator_Clear>:

void Regulator_Clear(PI_Reg_Struct *Reg) {
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]

	Reg->I = 0;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
	Reg->Out = 0;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	611a      	str	r2, [r3, #16]
	Reg->P = 0;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	605a      	str	r2, [r3, #4]
	Reg->d = 0;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	61da      	str	r2, [r3, #28]

}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
	...

080034c8 <Regulator_Process>:

void Regulator_Process(PI_Reg_Struct *Reg) {
 80034c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]

	Reg->d = *Reg->In - *Reg->Fb;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	ed93 7a00 	vldr	s14, [r3]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	edd3 7a00 	vldr	s15, [r3]
 80034e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	edc3 7a07 	vstr	s15, [r3, #28]

	Reg->I += TIMER_PERIOD * Reg->k_I * Reg->d;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fc ffcd 	bl	8000490 <__aeabi_f2d>
 80034f6:	4604      	mov	r4, r0
 80034f8:	460d      	mov	r5, r1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fc ffc6 	bl	8000490 <__aeabi_f2d>
 8003504:	a33e      	add	r3, pc, #248	; (adr r3, 8003600 <Regulator_Process+0x138>)
 8003506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350a:	f7fd f819 	bl	8000540 <__aeabi_dmul>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	4690      	mov	r8, r2
 8003514:	4699      	mov	r9, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	4618      	mov	r0, r3
 800351c:	f7fc ffb8 	bl	8000490 <__aeabi_f2d>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	4640      	mov	r0, r8
 8003526:	4649      	mov	r1, r9
 8003528:	f7fd f80a 	bl	8000540 <__aeabi_dmul>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4620      	mov	r0, r4
 8003532:	4629      	mov	r1, r5
 8003534:	f7fc fe4e 	bl	80001d4 <__adddf3>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	4610      	mov	r0, r2
 800353e:	4619      	mov	r1, r3
 8003540:	f7fd fa10 	bl	8000964 <__aeabi_d2f>
 8003544:	4602      	mov	r2, r0
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	601a      	str	r2, [r3, #0]
	if (Reg->I < Reg->I_DownLimit)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	ed93 7a00 	vldr	s14, [r3]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003556:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800355a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355e:	d504      	bpl.n	800356a <Regulator_Process+0xa2>
		Reg->I = Reg->I_DownLimit;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	e00e      	b.n	8003588 <Regulator_Process+0xc0>
	else if (Reg->I > Reg->I_UpLimit)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	ed93 7a00 	vldr	s14, [r3]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003576:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800357a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357e:	dd03      	ble.n	8003588 <Regulator_Process+0xc0>
		Reg->I = Reg->I_UpLimit;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	601a      	str	r2, [r3, #0]

	Reg->P = Reg->k_P * Reg->d;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	ed93 7a03 	vldr	s14, [r3, #12]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	edd3 7a07 	vldr	s15, [r3, #28]
 8003594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	edc3 7a01 	vstr	s15, [r3, #4]

	Reg->Out = Reg->P + Reg->I;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	ed93 7a01 	vldr	s14, [r3, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	edd3 7a00 	vldr	s15, [r3]
 80035aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	edc3 7a04 	vstr	s15, [r3, #16]
	if (Reg->Out < Reg->DownLimit)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80035c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c8:	d504      	bpl.n	80035d4 <Regulator_Process+0x10c>
		Reg->Out = Reg->DownLimit;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	611a      	str	r2, [r3, #16]
	else if (Reg->Out > Reg->UpLimit)
		Reg->Out = Reg->UpLimit;

}
 80035d2:	e00f      	b.n	80035f4 <Regulator_Process+0x12c>
	else if (Reg->Out > Reg->UpLimit)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	ed93 7a04 	vldr	s14, [r3, #16]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	edd3 7a08 	vldr	s15, [r3, #32]
 80035e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e8:	dc00      	bgt.n	80035ec <Regulator_Process+0x124>
}
 80035ea:	e003      	b.n	80035f4 <Regulator_Process+0x12c>
		Reg->Out = Reg->UpLimit;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a1a      	ldr	r2, [r3, #32]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	611a      	str	r2, [r3, #16]
}
 80035f4:	bf00      	nop
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035fe:	bf00      	nop
 8003600:	d2f1a9fc 	.word	0xd2f1a9fc
 8003604:	3f10624d 	.word	0x3f10624d

08003608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	607b      	str	r3, [r7, #4]
 8003612:	4b10      	ldr	r3, [pc, #64]	; (8003654 <HAL_MspInit+0x4c>)
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	4a0f      	ldr	r2, [pc, #60]	; (8003654 <HAL_MspInit+0x4c>)
 8003618:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800361c:	6453      	str	r3, [r2, #68]	; 0x44
 800361e:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <HAL_MspInit+0x4c>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003626:	607b      	str	r3, [r7, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	603b      	str	r3, [r7, #0]
 800362e:	4b09      	ldr	r3, [pc, #36]	; (8003654 <HAL_MspInit+0x4c>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	4a08      	ldr	r2, [pc, #32]	; (8003654 <HAL_MspInit+0x4c>)
 8003634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003638:	6413      	str	r3, [r2, #64]	; 0x40
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <HAL_MspInit+0x4c>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40023800 	.word	0x40023800

08003658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800365c:	e7fe      	b.n	800365c <NMI_Handler+0x4>

0800365e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800365e:	b480      	push	{r7}
 8003660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003662:	e7fe      	b.n	8003662 <HardFault_Handler+0x4>

08003664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003668:	e7fe      	b.n	8003668 <MemManage_Handler+0x4>

0800366a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800366a:	b480      	push	{r7}
 800366c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800366e:	e7fe      	b.n	800366e <BusFault_Handler+0x4>

08003670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003674:	e7fe      	b.n	8003674 <UsageFault_Handler+0x4>

08003676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003676:	b480      	push	{r7}
 8003678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003692:	b480      	push	{r7}
 8003694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003696:	bf00      	nop
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036a4:	f000 ff50 	bl	8004548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036a8:	bf00      	nop
 80036aa:	bd80      	pop	{r7, pc}

080036ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80036b0:	4802      	ldr	r0, [pc, #8]	; (80036bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80036b2:	f003 f82a 	bl	800670a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	200004b4 	.word	0x200004b4

080036c0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC2)){
 80036c4:	4b41      	ldr	r3, [pc, #260]	; (80037cc <TIM1_CC_IRQHandler+0x10c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	f003 0304 	and.w	r3, r3, #4
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d123      	bne.n	800371a <TIM1_CC_IRQHandler+0x5a>
		__HAL_TIM_DISABLE(&htim2);
 80036d2:	4b3f      	ldr	r3, [pc, #252]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6a1a      	ldr	r2, [r3, #32]
 80036d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80036dc:	4013      	ands	r3, r2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10f      	bne.n	8003702 <TIM1_CC_IRQHandler+0x42>
 80036e2:	4b3b      	ldr	r3, [pc, #236]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6a1a      	ldr	r2, [r3, #32]
 80036e8:	f240 4344 	movw	r3, #1092	; 0x444
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d107      	bne.n	8003702 <TIM1_CC_IRQHandler+0x42>
 80036f2:	4b37      	ldr	r3, [pc, #220]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b35      	ldr	r3, [pc, #212]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0201 	bic.w	r2, r2, #1
 8003700:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 8003702:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003706:	2200      	movs	r2, #0
 8003708:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim2);
 800370a:	4b31      	ldr	r3, [pc, #196]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b2f      	ldr	r3, [pc, #188]	; (80037d0 <TIM1_CC_IRQHandler+0x110>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
	}

	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC3)){
 800371a:	4b2c      	ldr	r3, [pc, #176]	; (80037cc <TIM1_CC_IRQHandler+0x10c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b08      	cmp	r3, #8
 8003726:	d122      	bne.n	800376e <TIM1_CC_IRQHandler+0xae>
		__HAL_TIM_DISABLE(&htim3);
 8003728:	4b2a      	ldr	r3, [pc, #168]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6a1a      	ldr	r2, [r3, #32]
 800372e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003732:	4013      	ands	r3, r2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10f      	bne.n	8003758 <TIM1_CC_IRQHandler+0x98>
 8003738:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6a1a      	ldr	r2, [r3, #32]
 800373e:	f240 4344 	movw	r3, #1092	; 0x444
 8003742:	4013      	ands	r3, r2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d107      	bne.n	8003758 <TIM1_CC_IRQHandler+0x98>
 8003748:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	4b21      	ldr	r3, [pc, #132]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0201 	bic.w	r2, r2, #1
 8003756:	601a      	str	r2, [r3, #0]
		TIM3->CNT = 0;
 8003758:	4b1f      	ldr	r3, [pc, #124]	; (80037d8 <TIM1_CC_IRQHandler+0x118>)
 800375a:	2200      	movs	r2, #0
 800375c:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim3);
 800375e:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <TIM1_CC_IRQHandler+0x114>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f042 0201 	orr.w	r2, r2, #1
 800376c:	601a      	str	r2, [r3, #0]
	}

	if(__HAL_TIM_GET_FLAG(&htim1,TIM_IT_CC4)){
 800376e:	4b17      	ldr	r3, [pc, #92]	; (80037cc <TIM1_CC_IRQHandler+0x10c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	f003 0310 	and.w	r3, r3, #16
 8003778:	2b10      	cmp	r3, #16
 800377a:	d122      	bne.n	80037c2 <TIM1_CC_IRQHandler+0x102>
		__HAL_TIM_DISABLE(&htim9);
 800377c:	4b17      	ldr	r3, [pc, #92]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6a1a      	ldr	r2, [r3, #32]
 8003782:	f241 1311 	movw	r3, #4369	; 0x1111
 8003786:	4013      	ands	r3, r2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10f      	bne.n	80037ac <TIM1_CC_IRQHandler+0xec>
 800378c:	4b13      	ldr	r3, [pc, #76]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6a1a      	ldr	r2, [r3, #32]
 8003792:	f240 4344 	movw	r3, #1092	; 0x444
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d107      	bne.n	80037ac <TIM1_CC_IRQHandler+0xec>
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
		TIM9->CNT = 0;
 80037ac:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <TIM1_CC_IRQHandler+0x120>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim9);
 80037b2:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	4b08      	ldr	r3, [pc, #32]	; (80037dc <TIM1_CC_IRQHandler+0x11c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037c2:	4802      	ldr	r0, [pc, #8]	; (80037cc <TIM1_CC_IRQHandler+0x10c>)
 80037c4:	f002 ffa1 	bl	800670a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80037c8:	bf00      	nop
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	200004b4 	.word	0x200004b4
 80037d0:	200004fc 	.word	0x200004fc
 80037d4:	20000544 	.word	0x20000544
 80037d8:	40000400 	.word	0x40000400
 80037dc:	2000061c 	.word	0x2000061c
 80037e0:	40014000 	.word	0x40014000

080037e4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80037e8:	4802      	ldr	r0, [pc, #8]	; (80037f4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80037ea:	f002 ff8e 	bl	800670a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	200005d4 	.word	0x200005d4

080037f8 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim8,TIM_IT_CC2)){
 80037fc:	4b17      	ldr	r3, [pc, #92]	; (800385c <TIM8_CC_IRQHandler+0x64>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b04      	cmp	r3, #4
 8003808:	d122      	bne.n	8003850 <TIM8_CC_IRQHandler+0x58>
		__HAL_TIM_DISABLE(&htim12);
 800380a:	4b15      	ldr	r3, [pc, #84]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6a1a      	ldr	r2, [r3, #32]
 8003810:	f241 1311 	movw	r3, #4369	; 0x1111
 8003814:	4013      	ands	r3, r2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10f      	bne.n	800383a <TIM8_CC_IRQHandler+0x42>
 800381a:	4b11      	ldr	r3, [pc, #68]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6a1a      	ldr	r2, [r3, #32]
 8003820:	f240 4344 	movw	r3, #1092	; 0x444
 8003824:	4013      	ands	r3, r2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d107      	bne.n	800383a <TIM8_CC_IRQHandler+0x42>
 800382a:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	4b0b      	ldr	r3, [pc, #44]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0201 	bic.w	r2, r2, #1
 8003838:	601a      	str	r2, [r3, #0]
		TIM12->CNT = 0;
 800383a:	4b0a      	ldr	r3, [pc, #40]	; (8003864 <TIM8_CC_IRQHandler+0x6c>)
 800383c:	2200      	movs	r2, #0
 800383e:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE(&htim12);
 8003840:	4b07      	ldr	r3, [pc, #28]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	4b06      	ldr	r3, [pc, #24]	; (8003860 <TIM8_CC_IRQHandler+0x68>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003850:	4802      	ldr	r0, [pc, #8]	; (800385c <TIM8_CC_IRQHandler+0x64>)
 8003852:	f002 ff5a 	bl	800670a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8003856:	bf00      	nop
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	200005d4 	.word	0x200005d4
 8003860:	20000664 	.word	0x20000664
 8003864:	40001800 	.word	0x40001800

08003868 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	ModbusRTU_Handler();
 800386c:	f7fd fd2a 	bl	80012c4 <ModbusRTU_Handler>
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003870:	4802      	ldr	r0, [pc, #8]	; (800387c <UART5_IRQHandler+0x14>)
 8003872:	f004 f899 	bl	80079a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	200006ac 	.word	0x200006ac

08003880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003884:	4b08      	ldr	r3, [pc, #32]	; (80038a8 <SystemInit+0x28>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388a:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <SystemInit+0x28>)
 800388c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003890:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003894:	4b04      	ldr	r3, [pc, #16]	; (80038a8 <SystemInit+0x28>)
 8003896:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800389a:	609a      	str	r2, [r3, #8]
#endif
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	e000ed00 	.word	0xe000ed00

080038ac <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b096      	sub	sp, #88	; 0x58
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	605a      	str	r2, [r3, #4]
 80038d4:	609a      	str	r2, [r3, #8]
 80038d6:	60da      	str	r2, [r3, #12]
 80038d8:	611a      	str	r2, [r3, #16]
 80038da:	615a      	str	r2, [r3, #20]
 80038dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80038de:	1d3b      	adds	r3, r7, #4
 80038e0:	2220      	movs	r2, #32
 80038e2:	2100      	movs	r1, #0
 80038e4:	4618      	mov	r0, r3
 80038e6:	f004 ff73 	bl	80087d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80038ea:	4b3e      	ldr	r3, [pc, #248]	; (80039e4 <MX_TIM1_Init+0x138>)
 80038ec:	4a3e      	ldr	r2, [pc, #248]	; (80039e8 <MX_TIM1_Init+0x13c>)
 80038ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 80038f0:	4b3c      	ldr	r3, [pc, #240]	; (80039e4 <MX_TIM1_Init+0x138>)
 80038f2:	2203      	movs	r2, #3
 80038f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f6:	4b3b      	ldr	r3, [pc, #236]	; (80039e4 <MX_TIM1_Init+0x138>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8400-1;
 80038fc:	4b39      	ldr	r3, [pc, #228]	; (80039e4 <MX_TIM1_Init+0x138>)
 80038fe:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003902:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003904:	4b37      	ldr	r3, [pc, #220]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003906:	2200      	movs	r2, #0
 8003908:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800390a:	4b36      	ldr	r3, [pc, #216]	; (80039e4 <MX_TIM1_Init+0x138>)
 800390c:	2200      	movs	r2, #0
 800390e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003910:	4b34      	ldr	r3, [pc, #208]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003912:	2200      	movs	r2, #0
 8003914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003916:	4833      	ldr	r0, [pc, #204]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003918:	f002 fc54 	bl	80061c4 <HAL_TIM_Base_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003922:	f7ff fc51 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003926:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800392a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800392c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003930:	4619      	mov	r1, r3
 8003932:	482c      	ldr	r0, [pc, #176]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003934:	f003 f910 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800393e:	f7ff fc43 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003942:	4828      	ldr	r0, [pc, #160]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003944:	f002 fe88 	bl	8006658 <HAL_TIM_PWM_Init>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800394e:	f7ff fc3b 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8003952:	2310      	movs	r3, #16
 8003954:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003956:	2300      	movs	r3, #0
 8003958:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800395a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800395e:	4619      	mov	r1, r3
 8003960:	4820      	ldr	r0, [pc, #128]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003962:	f003 fdcb 	bl	80074fc <HAL_TIMEx_MasterConfigSynchronization>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800396c:	f7ff fc2c 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003970:	2360      	movs	r3, #96	; 0x60
 8003972:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003974:	2300      	movs	r3, #0
 8003976:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003978:	2300      	movs	r3, #0
 800397a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800397c:	2300      	movs	r3, #0
 800397e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003980:	2300      	movs	r3, #0
 8003982:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003984:	2300      	movs	r3, #0
 8003986:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003988:	2300      	movs	r3, #0
 800398a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800398c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003990:	2200      	movs	r2, #0
 8003992:	4619      	mov	r1, r3
 8003994:	4813      	ldr	r0, [pc, #76]	; (80039e4 <MX_TIM1_Init+0x138>)
 8003996:	f003 f81d 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d001      	beq.n	80039a4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80039a0:	f7ff fc12 	bl	80031c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039a4:	2300      	movs	r3, #0
 80039a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80039a8:	2300      	movs	r3, #0
 80039aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80039b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80039be:	2300      	movs	r3, #0
 80039c0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80039c2:	1d3b      	adds	r3, r7, #4
 80039c4:	4619      	mov	r1, r3
 80039c6:	4807      	ldr	r0, [pc, #28]	; (80039e4 <MX_TIM1_Init+0x138>)
 80039c8:	f003 fe14 	bl	80075f4 <HAL_TIMEx_ConfigBreakDeadTime>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80039d2:	f7ff fbf9 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80039d6:	4803      	ldr	r0, [pc, #12]	; (80039e4 <MX_TIM1_Init+0x138>)
 80039d8:	f000 fba4 	bl	8004124 <HAL_TIM_MspPostInit>

}
 80039dc:	bf00      	nop
 80039de:	3758      	adds	r7, #88	; 0x58
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200004b4 	.word	0x200004b4
 80039e8:	40010000 	.word	0x40010000

080039ec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b08e      	sub	sp, #56	; 0x38
 80039f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	605a      	str	r2, [r3, #4]
 80039fc:	609a      	str	r2, [r3, #8]
 80039fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a00:	f107 0320 	add.w	r3, r7, #32
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a0a:	1d3b      	adds	r3, r7, #4
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
 8003a18:	615a      	str	r2, [r3, #20]
 8003a1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a1c:	4b2d      	ldr	r3, [pc, #180]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 8003a24:	4b2b      	ldr	r3, [pc, #172]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a26:	2203      	movs	r2, #3
 8003a28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a2a:	4b2a      	ldr	r3, [pc, #168]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8003a30:	4b28      	ldr	r3, [pc, #160]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a32:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003a36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a38:	4b26      	ldr	r3, [pc, #152]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a3e:	4b25      	ldr	r3, [pc, #148]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a44:	4823      	ldr	r0, [pc, #140]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a46:	f002 fbbd 	bl	80061c4 <HAL_TIM_Base_Init>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003a50:	f7ff fbba 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a5e:	4619      	mov	r1, r3
 8003a60:	481c      	ldr	r0, [pc, #112]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a62:	f003 f879 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003a6c:	f7ff fbac 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a70:	4818      	ldr	r0, [pc, #96]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a72:	f002 fdf1 	bl	8006658 <HAL_TIM_PWM_Init>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003a7c:	f7ff fba4 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a88:	f107 0320 	add.w	r3, r7, #32
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4811      	ldr	r0, [pc, #68]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003a90:	f003 fd34 	bl	80074fc <HAL_TIMEx_MasterConfigSynchronization>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003a9a:	f7ff fb95 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a9e:	2360      	movs	r3, #96	; 0x60
 8003aa0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003aae:	1d3b      	adds	r3, r7, #4
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4807      	ldr	r0, [pc, #28]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003ab6:	f002 ff8d 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003ac0:	f7ff fb82 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003ac4:	4803      	ldr	r0, [pc, #12]	; (8003ad4 <MX_TIM2_Init+0xe8>)
 8003ac6:	f000 fb2d 	bl	8004124 <HAL_TIM_MspPostInit>

}
 8003aca:	bf00      	nop
 8003acc:	3738      	adds	r7, #56	; 0x38
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200004fc 	.word	0x200004fc

08003ad8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08e      	sub	sp, #56	; 0x38
 8003adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ade:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	605a      	str	r2, [r3, #4]
 8003ae8:	609a      	str	r2, [r3, #8]
 8003aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aec:	f107 0320 	add.w	r3, r7, #32
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003af6:	1d3b      	adds	r3, r7, #4
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	609a      	str	r2, [r3, #8]
 8003b00:	60da      	str	r2, [r3, #12]
 8003b02:	611a      	str	r2, [r3, #16]
 8003b04:	615a      	str	r2, [r3, #20]
 8003b06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003b08:	4b2c      	ldr	r3, [pc, #176]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b0a:	4a2d      	ldr	r2, [pc, #180]	; (8003bc0 <MX_TIM3_Init+0xe8>)
 8003b0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8003b0e:	4b2b      	ldr	r3, [pc, #172]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b10:	2203      	movs	r2, #3
 8003b12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b14:	4b29      	ldr	r3, [pc, #164]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 8003b1a:	4b28      	ldr	r3, [pc, #160]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b1c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003b20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b22:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b28:	4b24      	ldr	r3, [pc, #144]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003b2e:	4823      	ldr	r0, [pc, #140]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b30:	f002 fb48 	bl	80061c4 <HAL_TIM_Base_Init>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003b3a:	f7ff fb45 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b42:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003b44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b48:	4619      	mov	r1, r3
 8003b4a:	481c      	ldr	r0, [pc, #112]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b4c:	f003 f804 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003b56:	f7ff fb37 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003b5a:	4818      	ldr	r0, [pc, #96]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b5c:	f002 fd7c 	bl	8006658 <HAL_TIM_PWM_Init>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003b66:	f7ff fb2f 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b72:	f107 0320 	add.w	r3, r7, #32
 8003b76:	4619      	mov	r1, r3
 8003b78:	4810      	ldr	r0, [pc, #64]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003b7a:	f003 fcbf 	bl	80074fc <HAL_TIMEx_MasterConfigSynchronization>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003b84:	f7ff fb20 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b88:	2360      	movs	r3, #96	; 0x60
 8003b8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b98:	1d3b      	adds	r3, r7, #4
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4807      	ldr	r0, [pc, #28]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003ba0:	f002 ff18 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003baa:	f7ff fb0d 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003bae:	4803      	ldr	r0, [pc, #12]	; (8003bbc <MX_TIM3_Init+0xe4>)
 8003bb0:	f000 fab8 	bl	8004124 <HAL_TIM_MspPostInit>

}
 8003bb4:	bf00      	nop
 8003bb6:	3738      	adds	r7, #56	; 0x38
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	20000544 	.word	0x20000544
 8003bc0:	40000400 	.word	0x40000400

08003bc4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b092      	sub	sp, #72	; 0x48
 8003bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	605a      	str	r2, [r3, #4]
 8003bd4:	609a      	str	r2, [r3, #8]
 8003bd6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	605a      	str	r2, [r3, #4]
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	60da      	str	r2, [r3, #12]
 8003be6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003be8:	f107 031c 	add.w	r3, r7, #28
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bf2:	463b      	mov	r3, r7
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	609a      	str	r2, [r3, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	611a      	str	r2, [r3, #16]
 8003c00:	615a      	str	r2, [r3, #20]
 8003c02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003c04:	4b32      	ldr	r3, [pc, #200]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c06:	4a33      	ldr	r2, [pc, #204]	; (8003cd4 <MX_TIM4_Init+0x110>)
 8003c08:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4-1;
 8003c0a:	4b31      	ldr	r3, [pc, #196]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c0c:	2203      	movs	r2, #3
 8003c0e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c10:	4b2f      	ldr	r3, [pc, #188]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8400-1;
 8003c16:	4b2e      	ldr	r3, [pc, #184]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c18:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003c1c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c1e:	4b2c      	ldr	r3, [pc, #176]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c24:	4b2a      	ldr	r3, [pc, #168]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003c2a:	4829      	ldr	r0, [pc, #164]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c2c:	f002 faca 	bl	80061c4 <HAL_TIM_Base_Init>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8003c36:	f7ff fac7 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c3e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c40:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003c44:	4619      	mov	r1, r3
 8003c46:	4822      	ldr	r0, [pc, #136]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c48:	f002 ff86 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003c52:	f7ff fab9 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8003c56:	481e      	ldr	r0, [pc, #120]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c58:	f002 fbdc 	bl	8006414 <HAL_TIM_OC_Init>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8003c62:	f7ff fab1 	bl	80031c8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8003c66:	2305      	movs	r3, #5
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8003c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c72:	4619      	mov	r1, r3
 8003c74:	4816      	ldr	r0, [pc, #88]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c76:	f003 f836 	bl	8006ce6 <HAL_TIM_SlaveConfigSynchro>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8003c80:	f7ff faa2 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c84:	2300      	movs	r3, #0
 8003c86:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c8c:	f107 031c 	add.w	r3, r7, #28
 8003c90:	4619      	mov	r1, r3
 8003c92:	480f      	ldr	r0, [pc, #60]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003c94:	f003 fc32 	bl	80074fc <HAL_TIMEx_MasterConfigSynchronization>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 8003c9e:	f7ff fa93 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8003ca2:	2330      	movs	r3, #48	; 0x30
 8003ca4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003cb2:	463b      	mov	r3, r7
 8003cb4:	220c      	movs	r2, #12
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	4805      	ldr	r0, [pc, #20]	; (8003cd0 <MX_TIM4_Init+0x10c>)
 8003cba:	f002 fe2f 	bl	800691c <HAL_TIM_OC_ConfigChannel>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8003cc4:	f7ff fa80 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003cc8:	bf00      	nop
 8003cca:	3748      	adds	r7, #72	; 0x48
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	2000058c 	.word	0x2000058c
 8003cd4:	40000800 	.word	0x40000800

08003cd8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b096      	sub	sp, #88	; 0x58
 8003cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cde:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	605a      	str	r2, [r3, #4]
 8003ce8:	609a      	str	r2, [r3, #8]
 8003cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	605a      	str	r2, [r3, #4]
 8003d00:	609a      	str	r2, [r3, #8]
 8003d02:	60da      	str	r2, [r3, #12]
 8003d04:	611a      	str	r2, [r3, #16]
 8003d06:	615a      	str	r2, [r3, #20]
 8003d08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003d0a:	1d3b      	adds	r3, r7, #4
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	2100      	movs	r1, #0
 8003d10:	4618      	mov	r0, r3
 8003d12:	f004 fd5d 	bl	80087d0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003d16:	4b3e      	ldr	r3, [pc, #248]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d18:	4a3e      	ldr	r2, [pc, #248]	; (8003e14 <MX_TIM8_Init+0x13c>)
 8003d1a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 4-1;
 8003d1c:	4b3c      	ldr	r3, [pc, #240]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d1e:	2203      	movs	r2, #3
 8003d20:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d22:	4b3b      	ldr	r3, [pc, #236]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4200-1;
 8003d28:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d2a:	f241 0267 	movw	r2, #4199	; 0x1067
 8003d2e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d30:	4b37      	ldr	r3, [pc, #220]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003d36:	4b36      	ldr	r3, [pc, #216]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d3c:	4b34      	ldr	r3, [pc, #208]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003d42:	4833      	ldr	r0, [pc, #204]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d44:	f002 fa3e 	bl	80061c4 <HAL_TIM_Base_Init>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8003d4e:	f7ff fa3b 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d56:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003d58:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	482c      	ldr	r0, [pc, #176]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d60:	f002 fefa 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003d6a:	f7ff fa2d 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003d6e:	4828      	ldr	r0, [pc, #160]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d70:	f002 fc72 	bl	8006658 <HAL_TIM_PWM_Init>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8003d7a:	f7ff fa25 	bl	80031c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d82:	2300      	movs	r3, #0
 8003d84:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003d86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4820      	ldr	r0, [pc, #128]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003d8e:	f003 fbb5 	bl	80074fc <HAL_TIMEx_MasterConfigSynchronization>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8003d98:	f7ff fa16 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d9c:	2360      	movs	r3, #96	; 0x60
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003da4:	2300      	movs	r3, #0
 8003da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003da8:	2300      	movs	r3, #0
 8003daa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003dac:	2300      	movs	r3, #0
 8003dae:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003db0:	2300      	movs	r3, #0
 8003db2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003db4:	2300      	movs	r3, #0
 8003db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4813      	ldr	r0, [pc, #76]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003dc2:	f002 fe07 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8003dcc:	f7ff f9fc 	bl	80031c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003de0:	2300      	movs	r3, #0
 8003de2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003de4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003de8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003dea:	2300      	movs	r3, #0
 8003dec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003dee:	1d3b      	adds	r3, r7, #4
 8003df0:	4619      	mov	r1, r3
 8003df2:	4807      	ldr	r0, [pc, #28]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003df4:	f003 fbfe 	bl	80075f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8003dfe:	f7ff f9e3 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003e02:	4803      	ldr	r0, [pc, #12]	; (8003e10 <MX_TIM8_Init+0x138>)
 8003e04:	f000 f98e 	bl	8004124 <HAL_TIM_MspPostInit>

}
 8003e08:	bf00      	nop
 8003e0a:	3758      	adds	r7, #88	; 0x58
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	200005d4 	.word	0x200005d4
 8003e14:	40010400 	.word	0x40010400

08003e18 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08c      	sub	sp, #48	; 0x30
 8003e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e1e:	f107 0320 	add.w	r3, r7, #32
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	609a      	str	r2, [r3, #8]
 8003e2a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	605a      	str	r2, [r3, #4]
 8003e34:	609a      	str	r2, [r3, #8]
 8003e36:	60da      	str	r2, [r3, #12]
 8003e38:	611a      	str	r2, [r3, #16]
 8003e3a:	615a      	str	r2, [r3, #20]
 8003e3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003e3e:	4b25      	ldr	r3, [pc, #148]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e40:	4a25      	ldr	r2, [pc, #148]	; (8003ed8 <MX_TIM9_Init+0xc0>)
 8003e42:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4-1;
 8003e44:	4b23      	ldr	r3, [pc, #140]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e46:	2203      	movs	r2, #3
 8003e48:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e4a:	4b22      	ldr	r3, [pc, #136]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8400-1;
 8003e50:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e52:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003e56:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e58:	4b1e      	ldr	r3, [pc, #120]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e5e:	4b1d      	ldr	r3, [pc, #116]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003e64:	481b      	ldr	r0, [pc, #108]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e66:	f002 f9ad 	bl	80061c4 <HAL_TIM_Base_Init>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003e70:	f7ff f9aa 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e78:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003e7a:	f107 0320 	add.w	r3, r7, #32
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4814      	ldr	r0, [pc, #80]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e82:	f002 fe69 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003e8c:	f7ff f99c 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003e90:	4810      	ldr	r0, [pc, #64]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003e92:	f002 fbe1 	bl	8006658 <HAL_TIM_PWM_Init>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003e9c:	f7ff f994 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ea0:	2360      	movs	r3, #96	; 0x60
 8003ea2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003eb0:	1d3b      	adds	r3, r7, #4
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4807      	ldr	r0, [pc, #28]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003eb8:	f002 fd8c 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003ec2:	f7ff f981 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003ec6:	4803      	ldr	r0, [pc, #12]	; (8003ed4 <MX_TIM9_Init+0xbc>)
 8003ec8:	f000 f92c 	bl	8004124 <HAL_TIM_MspPostInit>

}
 8003ecc:	bf00      	nop
 8003ece:	3730      	adds	r7, #48	; 0x30
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	2000061c 	.word	0x2000061c
 8003ed8:	40014000 	.word	0x40014000

08003edc <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08c      	sub	sp, #48	; 0x30
 8003ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ee2:	f107 0320 	add.w	r3, r7, #32
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	605a      	str	r2, [r3, #4]
 8003eec:	609a      	str	r2, [r3, #8]
 8003eee:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ef0:	1d3b      	adds	r3, r7, #4
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	605a      	str	r2, [r3, #4]
 8003ef8:	609a      	str	r2, [r3, #8]
 8003efa:	60da      	str	r2, [r3, #12]
 8003efc:	611a      	str	r2, [r3, #16]
 8003efe:	615a      	str	r2, [r3, #20]
 8003f00:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003f02:	4b25      	ldr	r3, [pc, #148]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f04:	4a25      	ldr	r2, [pc, #148]	; (8003f9c <MX_TIM12_Init+0xc0>)
 8003f06:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 4-1;
 8003f08:	4b23      	ldr	r3, [pc, #140]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f0a:	2203      	movs	r2, #3
 8003f0c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f0e:	4b22      	ldr	r3, [pc, #136]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4200-1;
 8003f14:	4b20      	ldr	r3, [pc, #128]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f16:	f241 0267 	movw	r2, #4199	; 0x1067
 8003f1a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f1c:	4b1e      	ldr	r3, [pc, #120]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8003f28:	481b      	ldr	r0, [pc, #108]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f2a:	f002 f94b 	bl	80061c4 <HAL_TIM_Base_Init>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8003f34:	f7ff f948 	bl	80031c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f3c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8003f3e:	f107 0320 	add.w	r3, r7, #32
 8003f42:	4619      	mov	r1, r3
 8003f44:	4814      	ldr	r0, [pc, #80]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f46:	f002 fe07 	bl	8006b58 <HAL_TIM_ConfigClockSource>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8003f50:	f7ff f93a 	bl	80031c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003f54:	4810      	ldr	r0, [pc, #64]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f56:	f002 fb7f 	bl	8006658 <HAL_TIM_PWM_Init>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d001      	beq.n	8003f64 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8003f60:	f7ff f932 	bl	80031c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f64:	2360      	movs	r3, #96	; 0x60
 8003f66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f70:	2300      	movs	r3, #0
 8003f72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f74:	1d3b      	adds	r3, r7, #4
 8003f76:	2200      	movs	r2, #0
 8003f78:	4619      	mov	r1, r3
 8003f7a:	4807      	ldr	r0, [pc, #28]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f7c:	f002 fd2a 	bl	80069d4 <HAL_TIM_PWM_ConfigChannel>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8003f86:	f7ff f91f 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003f8a:	4803      	ldr	r0, [pc, #12]	; (8003f98 <MX_TIM12_Init+0xbc>)
 8003f8c:	f000 f8ca 	bl	8004124 <HAL_TIM_MspPostInit>

}
 8003f90:	bf00      	nop
 8003f92:	3730      	adds	r7, #48	; 0x30
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	20000664 	.word	0x20000664
 8003f9c:	40001800 	.word	0x40001800

08003fa0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b08a      	sub	sp, #40	; 0x28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a56      	ldr	r2, [pc, #344]	; (8004108 <HAL_TIM_Base_MspInit+0x168>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d11e      	bne.n	8003ff0 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb6:	4b55      	ldr	r3, [pc, #340]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fba:	4a54      	ldr	r2, [pc, #336]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8003fbc:	f043 0301 	orr.w	r3, r3, #1
 8003fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fc2:	4b52      	ldr	r3, [pc, #328]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	627b      	str	r3, [r7, #36]	; 0x24
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	2019      	movs	r0, #25
 8003fd4:	f000 ffe1 	bl	8004f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003fd8:	2019      	movs	r0, #25
 8003fda:	f000 fffa 	bl	8004fd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	201b      	movs	r0, #27
 8003fe4:	f000 ffd9 	bl	8004f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003fe8:	201b      	movs	r0, #27
 8003fea:	f000 fff2 	bl	8004fd2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003fee:	e086      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM2)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff8:	d10e      	bne.n	8004018 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	623b      	str	r3, [r7, #32]
 8003ffe:	4b43      	ldr	r3, [pc, #268]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	4a42      	ldr	r2, [pc, #264]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004004:	f043 0301 	orr.w	r3, r3, #1
 8004008:	6413      	str	r3, [r2, #64]	; 0x40
 800400a:	4b40      	ldr	r3, [pc, #256]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	623b      	str	r3, [r7, #32]
 8004014:	6a3b      	ldr	r3, [r7, #32]
}
 8004016:	e072      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM3)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a3c      	ldr	r2, [pc, #240]	; (8004110 <HAL_TIM_Base_MspInit+0x170>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d10e      	bne.n	8004040 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	61fb      	str	r3, [r7, #28]
 8004026:	4b39      	ldr	r3, [pc, #228]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	4a38      	ldr	r2, [pc, #224]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 800402c:	f043 0302 	orr.w	r3, r3, #2
 8004030:	6413      	str	r3, [r2, #64]	; 0x40
 8004032:	4b36      	ldr	r3, [pc, #216]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	69fb      	ldr	r3, [r7, #28]
}
 800403e:	e05e      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM4)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a33      	ldr	r2, [pc, #204]	; (8004114 <HAL_TIM_Base_MspInit+0x174>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d10e      	bne.n	8004068 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	4b2f      	ldr	r3, [pc, #188]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	4a2e      	ldr	r2, [pc, #184]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	6413      	str	r3, [r2, #64]	; 0x40
 800405a:	4b2c      	ldr	r3, [pc, #176]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	69bb      	ldr	r3, [r7, #24]
}
 8004066:	e04a      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM8)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a2a      	ldr	r2, [pc, #168]	; (8004118 <HAL_TIM_Base_MspInit+0x178>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d11e      	bne.n	80040b0 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
 8004076:	4b25      	ldr	r3, [pc, #148]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407a:	4a24      	ldr	r2, [pc, #144]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 800407c:	f043 0302 	orr.w	r3, r3, #2
 8004080:	6453      	str	r3, [r2, #68]	; 0x44
 8004082:	4b22      	ldr	r3, [pc, #136]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 8004084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800408e:	2200      	movs	r2, #0
 8004090:	2101      	movs	r1, #1
 8004092:	202c      	movs	r0, #44	; 0x2c
 8004094:	f000 ff81 	bl	8004f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004098:	202c      	movs	r0, #44	; 0x2c
 800409a:	f000 ff9a 	bl	8004fd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800409e:	2200      	movs	r2, #0
 80040a0:	2100      	movs	r1, #0
 80040a2:	202e      	movs	r0, #46	; 0x2e
 80040a4:	f000 ff79 	bl	8004f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80040a8:	202e      	movs	r0, #46	; 0x2e
 80040aa:	f000 ff92 	bl	8004fd2 <HAL_NVIC_EnableIRQ>
}
 80040ae:	e026      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM9)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a19      	ldr	r2, [pc, #100]	; (800411c <HAL_TIM_Base_MspInit+0x17c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d10e      	bne.n	80040d8 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80040ba:	2300      	movs	r3, #0
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	4b13      	ldr	r3, [pc, #76]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c2:	4a12      	ldr	r2, [pc, #72]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c8:	6453      	str	r3, [r2, #68]	; 0x44
 80040ca:	4b10      	ldr	r3, [pc, #64]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d2:	613b      	str	r3, [r7, #16]
 80040d4:	693b      	ldr	r3, [r7, #16]
}
 80040d6:	e012      	b.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM12)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a10      	ldr	r2, [pc, #64]	; (8004120 <HAL_TIM_Base_MspInit+0x180>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d10d      	bne.n	80040fe <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	60fb      	str	r3, [r7, #12]
 80040e6:	4b09      	ldr	r3, [pc, #36]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	4a08      	ldr	r2, [pc, #32]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f0:	6413      	str	r3, [r2, #64]	; 0x40
 80040f2:	4b06      	ldr	r3, [pc, #24]	; (800410c <HAL_TIM_Base_MspInit+0x16c>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	68fb      	ldr	r3, [r7, #12]
}
 80040fe:	bf00      	nop
 8004100:	3728      	adds	r7, #40	; 0x28
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40010000 	.word	0x40010000
 800410c:	40023800 	.word	0x40023800
 8004110:	40000400 	.word	0x40000400
 8004114:	40000800 	.word	0x40000800
 8004118:	40010400 	.word	0x40010400
 800411c:	40014000 	.word	0x40014000
 8004120:	40001800 	.word	0x40001800

08004124 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b08e      	sub	sp, #56	; 0x38
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800412c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	605a      	str	r2, [r3, #4]
 8004136:	609a      	str	r2, [r3, #8]
 8004138:	60da      	str	r2, [r3, #12]
 800413a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a6d      	ldr	r2, [pc, #436]	; (80042f8 <HAL_TIM_MspPostInit+0x1d4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d11f      	bne.n	8004186 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004146:	2300      	movs	r3, #0
 8004148:	623b      	str	r3, [r7, #32]
 800414a:	4b6c      	ldr	r3, [pc, #432]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	4a6b      	ldr	r2, [pc, #428]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	6313      	str	r3, [r2, #48]	; 0x30
 8004156:	4b69      	ldr	r3, [pc, #420]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	623b      	str	r3, [r7, #32]
 8004160:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004162:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004168:	2302      	movs	r3, #2
 800416a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416c:	2300      	movs	r3, #0
 800416e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004170:	2300      	movs	r3, #0
 8004172:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004174:	2301      	movs	r3, #1
 8004176:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800417c:	4619      	mov	r1, r3
 800417e:	4860      	ldr	r0, [pc, #384]	; (8004300 <HAL_TIM_MspPostInit+0x1dc>)
 8004180:	f001 f9ba 	bl	80054f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004184:	e0b4      	b.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800418e:	d11f      	bne.n	80041d0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004190:	2300      	movs	r3, #0
 8004192:	61fb      	str	r3, [r7, #28]
 8004194:	4b59      	ldr	r3, [pc, #356]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004198:	4a58      	ldr	r2, [pc, #352]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	6313      	str	r3, [r2, #48]	; 0x30
 80041a0:	4b56      	ldr	r3, [pc, #344]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80041a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80041ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b2:	2302      	movs	r3, #2
 80041b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041ba:	2300      	movs	r3, #0
 80041bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80041be:	2301      	movs	r3, #1
 80041c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041c6:	4619      	mov	r1, r3
 80041c8:	484d      	ldr	r0, [pc, #308]	; (8004300 <HAL_TIM_MspPostInit+0x1dc>)
 80041ca:	f001 f995 	bl	80054f8 <HAL_GPIO_Init>
}
 80041ce:	e08f      	b.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM3)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a4b      	ldr	r2, [pc, #300]	; (8004304 <HAL_TIM_MspPostInit+0x1e0>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d11e      	bne.n	8004218 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041da:	2300      	movs	r3, #0
 80041dc:	61bb      	str	r3, [r7, #24]
 80041de:	4b47      	ldr	r3, [pc, #284]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80041e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e2:	4a46      	ldr	r2, [pc, #280]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80041e4:	f043 0301 	orr.w	r3, r3, #1
 80041e8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ea:	4b44      	ldr	r3, [pc, #272]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80041ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	61bb      	str	r3, [r7, #24]
 80041f4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80041f6:	2340      	movs	r3, #64	; 0x40
 80041f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fa:	2302      	movs	r3, #2
 80041fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fe:	2300      	movs	r3, #0
 8004200:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004202:	2300      	movs	r3, #0
 8004204:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004206:	2302      	movs	r3, #2
 8004208:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800420e:	4619      	mov	r1, r3
 8004210:	483b      	ldr	r0, [pc, #236]	; (8004300 <HAL_TIM_MspPostInit+0x1dc>)
 8004212:	f001 f971 	bl	80054f8 <HAL_GPIO_Init>
}
 8004216:	e06b      	b.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM8)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a3a      	ldr	r2, [pc, #232]	; (8004308 <HAL_TIM_MspPostInit+0x1e4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d11e      	bne.n	8004260 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	4b35      	ldr	r3, [pc, #212]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	4a34      	ldr	r2, [pc, #208]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 800422c:	f043 0304 	orr.w	r3, r3, #4
 8004230:	6313      	str	r3, [r2, #48]	; 0x30
 8004232:	4b32      	ldr	r3, [pc, #200]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800423e:	2340      	movs	r3, #64	; 0x40
 8004240:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004242:	2302      	movs	r3, #2
 8004244:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004246:	2300      	movs	r3, #0
 8004248:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800424a:	2300      	movs	r3, #0
 800424c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800424e:	2303      	movs	r3, #3
 8004250:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004256:	4619      	mov	r1, r3
 8004258:	482c      	ldr	r0, [pc, #176]	; (800430c <HAL_TIM_MspPostInit+0x1e8>)
 800425a:	f001 f94d 	bl	80054f8 <HAL_GPIO_Init>
}
 800425e:	e047      	b.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM9)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a2a      	ldr	r2, [pc, #168]	; (8004310 <HAL_TIM_MspPostInit+0x1ec>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d11e      	bne.n	80042a8 <HAL_TIM_MspPostInit+0x184>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	4b23      	ldr	r3, [pc, #140]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	4a22      	ldr	r2, [pc, #136]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 8004274:	f043 0301 	orr.w	r3, r3, #1
 8004278:	6313      	str	r3, [r2, #48]	; 0x30
 800427a:	4b20      	ldr	r3, [pc, #128]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	613b      	str	r3, [r7, #16]
 8004284:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004286:	2304      	movs	r3, #4
 8004288:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428a:	2302      	movs	r3, #2
 800428c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	2300      	movs	r3, #0
 8004290:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004292:	2300      	movs	r3, #0
 8004294:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004296:	2303      	movs	r3, #3
 8004298:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800429a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800429e:	4619      	mov	r1, r3
 80042a0:	4817      	ldr	r0, [pc, #92]	; (8004300 <HAL_TIM_MspPostInit+0x1dc>)
 80042a2:	f001 f929 	bl	80054f8 <HAL_GPIO_Init>
}
 80042a6:	e023      	b.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
  else if(timHandle->Instance==TIM12)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a19      	ldr	r2, [pc, #100]	; (8004314 <HAL_TIM_MspPostInit+0x1f0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d11e      	bne.n	80042f0 <HAL_TIM_MspPostInit+0x1cc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	4b11      	ldr	r3, [pc, #68]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ba:	4a10      	ldr	r2, [pc, #64]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80042bc:	f043 0302 	orr.w	r3, r3, #2
 80042c0:	6313      	str	r3, [r2, #48]	; 0x30
 80042c2:	4b0e      	ldr	r3, [pc, #56]	; (80042fc <HAL_TIM_MspPostInit+0x1d8>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80042ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d4:	2302      	movs	r3, #2
 80042d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d8:	2300      	movs	r3, #0
 80042da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042dc:	2300      	movs	r3, #0
 80042de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80042e0:	2309      	movs	r3, #9
 80042e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042e8:	4619      	mov	r1, r3
 80042ea:	480b      	ldr	r0, [pc, #44]	; (8004318 <HAL_TIM_MspPostInit+0x1f4>)
 80042ec:	f001 f904 	bl	80054f8 <HAL_GPIO_Init>
}
 80042f0:	bf00      	nop
 80042f2:	3738      	adds	r7, #56	; 0x38
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40010000 	.word	0x40010000
 80042fc:	40023800 	.word	0x40023800
 8004300:	40020000 	.word	0x40020000
 8004304:	40000400 	.word	0x40000400
 8004308:	40010400 	.word	0x40010400
 800430c:	40020800 	.word	0x40020800
 8004310:	40014000 	.word	0x40014000
 8004314:	40001800 	.word	0x40001800
 8004318:	40020400 	.word	0x40020400

0800431c <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004320:	4b11      	ldr	r3, [pc, #68]	; (8004368 <MX_UART5_Init+0x4c>)
 8004322:	4a12      	ldr	r2, [pc, #72]	; (800436c <MX_UART5_Init+0x50>)
 8004324:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8004326:	4b10      	ldr	r3, [pc, #64]	; (8004368 <MX_UART5_Init+0x4c>)
 8004328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800432c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800432e:	4b0e      	ldr	r3, [pc, #56]	; (8004368 <MX_UART5_Init+0x4c>)
 8004330:	2200      	movs	r2, #0
 8004332:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <MX_UART5_Init+0x4c>)
 8004336:	2200      	movs	r2, #0
 8004338:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <MX_UART5_Init+0x4c>)
 800433c:	2200      	movs	r2, #0
 800433e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004340:	4b09      	ldr	r3, [pc, #36]	; (8004368 <MX_UART5_Init+0x4c>)
 8004342:	220c      	movs	r2, #12
 8004344:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <MX_UART5_Init+0x4c>)
 8004348:	2200      	movs	r2, #0
 800434a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <MX_UART5_Init+0x4c>)
 800434e:	2200      	movs	r2, #0
 8004350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004352:	4805      	ldr	r0, [pc, #20]	; (8004368 <MX_UART5_Init+0x4c>)
 8004354:	f003 f9b4 	bl	80076c0 <HAL_UART_Init>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800435e:	f7fe ff33 	bl	80031c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004362:	bf00      	nop
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	200006ac 	.word	0x200006ac
 800436c:	40005000 	.word	0x40005000

08004370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08a      	sub	sp, #40	; 0x28
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004378:	f107 0314 	add.w	r3, r7, #20
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	609a      	str	r2, [r3, #8]
 8004384:	60da      	str	r2, [r3, #12]
 8004386:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a2c      	ldr	r2, [pc, #176]	; (8004440 <HAL_UART_MspInit+0xd0>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d152      	bne.n	8004438 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	4b2b      	ldr	r3, [pc, #172]	; (8004444 <HAL_UART_MspInit+0xd4>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	4a2a      	ldr	r2, [pc, #168]	; (8004444 <HAL_UART_MspInit+0xd4>)
 800439c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043a0:	6413      	str	r3, [r2, #64]	; 0x40
 80043a2:	4b28      	ldr	r3, [pc, #160]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ae:	2300      	movs	r3, #0
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	4b24      	ldr	r3, [pc, #144]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	4a23      	ldr	r2, [pc, #140]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043b8:	f043 0304 	orr.w	r3, r3, #4
 80043bc:	6313      	str	r3, [r2, #48]	; 0x30
 80043be:	4b21      	ldr	r3, [pc, #132]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	f003 0304 	and.w	r3, r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	60bb      	str	r3, [r7, #8]
 80043ce:	4b1d      	ldr	r3, [pc, #116]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d2:	4a1c      	ldr	r2, [pc, #112]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043d4:	f043 0308 	orr.w	r3, r3, #8
 80043d8:	6313      	str	r3, [r2, #48]	; 0x30
 80043da:	4b1a      	ldr	r3, [pc, #104]	; (8004444 <HAL_UART_MspInit+0xd4>)
 80043dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	60bb      	str	r3, [r7, #8]
 80043e4:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80043e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ec:	2302      	movs	r3, #2
 80043ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f0:	2300      	movs	r3, #0
 80043f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043f4:	2303      	movs	r3, #3
 80043f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80043f8:	2308      	movs	r3, #8
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043fc:	f107 0314 	add.w	r3, r7, #20
 8004400:	4619      	mov	r1, r3
 8004402:	4811      	ldr	r0, [pc, #68]	; (8004448 <HAL_UART_MspInit+0xd8>)
 8004404:	f001 f878 	bl	80054f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004408:	2304      	movs	r3, #4
 800440a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440c:	2302      	movs	r3, #2
 800440e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004410:	2300      	movs	r3, #0
 8004412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004414:	2303      	movs	r3, #3
 8004416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004418:	2308      	movs	r3, #8
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800441c:	f107 0314 	add.w	r3, r7, #20
 8004420:	4619      	mov	r1, r3
 8004422:	480a      	ldr	r0, [pc, #40]	; (800444c <HAL_UART_MspInit+0xdc>)
 8004424:	f001 f868 	bl	80054f8 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004428:	2200      	movs	r2, #0
 800442a:	2100      	movs	r1, #0
 800442c:	2035      	movs	r0, #53	; 0x35
 800442e:	f000 fdb4 	bl	8004f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004432:	2035      	movs	r0, #53	; 0x35
 8004434:	f000 fdcd 	bl	8004fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8004438:	bf00      	nop
 800443a:	3728      	adds	r7, #40	; 0x28
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	40005000 	.word	0x40005000
 8004444:	40023800 	.word	0x40023800
 8004448:	40020800 	.word	0x40020800
 800444c:	40020c00 	.word	0x40020c00

08004450 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004450:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004488 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004454:	480d      	ldr	r0, [pc, #52]	; (800448c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004456:	490e      	ldr	r1, [pc, #56]	; (8004490 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004458:	4a0e      	ldr	r2, [pc, #56]	; (8004494 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800445a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800445c:	e002      	b.n	8004464 <LoopCopyDataInit>

0800445e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800445e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004462:	3304      	adds	r3, #4

08004464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004468:	d3f9      	bcc.n	800445e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800446a:	4a0b      	ldr	r2, [pc, #44]	; (8004498 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800446c:	4c0b      	ldr	r4, [pc, #44]	; (800449c <LoopFillZerobss+0x26>)
  movs r3, #0
 800446e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004470:	e001      	b.n	8004476 <LoopFillZerobss>

08004472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004474:	3204      	adds	r2, #4

08004476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004478:	d3fb      	bcc.n	8004472 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800447a:	f7ff fa01 	bl	8003880 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800447e:	f004 f9af 	bl	80087e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004482:	f7fd fe13 	bl	80020ac <main>
  bx  lr    
 8004486:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004488:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800448c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004490:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8004494:	08008a70 	.word	0x08008a70
  ldr r2, =_sbss
 8004498:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 800449c:	200006f4 	.word	0x200006f4

080044a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044a0:	e7fe      	b.n	80044a0 <ADC_IRQHandler>
	...

080044a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044a8:	4b0e      	ldr	r3, [pc, #56]	; (80044e4 <HAL_Init+0x40>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a0d      	ldr	r2, [pc, #52]	; (80044e4 <HAL_Init+0x40>)
 80044ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044b4:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <HAL_Init+0x40>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a0a      	ldr	r2, [pc, #40]	; (80044e4 <HAL_Init+0x40>)
 80044ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044c0:	4b08      	ldr	r3, [pc, #32]	; (80044e4 <HAL_Init+0x40>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a07      	ldr	r2, [pc, #28]	; (80044e4 <HAL_Init+0x40>)
 80044c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044cc:	2003      	movs	r0, #3
 80044ce:	f000 fd59 	bl	8004f84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044d2:	2005      	movs	r0, #5
 80044d4:	f000 f808 	bl	80044e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044d8:	f7ff f896 	bl	8003608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40023c00 	.word	0x40023c00

080044e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044f0:	4b12      	ldr	r3, [pc, #72]	; (800453c <HAL_InitTick+0x54>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	4b12      	ldr	r3, [pc, #72]	; (8004540 <HAL_InitTick+0x58>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	4619      	mov	r1, r3
 80044fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004502:	fbb2 f3f3 	udiv	r3, r2, r3
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fd71 	bl	8004fee <HAL_SYSTICK_Config>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e00e      	b.n	8004534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2b0f      	cmp	r3, #15
 800451a:	d80a      	bhi.n	8004532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800451c:	2200      	movs	r2, #0
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	f04f 30ff 	mov.w	r0, #4294967295
 8004524:	f000 fd39 	bl	8004f9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004528:	4a06      	ldr	r2, [pc, #24]	; (8004544 <HAL_InitTick+0x5c>)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	e000      	b.n	8004534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
}
 8004534:	4618      	mov	r0, r3
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	2000001c 	.word	0x2000001c
 8004540:	20000024 	.word	0x20000024
 8004544:	20000020 	.word	0x20000020

08004548 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <HAL_IncTick+0x20>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	461a      	mov	r2, r3
 8004552:	4b06      	ldr	r3, [pc, #24]	; (800456c <HAL_IncTick+0x24>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4413      	add	r3, r2
 8004558:	4a04      	ldr	r2, [pc, #16]	; (800456c <HAL_IncTick+0x24>)
 800455a:	6013      	str	r3, [r2, #0]
}
 800455c:	bf00      	nop
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	20000024 	.word	0x20000024
 800456c:	200006f0 	.word	0x200006f0

08004570 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  return uwTick;
 8004574:	4b03      	ldr	r3, [pc, #12]	; (8004584 <HAL_GetTick+0x14>)
 8004576:	681b      	ldr	r3, [r3, #0]
}
 8004578:	4618      	mov	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	200006f0 	.word	0x200006f0

08004588 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004590:	f7ff ffee 	bl	8004570 <HAL_GetTick>
 8004594:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a0:	d005      	beq.n	80045ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045a2:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <HAL_Delay+0x44>)
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4413      	add	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045ae:	bf00      	nop
 80045b0:	f7ff ffde 	bl	8004570 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d8f7      	bhi.n	80045b0 <HAL_Delay+0x28>
  {
  }
}
 80045c0:	bf00      	nop
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	20000024 	.word	0x20000024

080045d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e033      	b.n	800464e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d109      	bne.n	8004602 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7fd fbd0 	bl	8001d94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d118      	bne.n	8004640 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004612:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004616:	f023 0302 	bic.w	r3, r3, #2
 800461a:	f043 0202 	orr.w	r2, r3, #2
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f958 	bl	80048d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	f023 0303 	bic.w	r3, r3, #3
 8004636:	f043 0201 	orr.w	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	641a      	str	r2, [r3, #64]	; 0x40
 800463e:	e001      	b.n	8004644 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800464c:	7bfb      	ldrb	r3, [r7, #15]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
	...

08004694 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800469e:	2300      	movs	r3, #0
 80046a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x1c>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e105      	b.n	80048bc <HAL_ADC_ConfigChannel+0x228>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b09      	cmp	r3, #9
 80046be:	d925      	bls.n	800470c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68d9      	ldr	r1, [r3, #12]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	461a      	mov	r2, r3
 80046ce:	4613      	mov	r3, r2
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	4413      	add	r3, r2
 80046d4:	3b1e      	subs	r3, #30
 80046d6:	2207      	movs	r2, #7
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	43da      	mvns	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	400a      	ands	r2, r1
 80046e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68d9      	ldr	r1, [r3, #12]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	4618      	mov	r0, r3
 80046f8:	4603      	mov	r3, r0
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	4403      	add	r3, r0
 80046fe:	3b1e      	subs	r3, #30
 8004700:	409a      	lsls	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	60da      	str	r2, [r3, #12]
 800470a:	e022      	b.n	8004752 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6919      	ldr	r1, [r3, #16]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	b29b      	uxth	r3, r3
 8004718:	461a      	mov	r2, r3
 800471a:	4613      	mov	r3, r2
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	4413      	add	r3, r2
 8004720:	2207      	movs	r2, #7
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	43da      	mvns	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	400a      	ands	r2, r1
 800472e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6919      	ldr	r1, [r3, #16]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	b29b      	uxth	r3, r3
 8004740:	4618      	mov	r0, r3
 8004742:	4603      	mov	r3, r0
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	4403      	add	r3, r0
 8004748:	409a      	lsls	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b06      	cmp	r3, #6
 8004758:	d824      	bhi.n	80047a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	4613      	mov	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4413      	add	r3, r2
 800476a:	3b05      	subs	r3, #5
 800476c:	221f      	movs	r2, #31
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	43da      	mvns	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	400a      	ands	r2, r1
 800477a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	b29b      	uxth	r3, r3
 8004788:	4618      	mov	r0, r3
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	4413      	add	r3, r2
 8004794:	3b05      	subs	r3, #5
 8004796:	fa00 f203 	lsl.w	r2, r0, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	635a      	str	r2, [r3, #52]	; 0x34
 80047a2:	e04c      	b.n	800483e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	2b0c      	cmp	r3, #12
 80047aa:	d824      	bhi.n	80047f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4413      	add	r3, r2
 80047bc:	3b23      	subs	r3, #35	; 0x23
 80047be:	221f      	movs	r2, #31
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	43da      	mvns	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	400a      	ands	r2, r1
 80047cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	b29b      	uxth	r3, r3
 80047da:	4618      	mov	r0, r3
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	4613      	mov	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	3b23      	subs	r3, #35	; 0x23
 80047e8:	fa00 f203 	lsl.w	r2, r0, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
 80047f4:	e023      	b.n	800483e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685a      	ldr	r2, [r3, #4]
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	3b41      	subs	r3, #65	; 0x41
 8004808:	221f      	movs	r2, #31
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43da      	mvns	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	400a      	ands	r2, r1
 8004816:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	b29b      	uxth	r3, r3
 8004824:	4618      	mov	r0, r3
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4413      	add	r3, r2
 8004830:	3b41      	subs	r3, #65	; 0x41
 8004832:	fa00 f203 	lsl.w	r2, r0, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800483e:	4b22      	ldr	r3, [pc, #136]	; (80048c8 <HAL_ADC_ConfigChannel+0x234>)
 8004840:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a21      	ldr	r2, [pc, #132]	; (80048cc <HAL_ADC_ConfigChannel+0x238>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d109      	bne.n	8004860 <HAL_ADC_ConfigChannel+0x1cc>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b12      	cmp	r3, #18
 8004852:	d105      	bne.n	8004860 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a19      	ldr	r2, [pc, #100]	; (80048cc <HAL_ADC_ConfigChannel+0x238>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d123      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x21e>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b10      	cmp	r3, #16
 8004870:	d003      	beq.n	800487a <HAL_ADC_ConfigChannel+0x1e6>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b11      	cmp	r3, #17
 8004878:	d11b      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b10      	cmp	r3, #16
 800488c:	d111      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800488e:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <HAL_ADC_ConfigChannel+0x23c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a10      	ldr	r2, [pc, #64]	; (80048d4 <HAL_ADC_ConfigChannel+0x240>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	0c9a      	lsrs	r2, r3, #18
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80048a4:	e002      	b.n	80048ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f9      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	40012300 	.word	0x40012300
 80048cc:	40012000 	.word	0x40012000
 80048d0:	2000001c 	.word	0x2000001c
 80048d4:	431bde83 	.word	0x431bde83

080048d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048e0:	4b79      	ldr	r3, [pc, #484]	; (8004ac8 <ADC_Init+0x1f0>)
 80048e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	685a      	ldr	r2, [r3, #4]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	431a      	orrs	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800490c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6859      	ldr	r1, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	021a      	lsls	r2, r3, #8
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004930:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6859      	ldr	r1, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004952:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6899      	ldr	r1, [r3, #8]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	430a      	orrs	r2, r1
 8004964:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	4a58      	ldr	r2, [pc, #352]	; (8004acc <ADC_Init+0x1f4>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d022      	beq.n	80049b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800497e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6899      	ldr	r1, [r3, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80049a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6899      	ldr	r1, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	609a      	str	r2, [r3, #8]
 80049b4:	e00f      	b.n	80049d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80049d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0202 	bic.w	r2, r2, #2
 80049e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6899      	ldr	r1, [r3, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	7e1b      	ldrb	r3, [r3, #24]
 80049f0:	005a      	lsls	r2, r3, #1
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01b      	beq.n	8004a3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004a22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6859      	ldr	r1, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	035a      	lsls	r2, r3, #13
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	605a      	str	r2, [r3, #4]
 8004a3a:	e007      	b.n	8004a4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004a5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	051a      	lsls	r2, r3, #20
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6899      	ldr	r1, [r3, #8]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a8e:	025a      	lsls	r2, r3, #9
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	689a      	ldr	r2, [r3, #8]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aa6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6899      	ldr	r1, [r3, #8]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	029a      	lsls	r2, r3, #10
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	609a      	str	r2, [r3, #8]
}
 8004abc:	bf00      	nop
 8004abe:	3714      	adds	r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr
 8004ac8:	40012300 	.word	0x40012300
 8004acc:	0f000001 	.word	0x0f000001

08004ad0 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData   Pointer to buffer in which transferred from ADC peripheral to memory will be stored. 
  * @param  Length  The length of data to be transferred from ADC peripheral to memory.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	613b      	str	r3, [r7, #16]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d101      	bne.n	8004aee <HAL_ADCEx_MultiModeStart_DMA+0x1e>
 8004aea:	2302      	movs	r3, #2
 8004aec:	e0ab      	b.n	8004c46 <HAL_ADCEx_MultiModeStart_DMA+0x176>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d018      	beq.n	8004b36 <HAL_ADCEx_MultiModeStart_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	609a      	str	r2, [r3, #8]
    
    /* Delay for temperature sensor stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b14:	4b4e      	ldr	r3, [pc, #312]	; (8004c50 <HAL_ADCEx_MultiModeStart_DMA+0x180>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a4e      	ldr	r2, [pc, #312]	; (8004c54 <HAL_ADCEx_MultiModeStart_DMA+0x184>)
 8004b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1e:	0c9a      	lsrs	r2, r3, #18
 8004b20:	4613      	mov	r3, r2
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	4413      	add	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b28:	e002      	b.n	8004b30 <HAL_ADCEx_MultiModeStart_DMA+0x60>
    {
      counter--;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f9      	bne.n	8004b2a <HAL_ADCEx_MultiModeStart_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d173      	bne.n	8004c2c <HAL_ADCEx_MultiModeStart_DMA+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004b4c:	f023 0301 	bic.w	r3, r3, #1
 8004b50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d007      	beq.n	8004b76 <HAL_ADCEx_MultiModeStart_DMA+0xa6>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b82:	d106      	bne.n	8004b92 <HAL_ADCEx_MultiModeStart_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b88:	f023 0206 	bic.w	r2, r3, #6
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	645a      	str	r2, [r3, #68]	; 0x44
 8004b90:	e002      	b.n	8004b98 <HAL_ADCEx_MultiModeStart_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba4:	4a2c      	ldr	r2, [pc, #176]	; (8004c58 <HAL_ADCEx_MultiModeStart_DMA+0x188>)
 8004ba6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_MultiModeDMAHalfConvCplt;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bac:	4a2b      	ldr	r2, [pc, #172]	; (8004c5c <HAL_ADCEx_MultiModeStart_DMA+0x18c>)
 8004bae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError ;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb4:	4a2a      	ldr	r2, [pc, #168]	; (8004c60 <HAL_ADCEx_MultiModeStart_DMA+0x190>)
 8004bb6:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f06f 0202 	mvn.w	r2, #2
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004bd0:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004bd2:	4b24      	ldr	r3, [pc, #144]	; (8004c64 <HAL_ADCEx_MultiModeStart_DMA+0x194>)
 8004bd4:	617b      	str	r3, [r7, #20]

    if (hadc->Init.DMAContinuousRequests != DISABLE)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d006      	beq.n	8004bee <HAL_ADCEx_MultiModeStart_DMA+0x11e>
    {
      /* Enable the selected ADC DMA request after last transfer */
      tmpADC_Common->CCR |= ADC_CCR_DDS;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	605a      	str	r2, [r3, #4]
 8004bec:	e005      	b.n	8004bfa <HAL_ADCEx_MultiModeStart_DMA+0x12a>
    }
    else
    {
      /* Disable the selected ADC EOC rising on each regular channel conversion */
      tmpADC_Common->CCR &= ~ADC_CCR_DDS;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	605a      	str	r2, [r3, #4]
    }
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	3308      	adds	r3, #8
 8004c02:	4619      	mov	r1, r3
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f000 faac 	bl	8005164 <HAL_DMA_Start_IT>
    
    /* if no external trigger present enable software conversion of regular channels */
    if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d114      	bne.n	8004c44 <HAL_ADCEx_MultiModeStart_DMA+0x174>
    {
      /* Enable the selected ADC software conversion for regular group */
      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c28:	609a      	str	r2, [r3, #8]
 8004c2a:	e00b      	b.n	8004c44 <HAL_ADCEx_MultiModeStart_DMA+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	f043 0210 	orr.w	r2, r3, #16
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	f043 0201 	orr.w	r2, r3, #1
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	2000001c 	.word	0x2000001c
 8004c54:	431bde83 	.word	0x431bde83
 8004c58:	08004cf5 	.word	0x08004cf5
 8004c5c:	08004d9b 	.word	0x08004d9b
 8004c60:	08004db7 	.word	0x08004db7
 8004c64:	40012300 	.word	0x40012300

08004c68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e031      	b.n	8004ce4 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c88:	4b19      	ldr	r3, [pc, #100]	; (8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f023 021f 	bic.w	r2, r3, #31
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	40012300 	.word	0x40012300

08004cf4 <ADC_MultiModeDMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d00:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d13c      	bne.n	8004d88 <ADC_MultiModeDMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d12b      	bne.n	8004d80 <ADC_MultiModeDMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d127      	bne.n	8004d80 <ADC_MultiModeDMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d36:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d006      	beq.n	8004d4c <ADC_MultiModeDMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d119      	bne.n	8004d80 <ADC_MultiModeDMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 0220 	bic.w	r2, r2, #32
 8004d5a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <ADC_MultiModeDMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	f043 0201 	orr.w	r2, r3, #1
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff fc68 	bl	8004656 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004d86:	e004      	b.n	8004d92 <ADC_MultiModeDMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	4798      	blx	r3
}
 8004d92:	bf00      	nop
 8004d94:	3710      	adds	r7, #16
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <ADC_MultiModeDMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da6:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
    HAL_ADC_ConvHalfCpltCallback(hadc); 
 8004da8:	68f8      	ldr	r0, [r7, #12]
 8004daa:	f7ff fc5e 	bl	800466a <HAL_ADC_ConvHalfCpltCallback>
}
 8004dae:	bf00      	nop
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <ADC_MultiModeDMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)   
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
    ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc2:	60fb      	str	r3, [r7, #12]
    hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2240      	movs	r2, #64	; 0x40
 8004dc8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set ADC error code to DMA error */
    hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dce:	f043 0204 	orr.w	r2, r3, #4
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc); 
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f7ff fc51 	bl	800467e <HAL_ADC_ErrorCallback>
}
 8004ddc:	bf00      	nop
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f003 0307 	and.w	r3, r3, #7
 8004df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df4:	4b0c      	ldr	r3, [pc, #48]	; (8004e28 <__NVIC_SetPriorityGrouping+0x44>)
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e00:	4013      	ands	r3, r2
 8004e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e16:	4a04      	ldr	r2, [pc, #16]	; (8004e28 <__NVIC_SetPriorityGrouping+0x44>)
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	60d3      	str	r3, [r2, #12]
}
 8004e1c:	bf00      	nop
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	e000ed00 	.word	0xe000ed00

08004e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e30:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <__NVIC_GetPriorityGrouping+0x18>)
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	0a1b      	lsrs	r3, r3, #8
 8004e36:	f003 0307 	and.w	r3, r3, #7
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	e000ed00 	.word	0xe000ed00

08004e48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	4603      	mov	r3, r0
 8004e50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	db0b      	blt.n	8004e72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e5a:	79fb      	ldrb	r3, [r7, #7]
 8004e5c:	f003 021f 	and.w	r2, r3, #31
 8004e60:	4907      	ldr	r1, [pc, #28]	; (8004e80 <__NVIC_EnableIRQ+0x38>)
 8004e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e66:	095b      	lsrs	r3, r3, #5
 8004e68:	2001      	movs	r0, #1
 8004e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	e000e100 	.word	0xe000e100

08004e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	6039      	str	r1, [r7, #0]
 8004e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	db0a      	blt.n	8004eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	490c      	ldr	r1, [pc, #48]	; (8004ed0 <__NVIC_SetPriority+0x4c>)
 8004e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea2:	0112      	lsls	r2, r2, #4
 8004ea4:	b2d2      	uxtb	r2, r2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004eac:	e00a      	b.n	8004ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	4908      	ldr	r1, [pc, #32]	; (8004ed4 <__NVIC_SetPriority+0x50>)
 8004eb4:	79fb      	ldrb	r3, [r7, #7]
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	3b04      	subs	r3, #4
 8004ebc:	0112      	lsls	r2, r2, #4
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	761a      	strb	r2, [r3, #24]
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	e000e100 	.word	0xe000e100
 8004ed4:	e000ed00 	.word	0xe000ed00

08004ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b089      	sub	sp, #36	; 0x24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 0307 	and.w	r3, r3, #7
 8004eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	f1c3 0307 	rsb	r3, r3, #7
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	bf28      	it	cs
 8004ef6:	2304      	movcs	r3, #4
 8004ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	3304      	adds	r3, #4
 8004efe:	2b06      	cmp	r3, #6
 8004f00:	d902      	bls.n	8004f08 <NVIC_EncodePriority+0x30>
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	3b03      	subs	r3, #3
 8004f06:	e000      	b.n	8004f0a <NVIC_EncodePriority+0x32>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	fa02 f303 	lsl.w	r3, r2, r3
 8004f16:	43da      	mvns	r2, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	401a      	ands	r2, r3
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f20:	f04f 31ff 	mov.w	r1, #4294967295
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2a:	43d9      	mvns	r1, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f30:	4313      	orrs	r3, r2
         );
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3724      	adds	r7, #36	; 0x24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
	...

08004f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f50:	d301      	bcc.n	8004f56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f52:	2301      	movs	r3, #1
 8004f54:	e00f      	b.n	8004f76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f56:	4a0a      	ldr	r2, [pc, #40]	; (8004f80 <SysTick_Config+0x40>)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f5e:	210f      	movs	r1, #15
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295
 8004f64:	f7ff ff8e 	bl	8004e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f68:	4b05      	ldr	r3, [pc, #20]	; (8004f80 <SysTick_Config+0x40>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f6e:	4b04      	ldr	r3, [pc, #16]	; (8004f80 <SysTick_Config+0x40>)
 8004f70:	2207      	movs	r2, #7
 8004f72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	e000e010 	.word	0xe000e010

08004f84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7ff ff29 	bl	8004de4 <__NVIC_SetPriorityGrouping>
}
 8004f92:	bf00      	nop
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b086      	sub	sp, #24
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	60b9      	str	r1, [r7, #8]
 8004fa4:	607a      	str	r2, [r7, #4]
 8004fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004fac:	f7ff ff3e 	bl	8004e2c <__NVIC_GetPriorityGrouping>
 8004fb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	6978      	ldr	r0, [r7, #20]
 8004fb8:	f7ff ff8e 	bl	8004ed8 <NVIC_EncodePriority>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff ff5d 	bl	8004e84 <__NVIC_SetPriority>
}
 8004fca:	bf00      	nop
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b082      	sub	sp, #8
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	4603      	mov	r3, r0
 8004fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff ff31 	bl	8004e48 <__NVIC_EnableIRQ>
}
 8004fe6:	bf00      	nop
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b082      	sub	sp, #8
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7ff ffa2 	bl	8004f40 <SysTick_Config>
 8004ffc:	4603      	mov	r3, r0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005010:	2300      	movs	r3, #0
 8005012:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005014:	f7ff faac 	bl	8004570 <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e099      	b.n	8005158 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0201 	bic.w	r2, r2, #1
 8005042:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005044:	e00f      	b.n	8005066 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005046:	f7ff fa93 	bl	8004570 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b05      	cmp	r3, #5
 8005052:	d908      	bls.n	8005066 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2220      	movs	r2, #32
 8005058:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2203      	movs	r2, #3
 800505e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e078      	b.n	8005158 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1e8      	bne.n	8005046 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	4b38      	ldr	r3, [pc, #224]	; (8005160 <HAL_DMA_Init+0x158>)
 8005080:	4013      	ands	r3, r2
 8005082:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005092:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800509e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d107      	bne.n	80050d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c8:	4313      	orrs	r3, r2
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	f023 0307 	bic.w	r3, r3, #7
 80050e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	697a      	ldr	r2, [r7, #20]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d117      	bne.n	800512a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	4313      	orrs	r3, r2
 8005102:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00e      	beq.n	800512a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 f977 	bl	8005400 <DMA_CheckFifoParam>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d008      	beq.n	800512a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2240      	movs	r2, #64	; 0x40
 800511c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005126:	2301      	movs	r3, #1
 8005128:	e016      	b.n	8005158 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f92e 	bl	8005394 <DMA_CalcBaseAndBitshift>
 8005138:	4603      	mov	r3, r0
 800513a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005140:	223f      	movs	r2, #63	; 0x3f
 8005142:	409a      	lsls	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	f010803f 	.word	0xf010803f

08005164 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005172:	2300      	movs	r3, #0
 8005174:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_DMA_Start_IT+0x26>
 8005186:	2302      	movs	r3, #2
 8005188:	e040      	b.n	800520c <HAL_DMA_Start_IT+0xa8>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b01      	cmp	r3, #1
 800519c:	d12f      	bne.n	80051fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2202      	movs	r2, #2
 80051a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f000 f8c0 	bl	8005338 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051bc:	223f      	movs	r2, #63	; 0x3f
 80051be:	409a      	lsls	r2, r3
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0216 	orr.w	r2, r2, #22
 80051d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d007      	beq.n	80051ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0208 	orr.w	r2, r2, #8
 80051ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0201 	orr.w	r2, r2, #1
 80051fa:	601a      	str	r2, [r3, #0]
 80051fc:	e005      	b.n	800520a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005206:	2302      	movs	r3, #2
 8005208:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800520a:	7dfb      	ldrb	r3, [r7, #23]
}
 800520c:	4618      	mov	r0, r3
 800520e:	3718      	adds	r7, #24
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005220:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005222:	f7ff f9a5 	bl	8004570 <HAL_GetTick>
 8005226:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d008      	beq.n	8005246 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2280      	movs	r2, #128	; 0x80
 8005238:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e052      	b.n	80052ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0216 	bic.w	r2, r2, #22
 8005254:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695a      	ldr	r2, [r3, #20]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005264:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <HAL_DMA_Abort+0x62>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005272:	2b00      	cmp	r3, #0
 8005274:	d007      	beq.n	8005286 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0208 	bic.w	r2, r2, #8
 8005284:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f022 0201 	bic.w	r2, r2, #1
 8005294:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005296:	e013      	b.n	80052c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005298:	f7ff f96a 	bl	8004570 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b05      	cmp	r3, #5
 80052a4:	d90c      	bls.n	80052c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2220      	movs	r2, #32
 80052aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2203      	movs	r2, #3
 80052b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e015      	b.n	80052ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1e4      	bne.n	8005298 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d2:	223f      	movs	r2, #63	; 0x3f
 80052d4:	409a      	lsls	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d004      	beq.n	8005312 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2280      	movs	r2, #128	; 0x80
 800530c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e00c      	b.n	800532c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2205      	movs	r2, #5
 8005316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005354:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b40      	cmp	r3, #64	; 0x40
 8005364:	d108      	bne.n	8005378 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005376:	e007      	b.n	8005388 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	60da      	str	r2, [r3, #12]
}
 8005388:	bf00      	nop
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	3b10      	subs	r3, #16
 80053a4:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <DMA_CalcBaseAndBitshift+0x64>)
 80053a6:	fba2 2303 	umull	r2, r3, r2, r3
 80053aa:	091b      	lsrs	r3, r3, #4
 80053ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80053ae:	4a13      	ldr	r2, [pc, #76]	; (80053fc <DMA_CalcBaseAndBitshift+0x68>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2b03      	cmp	r3, #3
 80053c0:	d909      	bls.n	80053d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	1d1a      	adds	r2, r3, #4
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	659a      	str	r2, [r3, #88]	; 0x58
 80053d4:	e007      	b.n	80053e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053de:	f023 0303 	bic.w	r3, r3, #3
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	aaaaaaab 	.word	0xaaaaaaab
 80053fc:	08008a58 	.word	0x08008a58

08005400 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005408:	2300      	movs	r3, #0
 800540a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d11f      	bne.n	800545a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b03      	cmp	r3, #3
 800541e:	d856      	bhi.n	80054ce <DMA_CheckFifoParam+0xce>
 8005420:	a201      	add	r2, pc, #4	; (adr r2, 8005428 <DMA_CheckFifoParam+0x28>)
 8005422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005426:	bf00      	nop
 8005428:	08005439 	.word	0x08005439
 800542c:	0800544b 	.word	0x0800544b
 8005430:	08005439 	.word	0x08005439
 8005434:	080054cf 	.word	0x080054cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d046      	beq.n	80054d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005448:	e043      	b.n	80054d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800544e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005452:	d140      	bne.n	80054d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005458:	e03d      	b.n	80054d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005462:	d121      	bne.n	80054a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b03      	cmp	r3, #3
 8005468:	d837      	bhi.n	80054da <DMA_CheckFifoParam+0xda>
 800546a:	a201      	add	r2, pc, #4	; (adr r2, 8005470 <DMA_CheckFifoParam+0x70>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005481 	.word	0x08005481
 8005474:	08005487 	.word	0x08005487
 8005478:	08005481 	.word	0x08005481
 800547c:	08005499 	.word	0x08005499
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	73fb      	strb	r3, [r7, #15]
      break;
 8005484:	e030      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d025      	beq.n	80054de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005496:	e022      	b.n	80054de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80054a0:	d11f      	bne.n	80054e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80054a6:	e01c      	b.n	80054e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d903      	bls.n	80054b6 <DMA_CheckFifoParam+0xb6>
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d003      	beq.n	80054bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054b4:	e018      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	73fb      	strb	r3, [r7, #15]
      break;
 80054ba:	e015      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00e      	beq.n	80054e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      break;
 80054cc:	e00b      	b.n	80054e6 <DMA_CheckFifoParam+0xe6>
      break;
 80054ce:	bf00      	nop
 80054d0:	e00a      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;
 80054d2:	bf00      	nop
 80054d4:	e008      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;
 80054d6:	bf00      	nop
 80054d8:	e006      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;
 80054da:	bf00      	nop
 80054dc:	e004      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;
 80054de:	bf00      	nop
 80054e0:	e002      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80054e2:	bf00      	nop
 80054e4:	e000      	b.n	80054e8 <DMA_CheckFifoParam+0xe8>
      break;
 80054e6:	bf00      	nop
    }
  } 
  
  return status; 
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3714      	adds	r7, #20
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop

080054f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b089      	sub	sp, #36	; 0x24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005502:	2300      	movs	r3, #0
 8005504:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005506:	2300      	movs	r3, #0
 8005508:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800550a:	2300      	movs	r3, #0
 800550c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800550e:	2300      	movs	r3, #0
 8005510:	61fb      	str	r3, [r7, #28]
 8005512:	e16b      	b.n	80057ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005514:	2201      	movs	r2, #1
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4013      	ands	r3, r2
 8005526:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	429a      	cmp	r2, r3
 800552e:	f040 815a 	bne.w	80057e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	2b01      	cmp	r3, #1
 800553c:	d005      	beq.n	800554a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005546:	2b02      	cmp	r3, #2
 8005548:	d130      	bne.n	80055ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	005b      	lsls	r3, r3, #1
 8005554:	2203      	movs	r2, #3
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	43db      	mvns	r3, r3
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	4013      	ands	r3, r2
 8005560:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	fa02 f303 	lsl.w	r3, r2, r3
 800556e:	69ba      	ldr	r2, [r7, #24]
 8005570:	4313      	orrs	r3, r2
 8005572:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005580:	2201      	movs	r2, #1
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	43db      	mvns	r3, r3
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	4013      	ands	r3, r2
 800558e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	091b      	lsrs	r3, r3, #4
 8005596:	f003 0201 	and.w	r2, r3, #1
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	69ba      	ldr	r2, [r7, #24]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f003 0303 	and.w	r3, r3, #3
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d017      	beq.n	80055e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	2203      	movs	r2, #3
 80055c4:	fa02 f303 	lsl.w	r3, r2, r3
 80055c8:	43db      	mvns	r3, r3
 80055ca:	69ba      	ldr	r2, [r7, #24]
 80055cc:	4013      	ands	r3, r2
 80055ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	4313      	orrs	r3, r2
 80055e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f003 0303 	and.w	r3, r3, #3
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d123      	bne.n	800563c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	08da      	lsrs	r2, r3, #3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3208      	adds	r2, #8
 80055fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005600:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	220f      	movs	r2, #15
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	43db      	mvns	r3, r3
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	4013      	ands	r3, r2
 8005616:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	691a      	ldr	r2, [r3, #16]
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	4313      	orrs	r3, r2
 800562c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	08da      	lsrs	r2, r3, #3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	3208      	adds	r2, #8
 8005636:	69b9      	ldr	r1, [r7, #24]
 8005638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	2203      	movs	r2, #3
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4013      	ands	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f003 0203 	and.w	r2, r3, #3
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	005b      	lsls	r3, r3, #1
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	4313      	orrs	r3, r2
 8005668:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 80b4 	beq.w	80057e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800567e:	2300      	movs	r3, #0
 8005680:	60fb      	str	r3, [r7, #12]
 8005682:	4b60      	ldr	r3, [pc, #384]	; (8005804 <HAL_GPIO_Init+0x30c>)
 8005684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005686:	4a5f      	ldr	r2, [pc, #380]	; (8005804 <HAL_GPIO_Init+0x30c>)
 8005688:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800568c:	6453      	str	r3, [r2, #68]	; 0x44
 800568e:	4b5d      	ldr	r3, [pc, #372]	; (8005804 <HAL_GPIO_Init+0x30c>)
 8005690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800569a:	4a5b      	ldr	r2, [pc, #364]	; (8005808 <HAL_GPIO_Init+0x310>)
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	089b      	lsrs	r3, r3, #2
 80056a0:	3302      	adds	r3, #2
 80056a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	220f      	movs	r2, #15
 80056b2:	fa02 f303 	lsl.w	r3, r2, r3
 80056b6:	43db      	mvns	r3, r3
 80056b8:	69ba      	ldr	r2, [r7, #24]
 80056ba:	4013      	ands	r3, r2
 80056bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a52      	ldr	r2, [pc, #328]	; (800580c <HAL_GPIO_Init+0x314>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d02b      	beq.n	800571e <HAL_GPIO_Init+0x226>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a51      	ldr	r2, [pc, #324]	; (8005810 <HAL_GPIO_Init+0x318>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d025      	beq.n	800571a <HAL_GPIO_Init+0x222>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a50      	ldr	r2, [pc, #320]	; (8005814 <HAL_GPIO_Init+0x31c>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d01f      	beq.n	8005716 <HAL_GPIO_Init+0x21e>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a4f      	ldr	r2, [pc, #316]	; (8005818 <HAL_GPIO_Init+0x320>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d019      	beq.n	8005712 <HAL_GPIO_Init+0x21a>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a4e      	ldr	r2, [pc, #312]	; (800581c <HAL_GPIO_Init+0x324>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <HAL_GPIO_Init+0x216>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a4d      	ldr	r2, [pc, #308]	; (8005820 <HAL_GPIO_Init+0x328>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00d      	beq.n	800570a <HAL_GPIO_Init+0x212>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a4c      	ldr	r2, [pc, #304]	; (8005824 <HAL_GPIO_Init+0x32c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d007      	beq.n	8005706 <HAL_GPIO_Init+0x20e>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a4b      	ldr	r2, [pc, #300]	; (8005828 <HAL_GPIO_Init+0x330>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d101      	bne.n	8005702 <HAL_GPIO_Init+0x20a>
 80056fe:	2307      	movs	r3, #7
 8005700:	e00e      	b.n	8005720 <HAL_GPIO_Init+0x228>
 8005702:	2308      	movs	r3, #8
 8005704:	e00c      	b.n	8005720 <HAL_GPIO_Init+0x228>
 8005706:	2306      	movs	r3, #6
 8005708:	e00a      	b.n	8005720 <HAL_GPIO_Init+0x228>
 800570a:	2305      	movs	r3, #5
 800570c:	e008      	b.n	8005720 <HAL_GPIO_Init+0x228>
 800570e:	2304      	movs	r3, #4
 8005710:	e006      	b.n	8005720 <HAL_GPIO_Init+0x228>
 8005712:	2303      	movs	r3, #3
 8005714:	e004      	b.n	8005720 <HAL_GPIO_Init+0x228>
 8005716:	2302      	movs	r3, #2
 8005718:	e002      	b.n	8005720 <HAL_GPIO_Init+0x228>
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <HAL_GPIO_Init+0x228>
 800571e:	2300      	movs	r3, #0
 8005720:	69fa      	ldr	r2, [r7, #28]
 8005722:	f002 0203 	and.w	r2, r2, #3
 8005726:	0092      	lsls	r2, r2, #2
 8005728:	4093      	lsls	r3, r2
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	4313      	orrs	r3, r2
 800572e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005730:	4935      	ldr	r1, [pc, #212]	; (8005808 <HAL_GPIO_Init+0x310>)
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	089b      	lsrs	r3, r3, #2
 8005736:	3302      	adds	r3, #2
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800573e:	4b3b      	ldr	r3, [pc, #236]	; (800582c <HAL_GPIO_Init+0x334>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	43db      	mvns	r3, r3
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4013      	ands	r3, r2
 800574c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005762:	4a32      	ldr	r2, [pc, #200]	; (800582c <HAL_GPIO_Init+0x334>)
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005768:	4b30      	ldr	r3, [pc, #192]	; (800582c <HAL_GPIO_Init+0x334>)
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	43db      	mvns	r3, r3
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	4013      	ands	r3, r2
 8005776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800578c:	4a27      	ldr	r2, [pc, #156]	; (800582c <HAL_GPIO_Init+0x334>)
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005792:	4b26      	ldr	r3, [pc, #152]	; (800582c <HAL_GPIO_Init+0x334>)
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	43db      	mvns	r3, r3
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	4013      	ands	r3, r2
 80057a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057b6:	4a1d      	ldr	r2, [pc, #116]	; (800582c <HAL_GPIO_Init+0x334>)
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057bc:	4b1b      	ldr	r3, [pc, #108]	; (800582c <HAL_GPIO_Init+0x334>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	43db      	mvns	r3, r3
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	4013      	ands	r3, r2
 80057ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	4313      	orrs	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057e0:	4a12      	ldr	r2, [pc, #72]	; (800582c <HAL_GPIO_Init+0x334>)
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3301      	adds	r3, #1
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	2b0f      	cmp	r3, #15
 80057f0:	f67f ae90 	bls.w	8005514 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop
 80057f8:	3724      	adds	r7, #36	; 0x24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	40023800 	.word	0x40023800
 8005808:	40013800 	.word	0x40013800
 800580c:	40020000 	.word	0x40020000
 8005810:	40020400 	.word	0x40020400
 8005814:	40020800 	.word	0x40020800
 8005818:	40020c00 	.word	0x40020c00
 800581c:	40021000 	.word	0x40021000
 8005820:	40021400 	.word	0x40021400
 8005824:	40021800 	.word	0x40021800
 8005828:	40021c00 	.word	0x40021c00
 800582c:	40013c00 	.word	0x40013c00

08005830 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	460b      	mov	r3, r1
 800583a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691a      	ldr	r2, [r3, #16]
 8005840:	887b      	ldrh	r3, [r7, #2]
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005848:	2301      	movs	r3, #1
 800584a:	73fb      	strb	r3, [r7, #15]
 800584c:	e001      	b.n	8005852 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800584e:	2300      	movs	r3, #0
 8005850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005852:	7bfb      	ldrb	r3, [r7, #15]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3714      	adds	r7, #20
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	460b      	mov	r3, r1
 800586a:	807b      	strh	r3, [r7, #2]
 800586c:	4613      	mov	r3, r2
 800586e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005870:	787b      	ldrb	r3, [r7, #1]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005876:	887a      	ldrh	r2, [r7, #2]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800587c:	e003      	b.n	8005886 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800587e:	887b      	ldrh	r3, [r7, #2]
 8005880:	041a      	lsls	r2, r3, #16
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	619a      	str	r2, [r3, #24]
}
 8005886:	bf00      	nop
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
	...

08005894 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e267      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d075      	beq.n	800599e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058b2:	4b88      	ldr	r3, [pc, #544]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 030c 	and.w	r3, r3, #12
 80058ba:	2b04      	cmp	r3, #4
 80058bc:	d00c      	beq.n	80058d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058be:	4b85      	ldr	r3, [pc, #532]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058c6:	2b08      	cmp	r3, #8
 80058c8:	d112      	bne.n	80058f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ca:	4b82      	ldr	r3, [pc, #520]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058d6:	d10b      	bne.n	80058f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058d8:	4b7e      	ldr	r3, [pc, #504]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d05b      	beq.n	800599c <HAL_RCC_OscConfig+0x108>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d157      	bne.n	800599c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e242      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058f8:	d106      	bne.n	8005908 <HAL_RCC_OscConfig+0x74>
 80058fa:	4b76      	ldr	r3, [pc, #472]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a75      	ldr	r2, [pc, #468]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	e01d      	b.n	8005944 <HAL_RCC_OscConfig+0xb0>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005910:	d10c      	bne.n	800592c <HAL_RCC_OscConfig+0x98>
 8005912:	4b70      	ldr	r3, [pc, #448]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a6f      	ldr	r2, [pc, #444]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800591c:	6013      	str	r3, [r2, #0]
 800591e:	4b6d      	ldr	r3, [pc, #436]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a6c      	ldr	r2, [pc, #432]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	e00b      	b.n	8005944 <HAL_RCC_OscConfig+0xb0>
 800592c:	4b69      	ldr	r3, [pc, #420]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a68      	ldr	r2, [pc, #416]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005936:	6013      	str	r3, [r2, #0]
 8005938:	4b66      	ldr	r3, [pc, #408]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a65      	ldr	r2, [pc, #404]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 800593e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d013      	beq.n	8005974 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800594c:	f7fe fe10 	bl	8004570 <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005954:	f7fe fe0c 	bl	8004570 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b64      	cmp	r3, #100	; 0x64
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e207      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005966:	4b5b      	ldr	r3, [pc, #364]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d0f0      	beq.n	8005954 <HAL_RCC_OscConfig+0xc0>
 8005972:	e014      	b.n	800599e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005974:	f7fe fdfc 	bl	8004570 <HAL_GetTick>
 8005978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800597a:	e008      	b.n	800598e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800597c:	f7fe fdf8 	bl	8004570 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b64      	cmp	r3, #100	; 0x64
 8005988:	d901      	bls.n	800598e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e1f3      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800598e:	4b51      	ldr	r3, [pc, #324]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1f0      	bne.n	800597c <HAL_RCC_OscConfig+0xe8>
 800599a:	e000      	b.n	800599e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800599c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d063      	beq.n	8005a72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059aa:	4b4a      	ldr	r3, [pc, #296]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 030c 	and.w	r3, r3, #12
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00b      	beq.n	80059ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059b6:	4b47      	ldr	r3, [pc, #284]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059be:	2b08      	cmp	r3, #8
 80059c0:	d11c      	bne.n	80059fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059c2:	4b44      	ldr	r3, [pc, #272]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d116      	bne.n	80059fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ce:	4b41      	ldr	r3, [pc, #260]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <HAL_RCC_OscConfig+0x152>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d001      	beq.n	80059e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e1c7      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059e6:	4b3b      	ldr	r3, [pc, #236]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	4937      	ldr	r1, [pc, #220]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059fa:	e03a      	b.n	8005a72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d020      	beq.n	8005a46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a04:	4b34      	ldr	r3, [pc, #208]	; (8005ad8 <HAL_RCC_OscConfig+0x244>)
 8005a06:	2201      	movs	r2, #1
 8005a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0a:	f7fe fdb1 	bl	8004570 <HAL_GetTick>
 8005a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a10:	e008      	b.n	8005a24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a12:	f7fe fdad 	bl	8004570 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d901      	bls.n	8005a24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e1a8      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a24:	4b2b      	ldr	r3, [pc, #172]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0f0      	beq.n	8005a12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a30:	4b28      	ldr	r3, [pc, #160]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	00db      	lsls	r3, r3, #3
 8005a3e:	4925      	ldr	r1, [pc, #148]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	600b      	str	r3, [r1, #0]
 8005a44:	e015      	b.n	8005a72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a46:	4b24      	ldr	r3, [pc, #144]	; (8005ad8 <HAL_RCC_OscConfig+0x244>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a4c:	f7fe fd90 	bl	8004570 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a54:	f7fe fd8c 	bl	8004570 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e187      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a66:	4b1b      	ldr	r3, [pc, #108]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f0      	bne.n	8005a54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d036      	beq.n	8005aec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d016      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a86:	4b15      	ldr	r3, [pc, #84]	; (8005adc <HAL_RCC_OscConfig+0x248>)
 8005a88:	2201      	movs	r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a8c:	f7fe fd70 	bl	8004570 <HAL_GetTick>
 8005a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a94:	f7fe fd6c 	bl	8004570 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e167      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aa6:	4b0b      	ldr	r3, [pc, #44]	; (8005ad4 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0f0      	beq.n	8005a94 <HAL_RCC_OscConfig+0x200>
 8005ab2:	e01b      	b.n	8005aec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ab4:	4b09      	ldr	r3, [pc, #36]	; (8005adc <HAL_RCC_OscConfig+0x248>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aba:	f7fe fd59 	bl	8004570 <HAL_GetTick>
 8005abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac0:	e00e      	b.n	8005ae0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ac2:	f7fe fd55 	bl	8004570 <HAL_GetTick>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d907      	bls.n	8005ae0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e150      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
 8005ad4:	40023800 	.word	0x40023800
 8005ad8:	42470000 	.word	0x42470000
 8005adc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ae0:	4b88      	ldr	r3, [pc, #544]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ae4:	f003 0302 	and.w	r3, r3, #2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1ea      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0304 	and.w	r3, r3, #4
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 8097 	beq.w	8005c28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005afa:	2300      	movs	r3, #0
 8005afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005afe:	4b81      	ldr	r3, [pc, #516]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10f      	bne.n	8005b2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	60bb      	str	r3, [r7, #8]
 8005b0e:	4b7d      	ldr	r3, [pc, #500]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b12:	4a7c      	ldr	r2, [pc, #496]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b18:	6413      	str	r3, [r2, #64]	; 0x40
 8005b1a:	4b7a      	ldr	r3, [pc, #488]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b22:	60bb      	str	r3, [r7, #8]
 8005b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b26:	2301      	movs	r3, #1
 8005b28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b2a:	4b77      	ldr	r3, [pc, #476]	; (8005d08 <HAL_RCC_OscConfig+0x474>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d118      	bne.n	8005b68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b36:	4b74      	ldr	r3, [pc, #464]	; (8005d08 <HAL_RCC_OscConfig+0x474>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a73      	ldr	r2, [pc, #460]	; (8005d08 <HAL_RCC_OscConfig+0x474>)
 8005b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b42:	f7fe fd15 	bl	8004570 <HAL_GetTick>
 8005b46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b48:	e008      	b.n	8005b5c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b4a:	f7fe fd11 	bl	8004570 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e10c      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b5c:	4b6a      	ldr	r3, [pc, #424]	; (8005d08 <HAL_RCC_OscConfig+0x474>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0f0      	beq.n	8005b4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d106      	bne.n	8005b7e <HAL_RCC_OscConfig+0x2ea>
 8005b70:	4b64      	ldr	r3, [pc, #400]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b74:	4a63      	ldr	r2, [pc, #396]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b76:	f043 0301 	orr.w	r3, r3, #1
 8005b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b7c:	e01c      	b.n	8005bb8 <HAL_RCC_OscConfig+0x324>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b05      	cmp	r3, #5
 8005b84:	d10c      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x30c>
 8005b86:	4b5f      	ldr	r3, [pc, #380]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b8a:	4a5e      	ldr	r2, [pc, #376]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b8c:	f043 0304 	orr.w	r3, r3, #4
 8005b90:	6713      	str	r3, [r2, #112]	; 0x70
 8005b92:	4b5c      	ldr	r3, [pc, #368]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b96:	4a5b      	ldr	r2, [pc, #364]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005b98:	f043 0301 	orr.w	r3, r3, #1
 8005b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b9e:	e00b      	b.n	8005bb8 <HAL_RCC_OscConfig+0x324>
 8005ba0:	4b58      	ldr	r3, [pc, #352]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba4:	4a57      	ldr	r2, [pc, #348]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005ba6:	f023 0301 	bic.w	r3, r3, #1
 8005baa:	6713      	str	r3, [r2, #112]	; 0x70
 8005bac:	4b55      	ldr	r3, [pc, #340]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb0:	4a54      	ldr	r2, [pc, #336]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005bb2:	f023 0304 	bic.w	r3, r3, #4
 8005bb6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d015      	beq.n	8005bec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc0:	f7fe fcd6 	bl	8004570 <HAL_GetTick>
 8005bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc6:	e00a      	b.n	8005bde <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bc8:	f7fe fcd2 	bl	8004570 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e0cb      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bde:	4b49      	ldr	r3, [pc, #292]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0ee      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x334>
 8005bea:	e014      	b.n	8005c16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bec:	f7fe fcc0 	bl	8004570 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bf2:	e00a      	b.n	8005c0a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bf4:	f7fe fcbc 	bl	8004570 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e0b5      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c0a:	4b3e      	ldr	r3, [pc, #248]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1ee      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c16:	7dfb      	ldrb	r3, [r7, #23]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d105      	bne.n	8005c28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c1c:	4b39      	ldr	r3, [pc, #228]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c20:	4a38      	ldr	r2, [pc, #224]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	699b      	ldr	r3, [r3, #24]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 80a1 	beq.w	8005d74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c32:	4b34      	ldr	r3, [pc, #208]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 030c 	and.w	r3, r3, #12
 8005c3a:	2b08      	cmp	r3, #8
 8005c3c:	d05c      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d141      	bne.n	8005cca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c46:	4b31      	ldr	r3, [pc, #196]	; (8005d0c <HAL_RCC_OscConfig+0x478>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4c:	f7fe fc90 	bl	8004570 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c54:	f7fe fc8c 	bl	8004570 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e087      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c66:	4b27      	ldr	r3, [pc, #156]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1f0      	bne.n	8005c54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69da      	ldr	r2, [r3, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	019b      	lsls	r3, r3, #6
 8005c82:	431a      	orrs	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c88:	085b      	lsrs	r3, r3, #1
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	041b      	lsls	r3, r3, #16
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c94:	061b      	lsls	r3, r3, #24
 8005c96:	491b      	ldr	r1, [pc, #108]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c9c:	4b1b      	ldr	r3, [pc, #108]	; (8005d0c <HAL_RCC_OscConfig+0x478>)
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca2:	f7fe fc65 	bl	8004570 <HAL_GetTick>
 8005ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca8:	e008      	b.n	8005cbc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005caa:	f7fe fc61 	bl	8004570 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e05c      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cbc:	4b11      	ldr	r3, [pc, #68]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0f0      	beq.n	8005caa <HAL_RCC_OscConfig+0x416>
 8005cc8:	e054      	b.n	8005d74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cca:	4b10      	ldr	r3, [pc, #64]	; (8005d0c <HAL_RCC_OscConfig+0x478>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cd0:	f7fe fc4e 	bl	8004570 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cd8:	f7fe fc4a 	bl	8004570 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e045      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cea:	4b06      	ldr	r3, [pc, #24]	; (8005d04 <HAL_RCC_OscConfig+0x470>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x444>
 8005cf6:	e03d      	b.n	8005d74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d107      	bne.n	8005d10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e038      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
 8005d04:	40023800 	.word	0x40023800
 8005d08:	40007000 	.word	0x40007000
 8005d0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d10:	4b1b      	ldr	r3, [pc, #108]	; (8005d80 <HAL_RCC_OscConfig+0x4ec>)
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d028      	beq.n	8005d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d121      	bne.n	8005d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d11a      	bne.n	8005d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d40:	4013      	ands	r3, r2
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d111      	bne.n	8005d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d56:	085b      	lsrs	r3, r3, #1
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d107      	bne.n	8005d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d001      	beq.n	8005d74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e000      	b.n	8005d76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	40023800 	.word	0x40023800

08005d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e0cc      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d98:	4b68      	ldr	r3, [pc, #416]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0307 	and.w	r3, r3, #7
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d90c      	bls.n	8005dc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da6:	4b65      	ldr	r3, [pc, #404]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dae:	4b63      	ldr	r3, [pc, #396]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0307 	and.w	r3, r3, #7
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d001      	beq.n	8005dc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e0b8      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d020      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dd8:	4b59      	ldr	r3, [pc, #356]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	4a58      	ldr	r2, [pc, #352]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005dde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005de2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0308 	and.w	r3, r3, #8
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005df0:	4b53      	ldr	r3, [pc, #332]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	4a52      	ldr	r2, [pc, #328]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005df6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005dfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dfc:	4b50      	ldr	r3, [pc, #320]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	494d      	ldr	r1, [pc, #308]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d044      	beq.n	8005ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d107      	bne.n	8005e32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e22:	4b47      	ldr	r3, [pc, #284]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d119      	bne.n	8005e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e07f      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d003      	beq.n	8005e42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e3e:	2b03      	cmp	r3, #3
 8005e40:	d107      	bne.n	8005e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e42:	4b3f      	ldr	r3, [pc, #252]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d109      	bne.n	8005e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e06f      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e52:	4b3b      	ldr	r3, [pc, #236]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e067      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e62:	4b37      	ldr	r3, [pc, #220]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f023 0203 	bic.w	r2, r3, #3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	4934      	ldr	r1, [pc, #208]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e74:	f7fe fb7c 	bl	8004570 <HAL_GetTick>
 8005e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e7a:	e00a      	b.n	8005e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e7c:	f7fe fb78 	bl	8004570 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e04f      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e92:	4b2b      	ldr	r3, [pc, #172]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 020c 	and.w	r2, r3, #12
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d1eb      	bne.n	8005e7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ea4:	4b25      	ldr	r3, [pc, #148]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d20c      	bcs.n	8005ecc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb2:	4b22      	ldr	r3, [pc, #136]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eba:	4b20      	ldr	r3, [pc, #128]	; (8005f3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d001      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e032      	b.n	8005f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed8:	4b19      	ldr	r3, [pc, #100]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	4916      	ldr	r1, [pc, #88]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d009      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ef6:	4b12      	ldr	r3, [pc, #72]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	490e      	ldr	r1, [pc, #56]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f0a:	f000 f821 	bl	8005f50 <HAL_RCC_GetSysClockFreq>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	4b0b      	ldr	r3, [pc, #44]	; (8005f40 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	091b      	lsrs	r3, r3, #4
 8005f16:	f003 030f 	and.w	r3, r3, #15
 8005f1a:	490a      	ldr	r1, [pc, #40]	; (8005f44 <HAL_RCC_ClockConfig+0x1c0>)
 8005f1c:	5ccb      	ldrb	r3, [r1, r3]
 8005f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f22:	4a09      	ldr	r2, [pc, #36]	; (8005f48 <HAL_RCC_ClockConfig+0x1c4>)
 8005f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f26:	4b09      	ldr	r3, [pc, #36]	; (8005f4c <HAL_RCC_ClockConfig+0x1c8>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7fe fadc 	bl	80044e8 <HAL_InitTick>

  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	40023c00 	.word	0x40023c00
 8005f40:	40023800 	.word	0x40023800
 8005f44:	08008a40 	.word	0x08008a40
 8005f48:	2000001c 	.word	0x2000001c
 8005f4c:	20000020 	.word	0x20000020

08005f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f54:	b094      	sub	sp, #80	; 0x50
 8005f56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f60:	2300      	movs	r3, #0
 8005f62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f68:	4b79      	ldr	r3, [pc, #484]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f003 030c 	and.w	r3, r3, #12
 8005f70:	2b08      	cmp	r3, #8
 8005f72:	d00d      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0x40>
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	f200 80e1 	bhi.w	800613c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d002      	beq.n	8005f84 <HAL_RCC_GetSysClockFreq+0x34>
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d003      	beq.n	8005f8a <HAL_RCC_GetSysClockFreq+0x3a>
 8005f82:	e0db      	b.n	800613c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f84:	4b73      	ldr	r3, [pc, #460]	; (8006154 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005f88:	e0db      	b.n	8006142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f8a:	4b73      	ldr	r3, [pc, #460]	; (8006158 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f8e:	e0d8      	b.n	8006142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f90:	4b6f      	ldr	r3, [pc, #444]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f9a:	4b6d      	ldr	r3, [pc, #436]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d063      	beq.n	800606e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fa6:	4b6a      	ldr	r3, [pc, #424]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	099b      	lsrs	r3, r3, #6
 8005fac:	2200      	movs	r2, #0
 8005fae:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fb0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fb8:	633b      	str	r3, [r7, #48]	; 0x30
 8005fba:	2300      	movs	r3, #0
 8005fbc:	637b      	str	r3, [r7, #52]	; 0x34
 8005fbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005fc2:	4622      	mov	r2, r4
 8005fc4:	462b      	mov	r3, r5
 8005fc6:	f04f 0000 	mov.w	r0, #0
 8005fca:	f04f 0100 	mov.w	r1, #0
 8005fce:	0159      	lsls	r1, r3, #5
 8005fd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fd4:	0150      	lsls	r0, r2, #5
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4621      	mov	r1, r4
 8005fdc:	1a51      	subs	r1, r2, r1
 8005fde:	6139      	str	r1, [r7, #16]
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	eb63 0301 	sbc.w	r3, r3, r1
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	018b      	lsls	r3, r1, #6
 8005ff8:	4651      	mov	r1, sl
 8005ffa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005ffe:	4651      	mov	r1, sl
 8006000:	018a      	lsls	r2, r1, #6
 8006002:	4651      	mov	r1, sl
 8006004:	ebb2 0801 	subs.w	r8, r2, r1
 8006008:	4659      	mov	r1, fp
 800600a:	eb63 0901 	sbc.w	r9, r3, r1
 800600e:	f04f 0200 	mov.w	r2, #0
 8006012:	f04f 0300 	mov.w	r3, #0
 8006016:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800601a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800601e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006022:	4690      	mov	r8, r2
 8006024:	4699      	mov	r9, r3
 8006026:	4623      	mov	r3, r4
 8006028:	eb18 0303 	adds.w	r3, r8, r3
 800602c:	60bb      	str	r3, [r7, #8]
 800602e:	462b      	mov	r3, r5
 8006030:	eb49 0303 	adc.w	r3, r9, r3
 8006034:	60fb      	str	r3, [r7, #12]
 8006036:	f04f 0200 	mov.w	r2, #0
 800603a:	f04f 0300 	mov.w	r3, #0
 800603e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006042:	4629      	mov	r1, r5
 8006044:	024b      	lsls	r3, r1, #9
 8006046:	4621      	mov	r1, r4
 8006048:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800604c:	4621      	mov	r1, r4
 800604e:	024a      	lsls	r2, r1, #9
 8006050:	4610      	mov	r0, r2
 8006052:	4619      	mov	r1, r3
 8006054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006056:	2200      	movs	r2, #0
 8006058:	62bb      	str	r3, [r7, #40]	; 0x28
 800605a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800605c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006060:	f7fa fcd0 	bl	8000a04 <__aeabi_uldivmod>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4613      	mov	r3, r2
 800606a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800606c:	e058      	b.n	8006120 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800606e:	4b38      	ldr	r3, [pc, #224]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	099b      	lsrs	r3, r3, #6
 8006074:	2200      	movs	r2, #0
 8006076:	4618      	mov	r0, r3
 8006078:	4611      	mov	r1, r2
 800607a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800607e:	623b      	str	r3, [r7, #32]
 8006080:	2300      	movs	r3, #0
 8006082:	627b      	str	r3, [r7, #36]	; 0x24
 8006084:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006088:	4642      	mov	r2, r8
 800608a:	464b      	mov	r3, r9
 800608c:	f04f 0000 	mov.w	r0, #0
 8006090:	f04f 0100 	mov.w	r1, #0
 8006094:	0159      	lsls	r1, r3, #5
 8006096:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800609a:	0150      	lsls	r0, r2, #5
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4641      	mov	r1, r8
 80060a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80060a6:	4649      	mov	r1, r9
 80060a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060c0:	ebb2 040a 	subs.w	r4, r2, sl
 80060c4:	eb63 050b 	sbc.w	r5, r3, fp
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	00eb      	lsls	r3, r5, #3
 80060d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060d6:	00e2      	lsls	r2, r4, #3
 80060d8:	4614      	mov	r4, r2
 80060da:	461d      	mov	r5, r3
 80060dc:	4643      	mov	r3, r8
 80060de:	18e3      	adds	r3, r4, r3
 80060e0:	603b      	str	r3, [r7, #0]
 80060e2:	464b      	mov	r3, r9
 80060e4:	eb45 0303 	adc.w	r3, r5, r3
 80060e8:	607b      	str	r3, [r7, #4]
 80060ea:	f04f 0200 	mov.w	r2, #0
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060f6:	4629      	mov	r1, r5
 80060f8:	028b      	lsls	r3, r1, #10
 80060fa:	4621      	mov	r1, r4
 80060fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006100:	4621      	mov	r1, r4
 8006102:	028a      	lsls	r2, r1, #10
 8006104:	4610      	mov	r0, r2
 8006106:	4619      	mov	r1, r3
 8006108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800610a:	2200      	movs	r2, #0
 800610c:	61bb      	str	r3, [r7, #24]
 800610e:	61fa      	str	r2, [r7, #28]
 8006110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006114:	f7fa fc76 	bl	8000a04 <__aeabi_uldivmod>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4613      	mov	r3, r2
 800611e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006120:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <HAL_RCC_GetSysClockFreq+0x200>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	0c1b      	lsrs	r3, r3, #16
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	3301      	adds	r3, #1
 800612c:	005b      	lsls	r3, r3, #1
 800612e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006130:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006132:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006134:	fbb2 f3f3 	udiv	r3, r2, r3
 8006138:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800613a:	e002      	b.n	8006142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800613c:	4b05      	ldr	r3, [pc, #20]	; (8006154 <HAL_RCC_GetSysClockFreq+0x204>)
 800613e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006140:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006144:	4618      	mov	r0, r3
 8006146:	3750      	adds	r7, #80	; 0x50
 8006148:	46bd      	mov	sp, r7
 800614a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800614e:	bf00      	nop
 8006150:	40023800 	.word	0x40023800
 8006154:	00f42400 	.word	0x00f42400
 8006158:	007a1200 	.word	0x007a1200

0800615c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800615c:	b480      	push	{r7}
 800615e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006160:	4b03      	ldr	r3, [pc, #12]	; (8006170 <HAL_RCC_GetHCLKFreq+0x14>)
 8006162:	681b      	ldr	r3, [r3, #0]
}
 8006164:	4618      	mov	r0, r3
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	2000001c 	.word	0x2000001c

08006174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006178:	f7ff fff0 	bl	800615c <HAL_RCC_GetHCLKFreq>
 800617c:	4602      	mov	r2, r0
 800617e:	4b05      	ldr	r3, [pc, #20]	; (8006194 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	0a9b      	lsrs	r3, r3, #10
 8006184:	f003 0307 	and.w	r3, r3, #7
 8006188:	4903      	ldr	r1, [pc, #12]	; (8006198 <HAL_RCC_GetPCLK1Freq+0x24>)
 800618a:	5ccb      	ldrb	r3, [r1, r3]
 800618c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006190:	4618      	mov	r0, r3
 8006192:	bd80      	pop	{r7, pc}
 8006194:	40023800 	.word	0x40023800
 8006198:	08008a50 	.word	0x08008a50

0800619c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061a0:	f7ff ffdc 	bl	800615c <HAL_RCC_GetHCLKFreq>
 80061a4:	4602      	mov	r2, r0
 80061a6:	4b05      	ldr	r3, [pc, #20]	; (80061bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	0b5b      	lsrs	r3, r3, #13
 80061ac:	f003 0307 	and.w	r3, r3, #7
 80061b0:	4903      	ldr	r1, [pc, #12]	; (80061c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061b2:	5ccb      	ldrb	r3, [r1, r3]
 80061b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	40023800 	.word	0x40023800
 80061c0:	08008a50 	.word	0x08008a50

080061c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e041      	b.n	800625a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d106      	bne.n	80061f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7fd fed8 	bl	8003fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	3304      	adds	r3, #4
 8006200:	4619      	mov	r1, r3
 8006202:	4610      	mov	r0, r2
 8006204:	f000 fdda 	bl	8006dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
	...

08006264 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b01      	cmp	r3, #1
 8006276:	d001      	beq.n	800627c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e046      	b.n	800630a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a23      	ldr	r2, [pc, #140]	; (8006318 <HAL_TIM_Base_Start+0xb4>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d022      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006296:	d01d      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1f      	ldr	r2, [pc, #124]	; (800631c <HAL_TIM_Base_Start+0xb8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d018      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1e      	ldr	r2, [pc, #120]	; (8006320 <HAL_TIM_Base_Start+0xbc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d013      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1c      	ldr	r2, [pc, #112]	; (8006324 <HAL_TIM_Base_Start+0xc0>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d00e      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a1b      	ldr	r2, [pc, #108]	; (8006328 <HAL_TIM_Base_Start+0xc4>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d009      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a19      	ldr	r2, [pc, #100]	; (800632c <HAL_TIM_Base_Start+0xc8>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d004      	beq.n	80062d4 <HAL_TIM_Base_Start+0x70>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a18      	ldr	r2, [pc, #96]	; (8006330 <HAL_TIM_Base_Start+0xcc>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d111      	bne.n	80062f8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b06      	cmp	r3, #6
 80062e4:	d010      	beq.n	8006308 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0201 	orr.w	r2, r2, #1
 80062f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f6:	e007      	b.n	8006308 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0201 	orr.w	r2, r2, #1
 8006306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	40010000 	.word	0x40010000
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800
 8006324:	40000c00 	.word	0x40000c00
 8006328:	40010400 	.word	0x40010400
 800632c:	40014000 	.word	0x40014000
 8006330:	40001800 	.word	0x40001800

08006334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	d001      	beq.n	800634c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e04e      	b.n	80063ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a23      	ldr	r2, [pc, #140]	; (80063f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d022      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006376:	d01d      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a1f      	ldr	r2, [pc, #124]	; (80063fc <HAL_TIM_Base_Start_IT+0xc8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d018      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a1e      	ldr	r2, [pc, #120]	; (8006400 <HAL_TIM_Base_Start_IT+0xcc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d013      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a1c      	ldr	r2, [pc, #112]	; (8006404 <HAL_TIM_Base_Start_IT+0xd0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00e      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1b      	ldr	r2, [pc, #108]	; (8006408 <HAL_TIM_Base_Start_IT+0xd4>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d009      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a19      	ldr	r2, [pc, #100]	; (800640c <HAL_TIM_Base_Start_IT+0xd8>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d004      	beq.n	80063b4 <HAL_TIM_Base_Start_IT+0x80>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a18      	ldr	r2, [pc, #96]	; (8006410 <HAL_TIM_Base_Start_IT+0xdc>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d111      	bne.n	80063d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 0307 	and.w	r3, r3, #7
 80063be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b06      	cmp	r3, #6
 80063c4:	d010      	beq.n	80063e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d6:	e007      	b.n	80063e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0201 	orr.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	40010000 	.word	0x40010000
 80063fc:	40000400 	.word	0x40000400
 8006400:	40000800 	.word	0x40000800
 8006404:	40000c00 	.word	0x40000c00
 8006408:	40010400 	.word	0x40010400
 800640c:	40014000 	.word	0x40014000
 8006410:	40001800 	.word	0x40001800

08006414 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e041      	b.n	80064aa <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800642c:	b2db      	uxtb	r3, r3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d106      	bne.n	8006440 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f839 	bl	80064b2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3304      	adds	r3, #4
 8006450:	4619      	mov	r1, r3
 8006452:	4610      	mov	r0, r2
 8006454:	f000 fcb2 	bl	8006dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b083      	sub	sp, #12
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80064ba:	bf00      	nop
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d109      	bne.n	80064ec <HAL_TIM_OC_Start+0x24>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	bf14      	ite	ne
 80064e4:	2301      	movne	r3, #1
 80064e6:	2300      	moveq	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	e022      	b.n	8006532 <HAL_TIM_OC_Start+0x6a>
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	d109      	bne.n	8006506 <HAL_TIM_OC_Start+0x3e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	bf14      	ite	ne
 80064fe:	2301      	movne	r3, #1
 8006500:	2300      	moveq	r3, #0
 8006502:	b2db      	uxtb	r3, r3
 8006504:	e015      	b.n	8006532 <HAL_TIM_OC_Start+0x6a>
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b08      	cmp	r3, #8
 800650a:	d109      	bne.n	8006520 <HAL_TIM_OC_Start+0x58>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006512:	b2db      	uxtb	r3, r3
 8006514:	2b01      	cmp	r3, #1
 8006516:	bf14      	ite	ne
 8006518:	2301      	movne	r3, #1
 800651a:	2300      	moveq	r3, #0
 800651c:	b2db      	uxtb	r3, r3
 800651e:	e008      	b.n	8006532 <HAL_TIM_OC_Start+0x6a>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b01      	cmp	r3, #1
 800652a:	bf14      	ite	ne
 800652c:	2301      	movne	r3, #1
 800652e:	2300      	moveq	r3, #0
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e07c      	b.n	8006634 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d104      	bne.n	800654a <HAL_TIM_OC_Start+0x82>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006548:	e013      	b.n	8006572 <HAL_TIM_OC_Start+0xaa>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b04      	cmp	r3, #4
 800654e:	d104      	bne.n	800655a <HAL_TIM_OC_Start+0x92>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006558:	e00b      	b.n	8006572 <HAL_TIM_OC_Start+0xaa>
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b08      	cmp	r3, #8
 800655e:	d104      	bne.n	800656a <HAL_TIM_OC_Start+0xa2>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006568:	e003      	b.n	8006572 <HAL_TIM_OC_Start+0xaa>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2201      	movs	r2, #1
 8006578:	6839      	ldr	r1, [r7, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f000 ff99 	bl	80074b2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a2d      	ldr	r2, [pc, #180]	; (800663c <HAL_TIM_OC_Start+0x174>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d004      	beq.n	8006594 <HAL_TIM_OC_Start+0xcc>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a2c      	ldr	r2, [pc, #176]	; (8006640 <HAL_TIM_OC_Start+0x178>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d101      	bne.n	8006598 <HAL_TIM_OC_Start+0xd0>
 8006594:	2301      	movs	r3, #1
 8006596:	e000      	b.n	800659a <HAL_TIM_OC_Start+0xd2>
 8006598:	2300      	movs	r3, #0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d007      	beq.n	80065ae <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a22      	ldr	r2, [pc, #136]	; (800663c <HAL_TIM_OC_Start+0x174>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d022      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c0:	d01d      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a1f      	ldr	r2, [pc, #124]	; (8006644 <HAL_TIM_OC_Start+0x17c>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d018      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a1d      	ldr	r2, [pc, #116]	; (8006648 <HAL_TIM_OC_Start+0x180>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d013      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a1c      	ldr	r2, [pc, #112]	; (800664c <HAL_TIM_OC_Start+0x184>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00e      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a16      	ldr	r2, [pc, #88]	; (8006640 <HAL_TIM_OC_Start+0x178>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d009      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a18      	ldr	r2, [pc, #96]	; (8006650 <HAL_TIM_OC_Start+0x188>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d004      	beq.n	80065fe <HAL_TIM_OC_Start+0x136>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a16      	ldr	r2, [pc, #88]	; (8006654 <HAL_TIM_OC_Start+0x18c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d111      	bne.n	8006622 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	f003 0307 	and.w	r3, r3, #7
 8006608:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b06      	cmp	r3, #6
 800660e:	d010      	beq.n	8006632 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0201 	orr.w	r2, r2, #1
 800661e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006620:	e007      	b.n	8006632 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0201 	orr.w	r2, r2, #1
 8006630:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40010000 	.word	0x40010000
 8006640:	40010400 	.word	0x40010400
 8006644:	40000400 	.word	0x40000400
 8006648:	40000800 	.word	0x40000800
 800664c:	40000c00 	.word	0x40000c00
 8006650:	40014000 	.word	0x40014000
 8006654:	40001800 	.word	0x40001800

08006658 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e041      	b.n	80066ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d106      	bne.n	8006684 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f839 	bl	80066f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2202      	movs	r2, #2
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	3304      	adds	r3, #4
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f000 fb90 	bl	8006dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066fe:	bf00      	nop
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b082      	sub	sp, #8
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	f003 0302 	and.w	r3, r3, #2
 800671c:	2b02      	cmp	r3, #2
 800671e:	d122      	bne.n	8006766 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b02      	cmp	r3, #2
 800672c:	d11b      	bne.n	8006766 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f06f 0202 	mvn.w	r2, #2
 8006736:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	f003 0303 	and.w	r3, r3, #3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fb16 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 8006752:	e005      	b.n	8006760 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 fb08 	bl	8006d6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 fb19 	bl	8006d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b04      	cmp	r3, #4
 8006772:	d122      	bne.n	80067ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f003 0304 	and.w	r3, r3, #4
 800677e:	2b04      	cmp	r3, #4
 8006780:	d11b      	bne.n	80067ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f06f 0204 	mvn.w	r2, #4
 800678a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2202      	movs	r2, #2
 8006790:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 faec 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 80067a6:	e005      	b.n	80067b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 fade 	bl	8006d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 faef 	bl	8006d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b08      	cmp	r3, #8
 80067c6:	d122      	bne.n	800680e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d11b      	bne.n	800680e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f06f 0208 	mvn.w	r2, #8
 80067de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2204      	movs	r2, #4
 80067e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69db      	ldr	r3, [r3, #28]
 80067ec:	f003 0303 	and.w	r3, r3, #3
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d003      	beq.n	80067fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fac2 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 80067fa:	e005      	b.n	8006808 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fab4 	bl	8006d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fac5 	bl	8006d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	f003 0310 	and.w	r3, r3, #16
 8006818:	2b10      	cmp	r3, #16
 800681a:	d122      	bne.n	8006862 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	f003 0310 	and.w	r3, r3, #16
 8006826:	2b10      	cmp	r3, #16
 8006828:	d11b      	bne.n	8006862 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f06f 0210 	mvn.w	r2, #16
 8006832:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2208      	movs	r2, #8
 8006838:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006844:	2b00      	cmp	r3, #0
 8006846:	d003      	beq.n	8006850 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 fa98 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 800684e:	e005      	b.n	800685c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fa8a 	bl	8006d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 fa9b 	bl	8006d92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b01      	cmp	r3, #1
 800686e:	d10e      	bne.n	800688e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b01      	cmp	r3, #1
 800687c:	d107      	bne.n	800688e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f06f 0201 	mvn.w	r2, #1
 8006886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7fb fcad 	bl	80021e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006898:	2b80      	cmp	r3, #128	; 0x80
 800689a:	d10e      	bne.n	80068ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068a6:	2b80      	cmp	r3, #128	; 0x80
 80068a8:	d107      	bne.n	80068ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80068b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f000 fef9 	bl	80076ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c4:	2b40      	cmp	r3, #64	; 0x40
 80068c6:	d10e      	bne.n	80068e6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d2:	2b40      	cmp	r3, #64	; 0x40
 80068d4:	d107      	bne.n	80068e6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fa60 	bl	8006da6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	f003 0320 	and.w	r3, r3, #32
 80068f0:	2b20      	cmp	r3, #32
 80068f2:	d10e      	bne.n	8006912 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	f003 0320 	and.w	r3, r3, #32
 80068fe:	2b20      	cmp	r3, #32
 8006900:	d107      	bne.n	8006912 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f06f 0220 	mvn.w	r2, #32
 800690a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 fec3 	bl	8007698 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006912:	bf00      	nop
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b086      	sub	sp, #24
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006928:	2300      	movs	r3, #0
 800692a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006932:	2b01      	cmp	r3, #1
 8006934:	d101      	bne.n	800693a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006936:	2302      	movs	r3, #2
 8006938:	e048      	b.n	80069cc <HAL_TIM_OC_ConfigChannel+0xb0>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b0c      	cmp	r3, #12
 8006946:	d839      	bhi.n	80069bc <HAL_TIM_OC_ConfigChannel+0xa0>
 8006948:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <HAL_TIM_OC_ConfigChannel+0x34>)
 800694a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694e:	bf00      	nop
 8006950:	08006985 	.word	0x08006985
 8006954:	080069bd 	.word	0x080069bd
 8006958:	080069bd 	.word	0x080069bd
 800695c:	080069bd 	.word	0x080069bd
 8006960:	08006993 	.word	0x08006993
 8006964:	080069bd 	.word	0x080069bd
 8006968:	080069bd 	.word	0x080069bd
 800696c:	080069bd 	.word	0x080069bd
 8006970:	080069a1 	.word	0x080069a1
 8006974:	080069bd 	.word	0x080069bd
 8006978:	080069bd 	.word	0x080069bd
 800697c:	080069bd 	.word	0x080069bd
 8006980:	080069af 	.word	0x080069af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68b9      	ldr	r1, [r7, #8]
 800698a:	4618      	mov	r0, r3
 800698c:	f000 fab6 	bl	8006efc <TIM_OC1_SetConfig>
      break;
 8006990:	e017      	b.n	80069c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68b9      	ldr	r1, [r7, #8]
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fb1f 	bl	8006fdc <TIM_OC2_SetConfig>
      break;
 800699e:	e010      	b.n	80069c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68b9      	ldr	r1, [r7, #8]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fb8e 	bl	80070c8 <TIM_OC3_SetConfig>
      break;
 80069ac:	e009      	b.n	80069c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68b9      	ldr	r1, [r7, #8]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f000 fbfb 	bl	80071b0 <TIM_OC4_SetConfig>
      break;
 80069ba:	e002      	b.n	80069c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	75fb      	strb	r3, [r7, #23]
      break;
 80069c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d101      	bne.n	80069f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069ee:	2302      	movs	r3, #2
 80069f0:	e0ae      	b.n	8006b50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b0c      	cmp	r3, #12
 80069fe:	f200 809f 	bhi.w	8006b40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006a02:	a201      	add	r2, pc, #4	; (adr r2, 8006a08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a08:	08006a3d 	.word	0x08006a3d
 8006a0c:	08006b41 	.word	0x08006b41
 8006a10:	08006b41 	.word	0x08006b41
 8006a14:	08006b41 	.word	0x08006b41
 8006a18:	08006a7d 	.word	0x08006a7d
 8006a1c:	08006b41 	.word	0x08006b41
 8006a20:	08006b41 	.word	0x08006b41
 8006a24:	08006b41 	.word	0x08006b41
 8006a28:	08006abf 	.word	0x08006abf
 8006a2c:	08006b41 	.word	0x08006b41
 8006a30:	08006b41 	.word	0x08006b41
 8006a34:	08006b41 	.word	0x08006b41
 8006a38:	08006aff 	.word	0x08006aff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68b9      	ldr	r1, [r7, #8]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 fa5a 	bl	8006efc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	699a      	ldr	r2, [r3, #24]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f042 0208 	orr.w	r2, r2, #8
 8006a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	699a      	ldr	r2, [r3, #24]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0204 	bic.w	r2, r2, #4
 8006a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	6999      	ldr	r1, [r3, #24]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	691a      	ldr	r2, [r3, #16]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	430a      	orrs	r2, r1
 8006a78:	619a      	str	r2, [r3, #24]
      break;
 8006a7a:	e064      	b.n	8006b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68b9      	ldr	r1, [r7, #8]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 faaa 	bl	8006fdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	699a      	ldr	r2, [r3, #24]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6999      	ldr	r1, [r3, #24]
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	021a      	lsls	r2, r3, #8
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	619a      	str	r2, [r3, #24]
      break;
 8006abc:	e043      	b.n	8006b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68b9      	ldr	r1, [r7, #8]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f000 faff 	bl	80070c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	69da      	ldr	r2, [r3, #28]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f042 0208 	orr.w	r2, r2, #8
 8006ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	69da      	ldr	r2, [r3, #28]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f022 0204 	bic.w	r2, r2, #4
 8006ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	69d9      	ldr	r1, [r3, #28]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	691a      	ldr	r2, [r3, #16]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	61da      	str	r2, [r3, #28]
      break;
 8006afc:	e023      	b.n	8006b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68b9      	ldr	r1, [r7, #8]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fb53 	bl	80071b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	69da      	ldr	r2, [r3, #28]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69d9      	ldr	r1, [r3, #28]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	021a      	lsls	r2, r3, #8
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	61da      	str	r2, [r3, #28]
      break;
 8006b3e:	e002      	b.n	8006b46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	75fb      	strb	r3, [r7, #23]
      break;
 8006b44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3718      	adds	r7, #24
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d101      	bne.n	8006b74 <HAL_TIM_ConfigClockSource+0x1c>
 8006b70:	2302      	movs	r3, #2
 8006b72:	e0b4      	b.n	8006cde <HAL_TIM_ConfigClockSource+0x186>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bac:	d03e      	beq.n	8006c2c <HAL_TIM_ConfigClockSource+0xd4>
 8006bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bb2:	f200 8087 	bhi.w	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bba:	f000 8086 	beq.w	8006cca <HAL_TIM_ConfigClockSource+0x172>
 8006bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bc2:	d87f      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bc4:	2b70      	cmp	r3, #112	; 0x70
 8006bc6:	d01a      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0xa6>
 8006bc8:	2b70      	cmp	r3, #112	; 0x70
 8006bca:	d87b      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bcc:	2b60      	cmp	r3, #96	; 0x60
 8006bce:	d050      	beq.n	8006c72 <HAL_TIM_ConfigClockSource+0x11a>
 8006bd0:	2b60      	cmp	r3, #96	; 0x60
 8006bd2:	d877      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bd4:	2b50      	cmp	r3, #80	; 0x50
 8006bd6:	d03c      	beq.n	8006c52 <HAL_TIM_ConfigClockSource+0xfa>
 8006bd8:	2b50      	cmp	r3, #80	; 0x50
 8006bda:	d873      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bdc:	2b40      	cmp	r3, #64	; 0x40
 8006bde:	d058      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x13a>
 8006be0:	2b40      	cmp	r3, #64	; 0x40
 8006be2:	d86f      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006be4:	2b30      	cmp	r3, #48	; 0x30
 8006be6:	d064      	beq.n	8006cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8006be8:	2b30      	cmp	r3, #48	; 0x30
 8006bea:	d86b      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bec:	2b20      	cmp	r3, #32
 8006bee:	d060      	beq.n	8006cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8006bf0:	2b20      	cmp	r3, #32
 8006bf2:	d867      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d05c      	beq.n	8006cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8006bf8:	2b10      	cmp	r3, #16
 8006bfa:	d05a      	beq.n	8006cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8006bfc:	e062      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	6899      	ldr	r1, [r3, #8]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f000 fc30 	bl	8007472 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	609a      	str	r2, [r3, #8]
      break;
 8006c2a:	e04f      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	6899      	ldr	r1, [r3, #8]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685a      	ldr	r2, [r3, #4]
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	f000 fc19 	bl	8007472 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	689a      	ldr	r2, [r3, #8]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c4e:	609a      	str	r2, [r3, #8]
      break;
 8006c50:	e03c      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6818      	ldr	r0, [r3, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	6859      	ldr	r1, [r3, #4]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	f000 fb8d 	bl	800737e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2150      	movs	r1, #80	; 0x50
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 fbe6 	bl	800743c <TIM_ITRx_SetConfig>
      break;
 8006c70:	e02c      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6818      	ldr	r0, [r3, #0]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	6859      	ldr	r1, [r3, #4]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	461a      	mov	r2, r3
 8006c80:	f000 fbac 	bl	80073dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2160      	movs	r1, #96	; 0x60
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 fbd6 	bl	800743c <TIM_ITRx_SetConfig>
      break;
 8006c90:	e01c      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	6859      	ldr	r1, [r3, #4]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	f000 fb6d 	bl	800737e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2140      	movs	r1, #64	; 0x40
 8006caa:	4618      	mov	r0, r3
 8006cac:	f000 fbc6 	bl	800743c <TIM_ITRx_SetConfig>
      break;
 8006cb0:	e00c      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4619      	mov	r1, r3
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	f000 fbbd 	bl	800743c <TIM_ITRx_SetConfig>
      break;
 8006cc2:	e003      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8006cc8:	e000      	b.n	8006ccc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006cca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d101      	bne.n	8006cfe <HAL_TIM_SlaveConfigSynchro+0x18>
 8006cfa:	2302      	movs	r3, #2
 8006cfc:	e031      	b.n	8006d62 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2201      	movs	r2, #1
 8006d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2202      	movs	r2, #2
 8006d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006d0e:	6839      	ldr	r1, [r7, #0]
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 faa3 	bl	800725c <TIM_SlaveTimer_SetConfig>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d009      	beq.n	8006d30 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e018      	b.n	8006d62 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	68da      	ldr	r2, [r3, #12]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d3e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68da      	ldr	r2, [r3, #12]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006d4e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}

08006d6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d72:	bf00      	nop
 8006d74:	370c      	adds	r7, #12
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr

08006d7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d7e:	b480      	push	{r7}
 8006d80:	b083      	sub	sp, #12
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d86:	bf00      	nop
 8006d88:	370c      	adds	r7, #12
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr

08006d92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d92:	b480      	push	{r7}
 8006d94:	b083      	sub	sp, #12
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d9a:	bf00      	nop
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b083      	sub	sp, #12
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006dae:	bf00      	nop
 8006db0:	370c      	adds	r7, #12
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
	...

08006dbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a40      	ldr	r2, [pc, #256]	; (8006ed0 <TIM_Base_SetConfig+0x114>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d013      	beq.n	8006dfc <TIM_Base_SetConfig+0x40>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dda:	d00f      	beq.n	8006dfc <TIM_Base_SetConfig+0x40>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a3d      	ldr	r2, [pc, #244]	; (8006ed4 <TIM_Base_SetConfig+0x118>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d00b      	beq.n	8006dfc <TIM_Base_SetConfig+0x40>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a3c      	ldr	r2, [pc, #240]	; (8006ed8 <TIM_Base_SetConfig+0x11c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d007      	beq.n	8006dfc <TIM_Base_SetConfig+0x40>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a3b      	ldr	r2, [pc, #236]	; (8006edc <TIM_Base_SetConfig+0x120>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d003      	beq.n	8006dfc <TIM_Base_SetConfig+0x40>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a3a      	ldr	r2, [pc, #232]	; (8006ee0 <TIM_Base_SetConfig+0x124>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d108      	bne.n	8006e0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a2f      	ldr	r2, [pc, #188]	; (8006ed0 <TIM_Base_SetConfig+0x114>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d02b      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e1c:	d027      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a2c      	ldr	r2, [pc, #176]	; (8006ed4 <TIM_Base_SetConfig+0x118>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d023      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a2b      	ldr	r2, [pc, #172]	; (8006ed8 <TIM_Base_SetConfig+0x11c>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d01f      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a2a      	ldr	r2, [pc, #168]	; (8006edc <TIM_Base_SetConfig+0x120>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d01b      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a29      	ldr	r2, [pc, #164]	; (8006ee0 <TIM_Base_SetConfig+0x124>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d017      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a28      	ldr	r2, [pc, #160]	; (8006ee4 <TIM_Base_SetConfig+0x128>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d013      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a27      	ldr	r2, [pc, #156]	; (8006ee8 <TIM_Base_SetConfig+0x12c>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d00f      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a26      	ldr	r2, [pc, #152]	; (8006eec <TIM_Base_SetConfig+0x130>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d00b      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a25      	ldr	r2, [pc, #148]	; (8006ef0 <TIM_Base_SetConfig+0x134>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d007      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a24      	ldr	r2, [pc, #144]	; (8006ef4 <TIM_Base_SetConfig+0x138>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d003      	beq.n	8006e6e <TIM_Base_SetConfig+0xb2>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a23      	ldr	r2, [pc, #140]	; (8006ef8 <TIM_Base_SetConfig+0x13c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d108      	bne.n	8006e80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	689a      	ldr	r2, [r3, #8]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a0a      	ldr	r2, [pc, #40]	; (8006ed0 <TIM_Base_SetConfig+0x114>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d003      	beq.n	8006eb4 <TIM_Base_SetConfig+0xf8>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a0c      	ldr	r2, [pc, #48]	; (8006ee0 <TIM_Base_SetConfig+0x124>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d103      	bne.n	8006ebc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	691a      	ldr	r2, [r3, #16]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	615a      	str	r2, [r3, #20]
}
 8006ec2:	bf00      	nop
 8006ec4:	3714      	adds	r7, #20
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	40010000 	.word	0x40010000
 8006ed4:	40000400 	.word	0x40000400
 8006ed8:	40000800 	.word	0x40000800
 8006edc:	40000c00 	.word	0x40000c00
 8006ee0:	40010400 	.word	0x40010400
 8006ee4:	40014000 	.word	0x40014000
 8006ee8:	40014400 	.word	0x40014400
 8006eec:	40014800 	.word	0x40014800
 8006ef0:	40001800 	.word	0x40001800
 8006ef4:	40001c00 	.word	0x40001c00
 8006ef8:	40002000 	.word	0x40002000

08006efc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	f023 0201 	bic.w	r2, r3, #1
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f023 0303 	bic.w	r3, r3, #3
 8006f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f023 0302 	bic.w	r3, r3, #2
 8006f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a20      	ldr	r2, [pc, #128]	; (8006fd4 <TIM_OC1_SetConfig+0xd8>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d003      	beq.n	8006f60 <TIM_OC1_SetConfig+0x64>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a1f      	ldr	r2, [pc, #124]	; (8006fd8 <TIM_OC1_SetConfig+0xdc>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d10c      	bne.n	8006f7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f023 0308 	bic.w	r3, r3, #8
 8006f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f023 0304 	bic.w	r3, r3, #4
 8006f78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a15      	ldr	r2, [pc, #84]	; (8006fd4 <TIM_OC1_SetConfig+0xd8>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d003      	beq.n	8006f8a <TIM_OC1_SetConfig+0x8e>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a14      	ldr	r2, [pc, #80]	; (8006fd8 <TIM_OC1_SetConfig+0xdc>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d111      	bne.n	8006fae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	621a      	str	r2, [r3, #32]
}
 8006fc8:	bf00      	nop
 8006fca:	371c      	adds	r7, #28
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr
 8006fd4:	40010000 	.word	0x40010000
 8006fd8:	40010400 	.word	0x40010400

08006fdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	f023 0210 	bic.w	r2, r3, #16
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007012:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	021b      	lsls	r3, r3, #8
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4313      	orrs	r3, r2
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	f023 0320 	bic.w	r3, r3, #32
 8007026:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	011b      	lsls	r3, r3, #4
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a22      	ldr	r2, [pc, #136]	; (80070c0 <TIM_OC2_SetConfig+0xe4>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_OC2_SetConfig+0x68>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a21      	ldr	r2, [pc, #132]	; (80070c4 <TIM_OC2_SetConfig+0xe8>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d10d      	bne.n	8007060 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800704a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	4313      	orrs	r3, r2
 8007056:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800705e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a17      	ldr	r2, [pc, #92]	; (80070c0 <TIM_OC2_SetConfig+0xe4>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d003      	beq.n	8007070 <TIM_OC2_SetConfig+0x94>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a16      	ldr	r2, [pc, #88]	; (80070c4 <TIM_OC2_SetConfig+0xe8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d113      	bne.n	8007098 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007076:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800707e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	4313      	orrs	r3, r2
 800708a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	4313      	orrs	r3, r2
 8007096:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	685a      	ldr	r2, [r3, #4]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	621a      	str	r2, [r3, #32]
}
 80070b2:	bf00      	nop
 80070b4:	371c      	adds	r7, #28
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	40010000 	.word	0x40010000
 80070c4:	40010400 	.word	0x40010400

080070c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b087      	sub	sp, #28
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 0303 	bic.w	r3, r3, #3
 80070fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007110:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	4313      	orrs	r3, r2
 800711c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a21      	ldr	r2, [pc, #132]	; (80071a8 <TIM_OC3_SetConfig+0xe0>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d003      	beq.n	800712e <TIM_OC3_SetConfig+0x66>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a20      	ldr	r2, [pc, #128]	; (80071ac <TIM_OC3_SetConfig+0xe4>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d10d      	bne.n	800714a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4313      	orrs	r3, r2
 8007140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a16      	ldr	r2, [pc, #88]	; (80071a8 <TIM_OC3_SetConfig+0xe0>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d003      	beq.n	800715a <TIM_OC3_SetConfig+0x92>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a15      	ldr	r2, [pc, #84]	; (80071ac <TIM_OC3_SetConfig+0xe4>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d113      	bne.n	8007182 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	011b      	lsls	r3, r3, #4
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	4313      	orrs	r3, r2
 8007180:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	697a      	ldr	r2, [r7, #20]
 800719a:	621a      	str	r2, [r3, #32]
}
 800719c:	bf00      	nop
 800719e:	371c      	adds	r7, #28
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr
 80071a8:	40010000 	.word	0x40010000
 80071ac:	40010400 	.word	0x40010400

080071b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b087      	sub	sp, #28
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	69db      	ldr	r3, [r3, #28]
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	021b      	lsls	r3, r3, #8
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	031b      	lsls	r3, r3, #12
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	4313      	orrs	r3, r2
 8007206:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a12      	ldr	r2, [pc, #72]	; (8007254 <TIM_OC4_SetConfig+0xa4>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d003      	beq.n	8007218 <TIM_OC4_SetConfig+0x68>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a11      	ldr	r2, [pc, #68]	; (8007258 <TIM_OC4_SetConfig+0xa8>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d109      	bne.n	800722c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800721e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	019b      	lsls	r3, r3, #6
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	4313      	orrs	r3, r2
 800722a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	697a      	ldr	r2, [r7, #20]
 8007230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	621a      	str	r2, [r3, #32]
}
 8007246:	bf00      	nop
 8007248:	371c      	adds	r7, #28
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	40010000 	.word	0x40010000
 8007258:	40010400 	.word	0x40010400

0800725c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007278:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	4313      	orrs	r3, r2
 8007282:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	f023 0307 	bic.w	r3, r3, #7
 800728a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	4313      	orrs	r3, r2
 8007294:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	2b70      	cmp	r3, #112	; 0x70
 80072a4:	d01a      	beq.n	80072dc <TIM_SlaveTimer_SetConfig+0x80>
 80072a6:	2b70      	cmp	r3, #112	; 0x70
 80072a8:	d860      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072aa:	2b60      	cmp	r3, #96	; 0x60
 80072ac:	d054      	beq.n	8007358 <TIM_SlaveTimer_SetConfig+0xfc>
 80072ae:	2b60      	cmp	r3, #96	; 0x60
 80072b0:	d85c      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072b2:	2b50      	cmp	r3, #80	; 0x50
 80072b4:	d046      	beq.n	8007344 <TIM_SlaveTimer_SetConfig+0xe8>
 80072b6:	2b50      	cmp	r3, #80	; 0x50
 80072b8:	d858      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072ba:	2b40      	cmp	r3, #64	; 0x40
 80072bc:	d019      	beq.n	80072f2 <TIM_SlaveTimer_SetConfig+0x96>
 80072be:	2b40      	cmp	r3, #64	; 0x40
 80072c0:	d854      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072c2:	2b30      	cmp	r3, #48	; 0x30
 80072c4:	d055      	beq.n	8007372 <TIM_SlaveTimer_SetConfig+0x116>
 80072c6:	2b30      	cmp	r3, #48	; 0x30
 80072c8:	d850      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	d051      	beq.n	8007372 <TIM_SlaveTimer_SetConfig+0x116>
 80072ce:	2b20      	cmp	r3, #32
 80072d0:	d84c      	bhi.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d04d      	beq.n	8007372 <TIM_SlaveTimer_SetConfig+0x116>
 80072d6:	2b10      	cmp	r3, #16
 80072d8:	d04b      	beq.n	8007372 <TIM_SlaveTimer_SetConfig+0x116>
 80072da:	e047      	b.n	800736c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	68d9      	ldr	r1, [r3, #12]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	f000 f8c1 	bl	8007472 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80072f0:	e040      	b.n	8007374 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2b05      	cmp	r3, #5
 80072f8:	d101      	bne.n	80072fe <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e03b      	b.n	8007376 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6a1a      	ldr	r2, [r3, #32]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f022 0201 	bic.w	r2, r2, #1
 8007314:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	699b      	ldr	r3, [r3, #24]
 800731c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007324:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	4313      	orrs	r3, r2
 8007330:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	621a      	str	r2, [r3, #32]
      break;
 8007342:	e017      	b.n	8007374 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	6899      	ldr	r1, [r3, #8]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	461a      	mov	r2, r3
 8007352:	f000 f814 	bl	800737e <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007356:	e00d      	b.n	8007374 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6818      	ldr	r0, [r3, #0]
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	6899      	ldr	r1, [r3, #8]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	461a      	mov	r2, r3
 8007366:	f000 f839 	bl	80073dc <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800736a:	e003      	b.n	8007374 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	75fb      	strb	r3, [r7, #23]
      break;
 8007370:	e000      	b.n	8007374 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007372:	bf00      	nop
  }

  return status;
 8007374:	7dfb      	ldrb	r3, [r7, #23]
}
 8007376:	4618      	mov	r0, r3
 8007378:	3718      	adds	r7, #24
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800737e:	b480      	push	{r7}
 8007380:	b087      	sub	sp, #28
 8007382:	af00      	add	r7, sp, #0
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6a1b      	ldr	r3, [r3, #32]
 8007394:	f023 0201 	bic.w	r2, r3, #1
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	011b      	lsls	r3, r3, #4
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f023 030a 	bic.w	r3, r3, #10
 80073ba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	621a      	str	r2, [r3, #32]
}
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073dc:	b480      	push	{r7}
 80073de:	b087      	sub	sp, #28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6a1b      	ldr	r3, [r3, #32]
 80073ec:	f023 0210 	bic.w	r2, r3, #16
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007406:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	031b      	lsls	r3, r3, #12
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	4313      	orrs	r3, r2
 8007410:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007418:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	011b      	lsls	r3, r3, #4
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	4313      	orrs	r3, r2
 8007422:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	693a      	ldr	r2, [r7, #16]
 800742e:	621a      	str	r2, [r3, #32]
}
 8007430:	bf00      	nop
 8007432:	371c      	adds	r7, #28
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007452:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	4313      	orrs	r3, r2
 800745a:	f043 0307 	orr.w	r3, r3, #7
 800745e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	609a      	str	r2, [r3, #8]
}
 8007466:	bf00      	nop
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr

08007472 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007472:	b480      	push	{r7}
 8007474:	b087      	sub	sp, #28
 8007476:	af00      	add	r7, sp, #0
 8007478:	60f8      	str	r0, [r7, #12]
 800747a:	60b9      	str	r1, [r7, #8]
 800747c:	607a      	str	r2, [r7, #4]
 800747e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800748c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	021a      	lsls	r2, r3, #8
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	431a      	orrs	r2, r3
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	4313      	orrs	r3, r2
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	4313      	orrs	r3, r2
 800749e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	609a      	str	r2, [r3, #8]
}
 80074a6:	bf00      	nop
 80074a8:	371c      	adds	r7, #28
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b087      	sub	sp, #28
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	60f8      	str	r0, [r7, #12]
 80074ba:	60b9      	str	r1, [r7, #8]
 80074bc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	f003 031f 	and.w	r3, r3, #31
 80074c4:	2201      	movs	r2, #1
 80074c6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a1a      	ldr	r2, [r3, #32]
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	43db      	mvns	r3, r3
 80074d4:	401a      	ands	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a1a      	ldr	r2, [r3, #32]
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f003 031f 	and.w	r3, r3, #31
 80074e4:	6879      	ldr	r1, [r7, #4]
 80074e6:	fa01 f303 	lsl.w	r3, r1, r3
 80074ea:	431a      	orrs	r2, r3
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	621a      	str	r2, [r3, #32]
}
 80074f0:	bf00      	nop
 80074f2:	371c      	adds	r7, #28
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800750c:	2b01      	cmp	r3, #1
 800750e:	d101      	bne.n	8007514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007510:	2302      	movs	r3, #2
 8007512:	e05a      	b.n	80075ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800753a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68fa      	ldr	r2, [r7, #12]
 8007542:	4313      	orrs	r3, r2
 8007544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a21      	ldr	r2, [pc, #132]	; (80075d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d022      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007560:	d01d      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a1d      	ldr	r2, [pc, #116]	; (80075dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d018      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a1b      	ldr	r2, [pc, #108]	; (80075e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d013      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a1a      	ldr	r2, [pc, #104]	; (80075e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d00e      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a18      	ldr	r2, [pc, #96]	; (80075e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d009      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a17      	ldr	r2, [pc, #92]	; (80075ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d004      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a15      	ldr	r2, [pc, #84]	; (80075f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d10c      	bne.n	80075b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3714      	adds	r7, #20
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	40010000 	.word	0x40010000
 80075dc:	40000400 	.word	0x40000400
 80075e0:	40000800 	.word	0x40000800
 80075e4:	40000c00 	.word	0x40000c00
 80075e8:	40010400 	.word	0x40010400
 80075ec:	40014000 	.word	0x40014000
 80075f0:	40001800 	.word	0x40001800

080075f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075fe:	2300      	movs	r3, #0
 8007600:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007608:	2b01      	cmp	r3, #1
 800760a:	d101      	bne.n	8007610 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800760c:	2302      	movs	r3, #2
 800760e:	e03d      	b.n	800768c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4313      	orrs	r3, r2
 800764e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	4313      	orrs	r3, r2
 800765c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	695b      	ldr	r3, [r3, #20]
 8007668:	4313      	orrs	r3, r2
 800766a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	69db      	ldr	r3, [r3, #28]
 8007676:	4313      	orrs	r3, r2
 8007678:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	3714      	adds	r7, #20
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b082      	sub	sp, #8
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e03f      	b.n	8007752 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d106      	bne.n	80076ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7fc fe42 	bl	8004370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2224      	movs	r2, #36	; 0x24
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68da      	ldr	r2, [r3, #12]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007702:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 fdef 	bl	80082e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007718:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	695a      	ldr	r2, [r3, #20]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007728:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007738:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2220      	movs	r2, #32
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2220      	movs	r2, #32
 800774c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800775a:	b480      	push	{r7}
 800775c:	b085      	sub	sp, #20
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	4613      	mov	r3, r2
 8007766:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776e:	b2db      	uxtb	r3, r3
 8007770:	2b20      	cmp	r3, #32
 8007772:	d130      	bne.n	80077d6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d002      	beq.n	8007780 <HAL_UART_Transmit_IT+0x26>
 800777a:	88fb      	ldrh	r3, [r7, #6]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e029      	b.n	80077d8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800778a:	2b01      	cmp	r3, #1
 800778c:	d101      	bne.n	8007792 <HAL_UART_Transmit_IT+0x38>
 800778e:	2302      	movs	r3, #2
 8007790:	e022      	b.n	80077d8 <HAL_UART_Transmit_IT+0x7e>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2201      	movs	r2, #1
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	68ba      	ldr	r2, [r7, #8]
 800779e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	88fa      	ldrh	r2, [r7, #6]
 80077a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	88fa      	ldrh	r2, [r7, #6]
 80077aa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2221      	movs	r2, #33	; 0x21
 80077b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68da      	ldr	r2, [r3, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80077d0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	e000      	b.n	80077d8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80077d6:	2302      	movs	r3, #2
  }
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	4613      	mov	r3, r2
 80077f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	2b20      	cmp	r3, #32
 80077fc:	d11d      	bne.n	800783a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d002      	beq.n	800780a <HAL_UART_Receive_IT+0x26>
 8007804:	88fb      	ldrh	r3, [r7, #6]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e016      	b.n	800783c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007814:	2b01      	cmp	r3, #1
 8007816:	d101      	bne.n	800781c <HAL_UART_Receive_IT+0x38>
 8007818:	2302      	movs	r3, #2
 800781a:	e00f      	b.n	800783c <HAL_UART_Receive_IT+0x58>
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800782a:	88fb      	ldrh	r3, [r7, #6]
 800782c:	461a      	mov	r2, r3
 800782e:	68b9      	ldr	r1, [r7, #8]
 8007830:	68f8      	ldr	r0, [r7, #12]
 8007832:	f000 fb69 	bl	8007f08 <UART_Start_Receive_IT>
 8007836:	4603      	mov	r3, r0
 8007838:	e000      	b.n	800783c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800783a:	2302      	movs	r3, #2
  }
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b09a      	sub	sp, #104	; 0x68
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	330c      	adds	r3, #12
 8007852:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007856:	e853 3f00 	ldrex	r3, [r3]
 800785a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800785c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800785e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007862:	667b      	str	r3, [r7, #100]	; 0x64
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	330c      	adds	r3, #12
 800786a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800786c:	657a      	str	r2, [r7, #84]	; 0x54
 800786e:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007872:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800787a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e5      	bne.n	800784c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	3314      	adds	r3, #20
 8007886:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007892:	f023 0301 	bic.w	r3, r3, #1
 8007896:	663b      	str	r3, [r7, #96]	; 0x60
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	3314      	adds	r3, #20
 800789e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80078a0:	643a      	str	r2, [r7, #64]	; 0x40
 80078a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80078a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80078a8:	e841 2300 	strex	r3, r2, [r1]
 80078ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80078ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e5      	bne.n	8007880 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d119      	bne.n	80078f0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	330c      	adds	r3, #12
 80078c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c4:	6a3b      	ldr	r3, [r7, #32]
 80078c6:	e853 3f00 	ldrex	r3, [r3]
 80078ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f023 0310 	bic.w	r3, r3, #16
 80078d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	330c      	adds	r3, #12
 80078da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80078dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e5      	bne.n	80078bc <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078fa:	2b40      	cmp	r3, #64	; 0x40
 80078fc:	d13f      	bne.n	800797e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3314      	adds	r3, #20
 8007904:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	60bb      	str	r3, [r7, #8]
   return(result);
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007914:	65bb      	str	r3, [r7, #88]	; 0x58
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3314      	adds	r3, #20
 800791c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800791e:	61ba      	str	r2, [r7, #24]
 8007920:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	6979      	ldr	r1, [r7, #20]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	613b      	str	r3, [r7, #16]
   return(result);
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e5      	bne.n	80078fe <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007936:	2b00      	cmp	r3, #0
 8007938:	d013      	beq.n	8007962 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793e:	4a19      	ldr	r2, [pc, #100]	; (80079a4 <HAL_UART_AbortReceive_IT+0x160>)
 8007940:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	4618      	mov	r0, r3
 8007948:	f7fd fcd4 	bl	80052f4 <HAL_DMA_Abort_IT>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d022      	beq.n	8007998 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800795c:	4610      	mov	r0, r2
 800795e:	4798      	blx	r3
 8007960:	e01a      	b.n	8007998 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2220      	movs	r2, #32
 800796c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 faa4 	bl	8007ec4 <HAL_UART_AbortReceiveCpltCallback>
 800797c:	e00c      	b.n	8007998 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2220      	movs	r2, #32
 8007988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 fa96 	bl	8007ec4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3768      	adds	r7, #104	; 0x68
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	08008073 	.word	0x08008073

080079a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b0ba      	sub	sp, #232	; 0xe8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80079ce:	2300      	movs	r3, #0
 80079d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80079d4:	2300      	movs	r3, #0
 80079d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80079da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079de:	f003 030f 	and.w	r3, r3, #15
 80079e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80079e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10f      	bne.n	8007a0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079f2:	f003 0320 	and.w	r3, r3, #32
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d009      	beq.n	8007a0e <HAL_UART_IRQHandler+0x66>
 80079fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079fe:	f003 0320 	and.w	r3, r3, #32
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d003      	beq.n	8007a0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fbb3 	bl	8008172 <UART_Receive_IT>
      return;
 8007a0c:	e256      	b.n	8007ebc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007a0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 80de 	beq.w	8007bd4 <HAL_UART_IRQHandler+0x22c>
 8007a18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d106      	bne.n	8007a32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a28:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 80d1 	beq.w	8007bd4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a36:	f003 0301 	and.w	r3, r3, #1
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00b      	beq.n	8007a56 <HAL_UART_IRQHandler+0xae>
 8007a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d005      	beq.n	8007a56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	f043 0201 	orr.w	r2, r3, #1
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a5a:	f003 0304 	and.w	r3, r3, #4
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00b      	beq.n	8007a7a <HAL_UART_IRQHandler+0xd2>
 8007a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a66:	f003 0301 	and.w	r3, r3, #1
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d005      	beq.n	8007a7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a72:	f043 0202 	orr.w	r2, r3, #2
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00b      	beq.n	8007a9e <HAL_UART_IRQHandler+0xf6>
 8007a86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a96:	f043 0204 	orr.w	r2, r3, #4
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aa2:	f003 0308 	and.w	r3, r3, #8
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d011      	beq.n	8007ace <HAL_UART_IRQHandler+0x126>
 8007aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aae:	f003 0320 	and.w	r3, r3, #32
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d105      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007aba:	f003 0301 	and.w	r3, r3, #1
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d005      	beq.n	8007ace <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac6:	f043 0208 	orr.w	r2, r3, #8
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f000 81ed 	beq.w	8007eb2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007adc:	f003 0320 	and.w	r3, r3, #32
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d008      	beq.n	8007af6 <HAL_UART_IRQHandler+0x14e>
 8007ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae8:	f003 0320 	and.w	r3, r3, #32
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d002      	beq.n	8007af6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 fb3e 	bl	8008172 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	695b      	ldr	r3, [r3, #20]
 8007afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b00:	2b40      	cmp	r3, #64	; 0x40
 8007b02:	bf0c      	ite	eq
 8007b04:	2301      	moveq	r3, #1
 8007b06:	2300      	movne	r3, #0
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b12:	f003 0308 	and.w	r3, r3, #8
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d103      	bne.n	8007b22 <HAL_UART_IRQHandler+0x17a>
 8007b1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d04f      	beq.n	8007bc2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fa2e 	bl	8007f84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b32:	2b40      	cmp	r3, #64	; 0x40
 8007b34:	d141      	bne.n	8007bba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3314      	adds	r3, #20
 8007b3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3314      	adds	r3, #20
 8007b5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1d9      	bne.n	8007b36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d013      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8e:	4a7d      	ldr	r2, [pc, #500]	; (8007d84 <HAL_UART_IRQHandler+0x3dc>)
 8007b90:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fd fbac 	bl	80052f4 <HAL_DMA_Abort_IT>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d016      	beq.n	8007bd0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007bac:	4610      	mov	r0, r2
 8007bae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb0:	e00e      	b.n	8007bd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f7f9 ffac 	bl	8001b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb8:	e00a      	b.n	8007bd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7f9 ffa8 	bl	8001b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc0:	e006      	b.n	8007bd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7f9 ffa4 	bl	8001b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007bce:	e170      	b.n	8007eb2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bd0:	bf00      	nop
    return;
 8007bd2:	e16e      	b.n	8007eb2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	f040 814a 	bne.w	8007e72 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007be2:	f003 0310 	and.w	r3, r3, #16
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 8143 	beq.w	8007e72 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bf0:	f003 0310 	and.w	r3, r3, #16
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 813c 	beq.w	8007e72 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60bb      	str	r3, [r7, #8]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	60bb      	str	r3, [r7, #8]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	60bb      	str	r3, [r7, #8]
 8007c0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c1a:	2b40      	cmp	r3, #64	; 0x40
 8007c1c:	f040 80b4 	bne.w	8007d88 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f000 8140 	beq.w	8007eb6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	f080 8139 	bcs.w	8007eb6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c56:	f000 8088 	beq.w	8007d6a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	330c      	adds	r3, #12
 8007c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	330c      	adds	r3, #12
 8007c82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007c86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007c8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007c92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007c96:	e841 2300 	strex	r3, r2, [r1]
 8007c9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1d9      	bne.n	8007c5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	3314      	adds	r3, #20
 8007cac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cb8:	f023 0301 	bic.w	r3, r3, #1
 8007cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3314      	adds	r3, #20
 8007cc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007cca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007cce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007cd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007cd6:	e841 2300 	strex	r3, r2, [r1]
 8007cda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007cdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1e1      	bne.n	8007ca6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	3314      	adds	r3, #20
 8007ce8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007cec:	e853 3f00 	ldrex	r3, [r3]
 8007cf0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007cf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3314      	adds	r3, #20
 8007d02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d0e:	e841 2300 	strex	r3, r2, [r1]
 8007d12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1e3      	bne.n	8007ce2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	330c      	adds	r3, #12
 8007d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d3a:	f023 0310 	bic.w	r3, r3, #16
 8007d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	330c      	adds	r3, #12
 8007d48:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007d4c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d4e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e3      	bne.n	8007d28 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7fd fa55 	bl	8005214 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	4619      	mov	r1, r3
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 f8ac 	bl	8007ed8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d80:	e099      	b.n	8007eb6 <HAL_UART_IRQHandler+0x50e>
 8007d82:	bf00      	nop
 8007d84:	0800804b 	.word	0x0800804b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 808b 	beq.w	8007eba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007da4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 8086 	beq.w	8007eba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	330c      	adds	r3, #12
 8007db4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db8:	e853 3f00 	ldrex	r3, [r3]
 8007dbc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	330c      	adds	r3, #12
 8007dce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007dd2:	647a      	str	r2, [r7, #68]	; 0x44
 8007dd4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007dd8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007dda:	e841 2300 	strex	r3, r2, [r1]
 8007dde:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1e3      	bne.n	8007dae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	3314      	adds	r3, #20
 8007dec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df0:	e853 3f00 	ldrex	r3, [r3]
 8007df4:	623b      	str	r3, [r7, #32]
   return(result);
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f023 0301 	bic.w	r3, r3, #1
 8007dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3314      	adds	r3, #20
 8007e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e0a:	633a      	str	r2, [r7, #48]	; 0x30
 8007e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e12:	e841 2300 	strex	r3, r2, [r1]
 8007e16:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1e3      	bne.n	8007de6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	330c      	adds	r3, #12
 8007e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	e853 3f00 	ldrex	r3, [r3]
 8007e3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0310 	bic.w	r3, r3, #16
 8007e42:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	330c      	adds	r3, #12
 8007e4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007e50:	61fa      	str	r2, [r7, #28]
 8007e52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e54:	69b9      	ldr	r1, [r7, #24]
 8007e56:	69fa      	ldr	r2, [r7, #28]
 8007e58:	e841 2300 	strex	r3, r2, [r1]
 8007e5c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1e3      	bne.n	8007e2c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 f834 	bl	8007ed8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e70:	e023      	b.n	8007eba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d009      	beq.n	8007e92 <HAL_UART_IRQHandler+0x4ea>
 8007e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f909 	bl	80080a2 <UART_Transmit_IT>
    return;
 8007e90:	e014      	b.n	8007ebc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00e      	beq.n	8007ebc <HAL_UART_IRQHandler+0x514>
 8007e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d008      	beq.n	8007ebc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 f949 	bl	8008142 <UART_EndTransmit_IT>
    return;
 8007eb0:	e004      	b.n	8007ebc <HAL_UART_IRQHandler+0x514>
    return;
 8007eb2:	bf00      	nop
 8007eb4:	e002      	b.n	8007ebc <HAL_UART_IRQHandler+0x514>
      return;
 8007eb6:	bf00      	nop
 8007eb8:	e000      	b.n	8007ebc <HAL_UART_IRQHandler+0x514>
      return;
 8007eba:	bf00      	nop
  }
}
 8007ebc:	37e8      	adds	r7, #232	; 0xe8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop

08007ec4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	4613      	mov	r3, r2
 8007f14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	88fa      	ldrh	r2, [r7, #6]
 8007f20:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	88fa      	ldrh	r2, [r7, #6]
 8007f26:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2222      	movs	r2, #34	; 0x22
 8007f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d007      	beq.n	8007f56 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68da      	ldr	r2, [r3, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f54:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	695a      	ldr	r2, [r3, #20]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f042 0201 	orr.w	r2, r2, #1
 8007f64:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	68da      	ldr	r2, [r3, #12]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f042 0220 	orr.w	r2, r2, #32
 8007f74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3714      	adds	r7, #20
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b095      	sub	sp, #84	; 0x54
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	330c      	adds	r3, #12
 8007f92:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f96:	e853 3f00 	ldrex	r3, [r3]
 8007f9a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	330c      	adds	r3, #12
 8007faa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007fac:	643a      	str	r2, [r7, #64]	; 0x40
 8007fae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007fb4:	e841 2300 	strex	r3, r2, [r1]
 8007fb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d1e5      	bne.n	8007f8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3314      	adds	r3, #20
 8007fc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	e853 3f00 	ldrex	r3, [r3]
 8007fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	f023 0301 	bic.w	r3, r3, #1
 8007fd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	3314      	adds	r3, #20
 8007fde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fe0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fe6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e5      	bne.n	8007fc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d119      	bne.n	8008030 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	330c      	adds	r3, #12
 8008002:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	e853 3f00 	ldrex	r3, [r3]
 800800a:	60bb      	str	r3, [r7, #8]
   return(result);
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f023 0310 	bic.w	r3, r3, #16
 8008012:	647b      	str	r3, [r7, #68]	; 0x44
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	330c      	adds	r3, #12
 800801a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800801c:	61ba      	str	r2, [r7, #24]
 800801e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	6979      	ldr	r1, [r7, #20]
 8008022:	69ba      	ldr	r2, [r7, #24]
 8008024:	e841 2300 	strex	r3, r2, [r1]
 8008028:	613b      	str	r3, [r7, #16]
   return(result);
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1e5      	bne.n	8007ffc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2220      	movs	r2, #32
 8008034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800803e:	bf00      	nop
 8008040:	3754      	adds	r7, #84	; 0x54
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800804a:	b580      	push	{r7, lr}
 800804c:	b084      	sub	sp, #16
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008056:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f7f9 fd53 	bl	8001b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800806a:	bf00      	nop
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b084      	sub	sp, #16
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2220      	movs	r2, #32
 800808a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f7ff ff15 	bl	8007ec4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800809a:	bf00      	nop
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b085      	sub	sp, #20
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	2b21      	cmp	r3, #33	; 0x21
 80080b4:	d13e      	bne.n	8008134 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080be:	d114      	bne.n	80080ea <UART_Transmit_IT+0x48>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d110      	bne.n	80080ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a1b      	ldr	r3, [r3, #32]
 80080cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	881b      	ldrh	r3, [r3, #0]
 80080d2:	461a      	mov	r2, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a1b      	ldr	r3, [r3, #32]
 80080e2:	1c9a      	adds	r2, r3, #2
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	621a      	str	r2, [r3, #32]
 80080e8:	e008      	b.n	80080fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	1c59      	adds	r1, r3, #1
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	6211      	str	r1, [r2, #32]
 80080f4:	781a      	ldrb	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008100:	b29b      	uxth	r3, r3
 8008102:	3b01      	subs	r3, #1
 8008104:	b29b      	uxth	r3, r3
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	4619      	mov	r1, r3
 800810a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10f      	bne.n	8008130 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	68da      	ldr	r2, [r3, #12]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800811e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68da      	ldr	r2, [r3, #12]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800812e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008130:	2300      	movs	r3, #0
 8008132:	e000      	b.n	8008136 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008134:	2302      	movs	r3, #2
  }
}
 8008136:	4618      	mov	r0, r3
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b082      	sub	sp, #8
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68da      	ldr	r2, [r3, #12]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008158:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f7f9 fcb2 	bl	8001acc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3708      	adds	r7, #8
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008172:	b580      	push	{r7, lr}
 8008174:	b08c      	sub	sp, #48	; 0x30
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b22      	cmp	r3, #34	; 0x22
 8008184:	f040 80ab 	bne.w	80082de <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008190:	d117      	bne.n	80081c2 <UART_Receive_IT+0x50>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d113      	bne.n	80081c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800819a:	2300      	movs	r3, #0
 800819c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ba:	1c9a      	adds	r2, r3, #2
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	629a      	str	r2, [r3, #40]	; 0x28
 80081c0:	e026      	b.n	8008210 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80081c8:	2300      	movs	r3, #0
 80081ca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081d4:	d007      	beq.n	80081e6 <UART_Receive_IT+0x74>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10a      	bne.n	80081f4 <UART_Receive_IT+0x82>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d106      	bne.n	80081f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081f0:	701a      	strb	r2, [r3, #0]
 80081f2:	e008      	b.n	8008206 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008200:	b2da      	uxtb	r2, r3
 8008202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008204:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800820a:	1c5a      	adds	r2, r3, #1
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008214:	b29b      	uxth	r3, r3
 8008216:	3b01      	subs	r3, #1
 8008218:	b29b      	uxth	r3, r3
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	4619      	mov	r1, r3
 800821e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008220:	2b00      	cmp	r3, #0
 8008222:	d15a      	bne.n	80082da <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f022 0220 	bic.w	r2, r2, #32
 8008232:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68da      	ldr	r2, [r3, #12]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008242:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	695a      	ldr	r2, [r3, #20]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0201 	bic.w	r2, r2, #1
 8008252:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008260:	2b01      	cmp	r3, #1
 8008262:	d135      	bne.n	80082d0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	330c      	adds	r3, #12
 8008270:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	e853 3f00 	ldrex	r3, [r3]
 8008278:	613b      	str	r3, [r7, #16]
   return(result);
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	f023 0310 	bic.w	r3, r3, #16
 8008280:	627b      	str	r3, [r7, #36]	; 0x24
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	330c      	adds	r3, #12
 8008288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800828a:	623a      	str	r2, [r7, #32]
 800828c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	69f9      	ldr	r1, [r7, #28]
 8008290:	6a3a      	ldr	r2, [r7, #32]
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	61bb      	str	r3, [r7, #24]
   return(result);
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e5      	bne.n	800826a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 0310 	and.w	r3, r3, #16
 80082a8:	2b10      	cmp	r3, #16
 80082aa:	d10a      	bne.n	80082c2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082ac:	2300      	movs	r3, #0
 80082ae:	60fb      	str	r3, [r7, #12]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	60fb      	str	r3, [r7, #12]
 80082c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7ff fe05 	bl	8007ed8 <HAL_UARTEx_RxEventCallback>
 80082ce:	e002      	b.n	80082d6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7f9 fbe9 	bl	8001aa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	e002      	b.n	80082e0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	e000      	b.n	80082e0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80082de:	2302      	movs	r3, #2
  }
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3730      	adds	r7, #48	; 0x30
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082ec:	b0c0      	sub	sp, #256	; 0x100
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008304:	68d9      	ldr	r1, [r3, #12]
 8008306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	ea40 0301 	orr.w	r3, r0, r1
 8008310:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	431a      	orrs	r2, r3
 8008320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008324:	695b      	ldr	r3, [r3, #20]
 8008326:	431a      	orrs	r2, r3
 8008328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800832c:	69db      	ldr	r3, [r3, #28]
 800832e:	4313      	orrs	r3, r2
 8008330:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008340:	f021 010c 	bic.w	r1, r1, #12
 8008344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800834e:	430b      	orrs	r3, r1
 8008350:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	695b      	ldr	r3, [r3, #20]
 800835a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800835e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008362:	6999      	ldr	r1, [r3, #24]
 8008364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	ea40 0301 	orr.w	r3, r0, r1
 800836e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	4b8f      	ldr	r3, [pc, #572]	; (80085b4 <UART_SetConfig+0x2cc>)
 8008378:	429a      	cmp	r2, r3
 800837a:	d005      	beq.n	8008388 <UART_SetConfig+0xa0>
 800837c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	4b8d      	ldr	r3, [pc, #564]	; (80085b8 <UART_SetConfig+0x2d0>)
 8008384:	429a      	cmp	r2, r3
 8008386:	d104      	bne.n	8008392 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008388:	f7fd ff08 	bl	800619c <HAL_RCC_GetPCLK2Freq>
 800838c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008390:	e003      	b.n	800839a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008392:	f7fd feef 	bl	8006174 <HAL_RCC_GetPCLK1Freq>
 8008396:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800839a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083a4:	f040 810c 	bne.w	80085c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80083a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083ac:	2200      	movs	r2, #0
 80083ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80083b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80083ba:	4622      	mov	r2, r4
 80083bc:	462b      	mov	r3, r5
 80083be:	1891      	adds	r1, r2, r2
 80083c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80083c2:	415b      	adcs	r3, r3
 80083c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80083ca:	4621      	mov	r1, r4
 80083cc:	eb12 0801 	adds.w	r8, r2, r1
 80083d0:	4629      	mov	r1, r5
 80083d2:	eb43 0901 	adc.w	r9, r3, r1
 80083d6:	f04f 0200 	mov.w	r2, #0
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083ea:	4690      	mov	r8, r2
 80083ec:	4699      	mov	r9, r3
 80083ee:	4623      	mov	r3, r4
 80083f0:	eb18 0303 	adds.w	r3, r8, r3
 80083f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80083f8:	462b      	mov	r3, r5
 80083fa:	eb49 0303 	adc.w	r3, r9, r3
 80083fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800840e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008412:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008416:	460b      	mov	r3, r1
 8008418:	18db      	adds	r3, r3, r3
 800841a:	653b      	str	r3, [r7, #80]	; 0x50
 800841c:	4613      	mov	r3, r2
 800841e:	eb42 0303 	adc.w	r3, r2, r3
 8008422:	657b      	str	r3, [r7, #84]	; 0x54
 8008424:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008428:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800842c:	f7f8 faea 	bl	8000a04 <__aeabi_uldivmod>
 8008430:	4602      	mov	r2, r0
 8008432:	460b      	mov	r3, r1
 8008434:	4b61      	ldr	r3, [pc, #388]	; (80085bc <UART_SetConfig+0x2d4>)
 8008436:	fba3 2302 	umull	r2, r3, r3, r2
 800843a:	095b      	lsrs	r3, r3, #5
 800843c:	011c      	lsls	r4, r3, #4
 800843e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008442:	2200      	movs	r2, #0
 8008444:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008448:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800844c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008450:	4642      	mov	r2, r8
 8008452:	464b      	mov	r3, r9
 8008454:	1891      	adds	r1, r2, r2
 8008456:	64b9      	str	r1, [r7, #72]	; 0x48
 8008458:	415b      	adcs	r3, r3
 800845a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800845c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008460:	4641      	mov	r1, r8
 8008462:	eb12 0a01 	adds.w	sl, r2, r1
 8008466:	4649      	mov	r1, r9
 8008468:	eb43 0b01 	adc.w	fp, r3, r1
 800846c:	f04f 0200 	mov.w	r2, #0
 8008470:	f04f 0300 	mov.w	r3, #0
 8008474:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008478:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800847c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008480:	4692      	mov	sl, r2
 8008482:	469b      	mov	fp, r3
 8008484:	4643      	mov	r3, r8
 8008486:	eb1a 0303 	adds.w	r3, sl, r3
 800848a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800848e:	464b      	mov	r3, r9
 8008490:	eb4b 0303 	adc.w	r3, fp, r3
 8008494:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80084a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80084ac:	460b      	mov	r3, r1
 80084ae:	18db      	adds	r3, r3, r3
 80084b0:	643b      	str	r3, [r7, #64]	; 0x40
 80084b2:	4613      	mov	r3, r2
 80084b4:	eb42 0303 	adc.w	r3, r2, r3
 80084b8:	647b      	str	r3, [r7, #68]	; 0x44
 80084ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80084be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80084c2:	f7f8 fa9f 	bl	8000a04 <__aeabi_uldivmod>
 80084c6:	4602      	mov	r2, r0
 80084c8:	460b      	mov	r3, r1
 80084ca:	4611      	mov	r1, r2
 80084cc:	4b3b      	ldr	r3, [pc, #236]	; (80085bc <UART_SetConfig+0x2d4>)
 80084ce:	fba3 2301 	umull	r2, r3, r3, r1
 80084d2:	095b      	lsrs	r3, r3, #5
 80084d4:	2264      	movs	r2, #100	; 0x64
 80084d6:	fb02 f303 	mul.w	r3, r2, r3
 80084da:	1acb      	subs	r3, r1, r3
 80084dc:	00db      	lsls	r3, r3, #3
 80084de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80084e2:	4b36      	ldr	r3, [pc, #216]	; (80085bc <UART_SetConfig+0x2d4>)
 80084e4:	fba3 2302 	umull	r2, r3, r3, r2
 80084e8:	095b      	lsrs	r3, r3, #5
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084f0:	441c      	add	r4, r3
 80084f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084f6:	2200      	movs	r2, #0
 80084f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008500:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008504:	4642      	mov	r2, r8
 8008506:	464b      	mov	r3, r9
 8008508:	1891      	adds	r1, r2, r2
 800850a:	63b9      	str	r1, [r7, #56]	; 0x38
 800850c:	415b      	adcs	r3, r3
 800850e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008510:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008514:	4641      	mov	r1, r8
 8008516:	1851      	adds	r1, r2, r1
 8008518:	6339      	str	r1, [r7, #48]	; 0x30
 800851a:	4649      	mov	r1, r9
 800851c:	414b      	adcs	r3, r1
 800851e:	637b      	str	r3, [r7, #52]	; 0x34
 8008520:	f04f 0200 	mov.w	r2, #0
 8008524:	f04f 0300 	mov.w	r3, #0
 8008528:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800852c:	4659      	mov	r1, fp
 800852e:	00cb      	lsls	r3, r1, #3
 8008530:	4651      	mov	r1, sl
 8008532:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008536:	4651      	mov	r1, sl
 8008538:	00ca      	lsls	r2, r1, #3
 800853a:	4610      	mov	r0, r2
 800853c:	4619      	mov	r1, r3
 800853e:	4603      	mov	r3, r0
 8008540:	4642      	mov	r2, r8
 8008542:	189b      	adds	r3, r3, r2
 8008544:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008548:	464b      	mov	r3, r9
 800854a:	460a      	mov	r2, r1
 800854c:	eb42 0303 	adc.w	r3, r2, r3
 8008550:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008560:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008564:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008568:	460b      	mov	r3, r1
 800856a:	18db      	adds	r3, r3, r3
 800856c:	62bb      	str	r3, [r7, #40]	; 0x28
 800856e:	4613      	mov	r3, r2
 8008570:	eb42 0303 	adc.w	r3, r2, r3
 8008574:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008576:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800857a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800857e:	f7f8 fa41 	bl	8000a04 <__aeabi_uldivmod>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4b0d      	ldr	r3, [pc, #52]	; (80085bc <UART_SetConfig+0x2d4>)
 8008588:	fba3 1302 	umull	r1, r3, r3, r2
 800858c:	095b      	lsrs	r3, r3, #5
 800858e:	2164      	movs	r1, #100	; 0x64
 8008590:	fb01 f303 	mul.w	r3, r1, r3
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	00db      	lsls	r3, r3, #3
 8008598:	3332      	adds	r3, #50	; 0x32
 800859a:	4a08      	ldr	r2, [pc, #32]	; (80085bc <UART_SetConfig+0x2d4>)
 800859c:	fba2 2303 	umull	r2, r3, r2, r3
 80085a0:	095b      	lsrs	r3, r3, #5
 80085a2:	f003 0207 	and.w	r2, r3, #7
 80085a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4422      	add	r2, r4
 80085ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80085b0:	e106      	b.n	80087c0 <UART_SetConfig+0x4d8>
 80085b2:	bf00      	nop
 80085b4:	40011000 	.word	0x40011000
 80085b8:	40011400 	.word	0x40011400
 80085bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085c4:	2200      	movs	r2, #0
 80085c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80085ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80085ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80085d2:	4642      	mov	r2, r8
 80085d4:	464b      	mov	r3, r9
 80085d6:	1891      	adds	r1, r2, r2
 80085d8:	6239      	str	r1, [r7, #32]
 80085da:	415b      	adcs	r3, r3
 80085dc:	627b      	str	r3, [r7, #36]	; 0x24
 80085de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085e2:	4641      	mov	r1, r8
 80085e4:	1854      	adds	r4, r2, r1
 80085e6:	4649      	mov	r1, r9
 80085e8:	eb43 0501 	adc.w	r5, r3, r1
 80085ec:	f04f 0200 	mov.w	r2, #0
 80085f0:	f04f 0300 	mov.w	r3, #0
 80085f4:	00eb      	lsls	r3, r5, #3
 80085f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085fa:	00e2      	lsls	r2, r4, #3
 80085fc:	4614      	mov	r4, r2
 80085fe:	461d      	mov	r5, r3
 8008600:	4643      	mov	r3, r8
 8008602:	18e3      	adds	r3, r4, r3
 8008604:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008608:	464b      	mov	r3, r9
 800860a:	eb45 0303 	adc.w	r3, r5, r3
 800860e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800861e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008622:	f04f 0200 	mov.w	r2, #0
 8008626:	f04f 0300 	mov.w	r3, #0
 800862a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800862e:	4629      	mov	r1, r5
 8008630:	008b      	lsls	r3, r1, #2
 8008632:	4621      	mov	r1, r4
 8008634:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008638:	4621      	mov	r1, r4
 800863a:	008a      	lsls	r2, r1, #2
 800863c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008640:	f7f8 f9e0 	bl	8000a04 <__aeabi_uldivmod>
 8008644:	4602      	mov	r2, r0
 8008646:	460b      	mov	r3, r1
 8008648:	4b60      	ldr	r3, [pc, #384]	; (80087cc <UART_SetConfig+0x4e4>)
 800864a:	fba3 2302 	umull	r2, r3, r3, r2
 800864e:	095b      	lsrs	r3, r3, #5
 8008650:	011c      	lsls	r4, r3, #4
 8008652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008656:	2200      	movs	r2, #0
 8008658:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800865c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008660:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008664:	4642      	mov	r2, r8
 8008666:	464b      	mov	r3, r9
 8008668:	1891      	adds	r1, r2, r2
 800866a:	61b9      	str	r1, [r7, #24]
 800866c:	415b      	adcs	r3, r3
 800866e:	61fb      	str	r3, [r7, #28]
 8008670:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008674:	4641      	mov	r1, r8
 8008676:	1851      	adds	r1, r2, r1
 8008678:	6139      	str	r1, [r7, #16]
 800867a:	4649      	mov	r1, r9
 800867c:	414b      	adcs	r3, r1
 800867e:	617b      	str	r3, [r7, #20]
 8008680:	f04f 0200 	mov.w	r2, #0
 8008684:	f04f 0300 	mov.w	r3, #0
 8008688:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800868c:	4659      	mov	r1, fp
 800868e:	00cb      	lsls	r3, r1, #3
 8008690:	4651      	mov	r1, sl
 8008692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008696:	4651      	mov	r1, sl
 8008698:	00ca      	lsls	r2, r1, #3
 800869a:	4610      	mov	r0, r2
 800869c:	4619      	mov	r1, r3
 800869e:	4603      	mov	r3, r0
 80086a0:	4642      	mov	r2, r8
 80086a2:	189b      	adds	r3, r3, r2
 80086a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80086a8:	464b      	mov	r3, r9
 80086aa:	460a      	mov	r2, r1
 80086ac:	eb42 0303 	adc.w	r3, r2, r3
 80086b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80086b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80086be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80086c0:	f04f 0200 	mov.w	r2, #0
 80086c4:	f04f 0300 	mov.w	r3, #0
 80086c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80086cc:	4649      	mov	r1, r9
 80086ce:	008b      	lsls	r3, r1, #2
 80086d0:	4641      	mov	r1, r8
 80086d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086d6:	4641      	mov	r1, r8
 80086d8:	008a      	lsls	r2, r1, #2
 80086da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80086de:	f7f8 f991 	bl	8000a04 <__aeabi_uldivmod>
 80086e2:	4602      	mov	r2, r0
 80086e4:	460b      	mov	r3, r1
 80086e6:	4611      	mov	r1, r2
 80086e8:	4b38      	ldr	r3, [pc, #224]	; (80087cc <UART_SetConfig+0x4e4>)
 80086ea:	fba3 2301 	umull	r2, r3, r3, r1
 80086ee:	095b      	lsrs	r3, r3, #5
 80086f0:	2264      	movs	r2, #100	; 0x64
 80086f2:	fb02 f303 	mul.w	r3, r2, r3
 80086f6:	1acb      	subs	r3, r1, r3
 80086f8:	011b      	lsls	r3, r3, #4
 80086fa:	3332      	adds	r3, #50	; 0x32
 80086fc:	4a33      	ldr	r2, [pc, #204]	; (80087cc <UART_SetConfig+0x4e4>)
 80086fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008702:	095b      	lsrs	r3, r3, #5
 8008704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008708:	441c      	add	r4, r3
 800870a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800870e:	2200      	movs	r2, #0
 8008710:	673b      	str	r3, [r7, #112]	; 0x70
 8008712:	677a      	str	r2, [r7, #116]	; 0x74
 8008714:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008718:	4642      	mov	r2, r8
 800871a:	464b      	mov	r3, r9
 800871c:	1891      	adds	r1, r2, r2
 800871e:	60b9      	str	r1, [r7, #8]
 8008720:	415b      	adcs	r3, r3
 8008722:	60fb      	str	r3, [r7, #12]
 8008724:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008728:	4641      	mov	r1, r8
 800872a:	1851      	adds	r1, r2, r1
 800872c:	6039      	str	r1, [r7, #0]
 800872e:	4649      	mov	r1, r9
 8008730:	414b      	adcs	r3, r1
 8008732:	607b      	str	r3, [r7, #4]
 8008734:	f04f 0200 	mov.w	r2, #0
 8008738:	f04f 0300 	mov.w	r3, #0
 800873c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008740:	4659      	mov	r1, fp
 8008742:	00cb      	lsls	r3, r1, #3
 8008744:	4651      	mov	r1, sl
 8008746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800874a:	4651      	mov	r1, sl
 800874c:	00ca      	lsls	r2, r1, #3
 800874e:	4610      	mov	r0, r2
 8008750:	4619      	mov	r1, r3
 8008752:	4603      	mov	r3, r0
 8008754:	4642      	mov	r2, r8
 8008756:	189b      	adds	r3, r3, r2
 8008758:	66bb      	str	r3, [r7, #104]	; 0x68
 800875a:	464b      	mov	r3, r9
 800875c:	460a      	mov	r2, r1
 800875e:	eb42 0303 	adc.w	r3, r2, r3
 8008762:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	663b      	str	r3, [r7, #96]	; 0x60
 800876e:	667a      	str	r2, [r7, #100]	; 0x64
 8008770:	f04f 0200 	mov.w	r2, #0
 8008774:	f04f 0300 	mov.w	r3, #0
 8008778:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800877c:	4649      	mov	r1, r9
 800877e:	008b      	lsls	r3, r1, #2
 8008780:	4641      	mov	r1, r8
 8008782:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008786:	4641      	mov	r1, r8
 8008788:	008a      	lsls	r2, r1, #2
 800878a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800878e:	f7f8 f939 	bl	8000a04 <__aeabi_uldivmod>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	4b0d      	ldr	r3, [pc, #52]	; (80087cc <UART_SetConfig+0x4e4>)
 8008798:	fba3 1302 	umull	r1, r3, r3, r2
 800879c:	095b      	lsrs	r3, r3, #5
 800879e:	2164      	movs	r1, #100	; 0x64
 80087a0:	fb01 f303 	mul.w	r3, r1, r3
 80087a4:	1ad3      	subs	r3, r2, r3
 80087a6:	011b      	lsls	r3, r3, #4
 80087a8:	3332      	adds	r3, #50	; 0x32
 80087aa:	4a08      	ldr	r2, [pc, #32]	; (80087cc <UART_SetConfig+0x4e4>)
 80087ac:	fba2 2303 	umull	r2, r3, r2, r3
 80087b0:	095b      	lsrs	r3, r3, #5
 80087b2:	f003 020f 	and.w	r2, r3, #15
 80087b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4422      	add	r2, r4
 80087be:	609a      	str	r2, [r3, #8]
}
 80087c0:	bf00      	nop
 80087c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80087c6:	46bd      	mov	sp, r7
 80087c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087cc:	51eb851f 	.word	0x51eb851f

080087d0 <memset>:
 80087d0:	4402      	add	r2, r0
 80087d2:	4603      	mov	r3, r0
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d100      	bne.n	80087da <memset+0xa>
 80087d8:	4770      	bx	lr
 80087da:	f803 1b01 	strb.w	r1, [r3], #1
 80087de:	e7f9      	b.n	80087d4 <memset+0x4>

080087e0 <__libc_init_array>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	4d0d      	ldr	r5, [pc, #52]	; (8008818 <__libc_init_array+0x38>)
 80087e4:	4c0d      	ldr	r4, [pc, #52]	; (800881c <__libc_init_array+0x3c>)
 80087e6:	1b64      	subs	r4, r4, r5
 80087e8:	10a4      	asrs	r4, r4, #2
 80087ea:	2600      	movs	r6, #0
 80087ec:	42a6      	cmp	r6, r4
 80087ee:	d109      	bne.n	8008804 <__libc_init_array+0x24>
 80087f0:	4d0b      	ldr	r5, [pc, #44]	; (8008820 <__libc_init_array+0x40>)
 80087f2:	4c0c      	ldr	r4, [pc, #48]	; (8008824 <__libc_init_array+0x44>)
 80087f4:	f000 f818 	bl	8008828 <_init>
 80087f8:	1b64      	subs	r4, r4, r5
 80087fa:	10a4      	asrs	r4, r4, #2
 80087fc:	2600      	movs	r6, #0
 80087fe:	42a6      	cmp	r6, r4
 8008800:	d105      	bne.n	800880e <__libc_init_array+0x2e>
 8008802:	bd70      	pop	{r4, r5, r6, pc}
 8008804:	f855 3b04 	ldr.w	r3, [r5], #4
 8008808:	4798      	blx	r3
 800880a:	3601      	adds	r6, #1
 800880c:	e7ee      	b.n	80087ec <__libc_init_array+0xc>
 800880e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008812:	4798      	blx	r3
 8008814:	3601      	adds	r6, #1
 8008816:	e7f2      	b.n	80087fe <__libc_init_array+0x1e>
 8008818:	08008a68 	.word	0x08008a68
 800881c:	08008a68 	.word	0x08008a68
 8008820:	08008a68 	.word	0x08008a68
 8008824:	08008a6c 	.word	0x08008a6c

08008828 <_init>:
 8008828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800882a:	bf00      	nop
 800882c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882e:	bc08      	pop	{r3}
 8008830:	469e      	mov	lr, r3
 8008832:	4770      	bx	lr

08008834 <_fini>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	bf00      	nop
 8008838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883a:	bc08      	pop	{r3}
 800883c:	469e      	mov	lr, r3
 800883e:	4770      	bx	lr
