
../repos/coreutils/gnulib-tests/bench-md5:     file format elf32-littlearm


Disassembly of section .init:

00010484 <.init>:
   10484:	push	{r3, lr}
   10488:	bl	107cc <abort@plt+0x28c>
   1048c:	pop	{r3, pc}

Disassembly of section .plt:

00010490 <raise@plt-0x14>:
   10490:	push	{lr}		; (str lr, [sp, #-4]!)
   10494:	ldr	lr, [pc, #4]	; 104a0 <raise@plt-0x4>
   10498:	add	lr, pc, lr
   1049c:	ldr	pc, [lr, #8]!
   104a0:	andeq	r1, r1, r0, ror #22

000104a4 <raise@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #69632	; 0x11000
   104ac:	ldr	pc, [ip, #2912]!	; 0xb60

000104b0 <memcpy@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #69632	; 0x11000
   104b8:	ldr	pc, [ip, #2904]!	; 0xb58

000104bc <gettimeofday@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #69632	; 0x11000
   104c4:	ldr	pc, [ip, #2896]!	; 0xb50

000104c8 <malloc@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #69632	; 0x11000
   104d0:	ldr	pc, [ip, #2888]!	; 0xb48

000104d4 <__libc_start_main@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #69632	; 0x11000
   104dc:	ldr	pc, [ip, #2880]!	; 0xb40

000104e0 <__gmon_start__@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #69632	; 0x11000
   104e8:	ldr	pc, [ip, #2872]!	; 0xb38

000104ec <exit@plt>:
   104ec:	add	ip, pc, #0, 12
   104f0:	add	ip, ip, #69632	; 0x11000
   104f4:	ldr	pc, [ip, #2864]!	; 0xb30

000104f8 <atol@plt>:
   104f8:	add	ip, pc, #0, 12
   104fc:	add	ip, ip, #69632	; 0x11000
   10500:	ldr	pc, [ip, #2856]!	; 0xb28

00010504 <__errno_location@plt>:
   10504:	add	ip, pc, #0, 12
   10508:	add	ip, ip, #69632	; 0x11000
   1050c:	ldr	pc, [ip, #2848]!	; 0xb20

00010510 <__printf_chk@plt>:
   10510:	add	ip, pc, #0, 12
   10514:	add	ip, ip, #69632	; 0x11000
   10518:	ldr	pc, [ip, #2840]!	; 0xb18

0001051c <__fprintf_chk@plt>:
   1051c:	add	ip, pc, #0, 12
   10520:	add	ip, ip, #69632	; 0x11000
   10524:	ldr	pc, [ip, #2832]!	; 0xb10

00010528 <atoi@plt>:
   10528:	add	ip, pc, #0, 12
   1052c:	add	ip, ip, #69632	; 0x11000
   10530:	ldr	pc, [ip, #2824]!	; 0xb08

00010534 <getrusage@plt>:
   10534:	add	ip, pc, #0, 12
   10538:	add	ip, ip, #69632	; 0x11000
   1053c:	ldr	pc, [ip, #2816]!	; 0xb00

00010540 <abort@plt>:
   10540:	add	ip, pc, #0, 12
   10544:	add	ip, ip, #69632	; 0x11000
   10548:	ldr	pc, [ip, #2808]!	; 0xaf8

Disassembly of section .text:

00010550 <.text>:
   10550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10554:	vpush	{d8}
   10558:	cmp	r0, #3
   1055c:	mov	r4, r1
   10560:	sub	sp, sp, #124	; 0x7c
   10564:	beq	10588 <abort@plt+0x48>
   10568:	ldr	r0, [pc, #512]	; 10770 <abort@plt+0x230>
   1056c:	ldr	r3, [r1]
   10570:	ldr	r2, [pc, #508]	; 10774 <abort@plt+0x234>
   10574:	mov	r1, #1
   10578:	ldr	r0, [r0]
   1057c:	bl	1051c <__fprintf_chk@plt>
   10580:	mov	r0, #1
   10584:	bl	104ec <exit@plt>
   10588:	ldr	r0, [r1, #4]
   1058c:	bl	104f8 <atol@plt>
   10590:	mov	r7, r0
   10594:	ldr	r0, [r4, #8]
   10598:	bl	10528 <atoi@plt>
   1059c:	mov	r8, r0
   105a0:	mov	r0, r7
   105a4:	bl	115dc <abort@plt+0x109c>
   105a8:	subs	r6, r0, #0
   105ac:	bne	10740 <abort@plt+0x200>
   105b0:	ldr	r0, [pc, #440]	; 10770 <abort@plt+0x230>
   105b4:	ldr	r3, [r4]
   105b8:	ldr	r2, [pc, #440]	; 10778 <abort@plt+0x238>
   105bc:	mov	r1, #1
   105c0:	ldr	r0, [r0]
   105c4:	bl	1051c <__fprintf_chk@plt>
   105c8:	mov	r0, #1
   105cc:	add	sp, sp, #124	; 0x7c
   105d0:	vpop	{d8}
   105d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   105d8:	sub	r3, r4, #1
   105dc:	sub	r5, r4, #5
   105e0:	mov	r0, r4
   105e4:	mov	r1, sl
   105e8:	mul	r5, r5, r3
   105ec:	bl	11808 <abort@plt+0x12c8>
   105f0:	mov	r0, r4
   105f4:	mul	r5, r4, r5
   105f8:	lsr	r5, r5, #6
   105fc:	mov	fp, r1
   10600:	mov	r1, r9
   10604:	bl	11808 <abort@plt+0x12c8>
   10608:	add	r1, fp, r1
   1060c:	add	r5, r5, r1
   10610:	strb	r5, [r6, r4]
   10614:	add	r4, r4, #1
   10618:	cmp	r4, r7
   1061c:	bne	105d8 <abort@plt+0x98>
   10620:	add	r5, sp, #48	; 0x30
   10624:	mov	r1, r5
   10628:	mov	r0, #0
   1062c:	bl	10534 <getrusage@plt>
   10630:	ldm	r5, {r0, r1}
   10634:	add	r3, sp, #20
   10638:	add	r2, sp, #56	; 0x38
   1063c:	stm	r3, {r0, r1}
   10640:	ldm	r2, {r0, r1}
   10644:	add	r3, sp, #28
   10648:	mov	r7, #0
   1064c:	stm	r3, {r0, r1}
   10650:	mov	r1, #0
   10654:	add	r0, sp, #12
   10658:	bl	104bc <gettimeofday@plt>
   1065c:	cmp	r7, r8
   10660:	blt	10750 <abort@plt+0x210>
   10664:	mov	r1, #0
   10668:	add	r0, sp, #4
   1066c:	bl	104bc <gettimeofday@plt>
   10670:	mov	r1, r5
   10674:	mov	r0, #0
   10678:	bl	10534 <getrusage@plt>
   1067c:	ldr	r2, [sp, #12]
   10680:	ldr	r3, [sp, #4]
   10684:	ldr	r0, [pc, #240]	; 1077c <abort@plt+0x23c>
   10688:	sub	r3, r3, r2
   1068c:	ldr	r2, [sp, #8]
   10690:	vldr	d8, [pc, #208]	; 10768 <abort@plt+0x228>
   10694:	mla	r3, r0, r3, r2
   10698:	ldr	r2, [sp, #16]
   1069c:	ldr	r1, [sp, #48]	; 0x30
   106a0:	sub	r3, r3, r2
   106a4:	ldr	r2, [sp, #20]
   106a8:	vmov	s15, r3
   106ac:	sub	r1, r1, r2
   106b0:	ldr	r2, [sp, #52]	; 0x34
   106b4:	str	r3, [sp, #36]	; 0x24
   106b8:	vcvt.f64.s32	d7, s15
   106bc:	mla	r1, r0, r1, r2
   106c0:	ldr	r2, [sp, #24]
   106c4:	sub	r1, r1, r2
   106c8:	str	r1, [sp, #40]	; 0x28
   106cc:	ldr	r2, [sp, #56]	; 0x38
   106d0:	vdiv.f64	d6, d7, d8
   106d4:	ldr	r1, [sp, #28]
   106d8:	sub	r2, r2, r1
   106dc:	ldr	r1, [sp, #60]	; 0x3c
   106e0:	mla	r2, r0, r2, r1
   106e4:	ldr	r1, [sp, #32]
   106e8:	mov	r0, #1
   106ec:	sub	r2, r2, r1
   106f0:	str	r2, [sp, #44]	; 0x2c
   106f4:	ldr	r1, [pc, #132]	; 10780 <abort@plt+0x240>
   106f8:	vmov	r2, r3, d6
   106fc:	bl	10510 <__printf_chk@plt>
   10700:	vldr	s15, [sp, #40]	; 0x28
   10704:	ldr	r1, [pc, #120]	; 10784 <abort@plt+0x244>
   10708:	mov	r0, #1
   1070c:	vcvt.f64.s32	d7, s15
   10710:	vdiv.f64	d6, d7, d8
   10714:	vmov	r2, r3, d6
   10718:	bl	10510 <__printf_chk@plt>
   1071c:	vldr	s15, [sp, #44]	; 0x2c
   10720:	ldr	r1, [pc, #96]	; 10788 <abort@plt+0x248>
   10724:	mov	r0, #1
   10728:	vcvt.f64.s32	d7, s15
   1072c:	vdiv.f64	d6, d7, d8
   10730:	vmov	r2, r3, d6
   10734:	bl	10510 <__printf_chk@plt>
   10738:	mov	r0, #0
   1073c:	b	105cc <abort@plt+0x8c>
   10740:	mov	r4, #0
   10744:	ldr	sl, [pc, #64]	; 1078c <abort@plt+0x24c>
   10748:	mov	r9, #101	; 0x65
   1074c:	b	10618 <abort@plt+0xd8>
   10750:	mov	r2, r5
   10754:	mov	r1, r4
   10758:	mov	r0, r6
   1075c:	bl	1159c <abort@plt+0x105c>
   10760:	add	r7, r7, #1
   10764:	b	1065c <abort@plt+0x11c>
   10768:	andeq	r0, r0, r0
   1076c:	smlawbmi	lr, r0, r4, r8
   10770:	andeq	r2, r2, r0, asr r0
   10774:	andeq	r1, r1, r8, lsr #17
   10778:	andeq	r1, r1, r4, asr #17
   1077c:	andeq	r4, pc, r0, asr #4
   10780:	ldrdeq	r1, [r1], -sl
   10784:	andeq	r1, r1, r7, ror #17
   10788:	strdeq	r1, [r1], -r3
   1078c:	strdeq	r0, [r0], -r3
   10790:	mov	fp, #0
   10794:	mov	lr, #0
   10798:	pop	{r1}		; (ldr r1, [sp], #4)
   1079c:	mov	r2, sp
   107a0:	push	{r2}		; (str r2, [sp, #-4]!)
   107a4:	push	{r0}		; (str r0, [sp, #-4]!)
   107a8:	ldr	ip, [pc, #16]	; 107c0 <abort@plt+0x280>
   107ac:	push	{ip}		; (str ip, [sp, #-4]!)
   107b0:	ldr	r0, [pc, #12]	; 107c4 <abort@plt+0x284>
   107b4:	ldr	r3, [pc, #12]	; 107c8 <abort@plt+0x288>
   107b8:	bl	104d4 <__libc_start_main@plt>
   107bc:	bl	10540 <abort@plt>
   107c0:	muleq	r1, r8, r8
   107c4:	andeq	r0, r1, r0, asr r5
   107c8:	andeq	r1, r1, r8, lsr r8
   107cc:	ldr	r3, [pc, #20]	; 107e8 <abort@plt+0x2a8>
   107d0:	ldr	r2, [pc, #20]	; 107ec <abort@plt+0x2ac>
   107d4:	add	r3, pc, r3
   107d8:	ldr	r2, [r3, r2]
   107dc:	cmp	r2, #0
   107e0:	bxeq	lr
   107e4:	b	104e0 <__gmon_start__@plt>
   107e8:	andeq	r1, r1, r4, lsr #16
   107ec:	andeq	r0, r0, r4, asr #32
   107f0:	ldr	r3, [pc, #28]	; 10814 <abort@plt+0x2d4>
   107f4:	ldr	r0, [pc, #28]	; 10818 <abort@plt+0x2d8>
   107f8:	sub	r3, r3, r0
   107fc:	cmp	r3, #6
   10800:	bxls	lr
   10804:	ldr	r3, [pc, #16]	; 1081c <abort@plt+0x2dc>
   10808:	cmp	r3, #0
   1080c:	bxeq	lr
   10810:	bx	r3
   10814:	andeq	r2, r2, r3, asr r0
   10818:	andeq	r2, r2, r0, asr r0
   1081c:	andeq	r0, r0, r0
   10820:	ldr	r1, [pc, #36]	; 1084c <abort@plt+0x30c>
   10824:	ldr	r0, [pc, #36]	; 10850 <abort@plt+0x310>
   10828:	sub	r1, r1, r0
   1082c:	asr	r1, r1, #2
   10830:	add	r1, r1, r1, lsr #31
   10834:	asrs	r1, r1, #1
   10838:	bxeq	lr
   1083c:	ldr	r3, [pc, #16]	; 10854 <abort@plt+0x314>
   10840:	cmp	r3, #0
   10844:	bxeq	lr
   10848:	bx	r3
   1084c:	andeq	r2, r2, r0, asr r0
   10850:	andeq	r2, r2, r0, asr r0
   10854:	andeq	r0, r0, r0
   10858:	push	{r4, lr}
   1085c:	ldr	r4, [pc, #24]	; 1087c <abort@plt+0x33c>
   10860:	ldrb	r3, [r4]
   10864:	cmp	r3, #0
   10868:	popne	{r4, pc}
   1086c:	bl	107f0 <abort@plt+0x2b0>
   10870:	mov	r3, #1
   10874:	strb	r3, [r4]
   10878:	pop	{r4, pc}
   1087c:	andeq	r2, r2, r4, asr r0
   10880:	ldr	r0, [pc, #40]	; 108b0 <abort@plt+0x370>
   10884:	ldr	r3, [r0]
   10888:	cmp	r3, #0
   1088c:	bne	10894 <abort@plt+0x354>
   10890:	b	10820 <abort@plt+0x2e0>
   10894:	ldr	r3, [pc, #24]	; 108b4 <abort@plt+0x374>
   10898:	cmp	r3, #0
   1089c:	beq	10890 <abort@plt+0x350>
   108a0:	push	{r4, lr}
   108a4:	blx	r3
   108a8:	pop	{r4, lr}
   108ac:	b	10820 <abort@plt+0x2e0>
   108b0:	andeq	r1, r2, r4, lsl pc
   108b4:	andeq	r0, r0, r0
   108b8:	ldr	r3, [pc, #32]	; 108e0 <abort@plt+0x3a0>
   108bc:	ldr	r1, [pc, #32]	; 108e4 <abort@plt+0x3a4>
   108c0:	ldr	r2, [pc, #32]	; 108e8 <abort@plt+0x3a8>
   108c4:	ldr	ip, [pc, #32]	; 108ec <abort@plt+0x3ac>
   108c8:	stm	r0, {r1, r2, r3, ip}
   108cc:	mov	r3, #0
   108d0:	str	r3, [r0, #20]
   108d4:	str	r3, [r0, #16]
   108d8:	str	r3, [r0, #24]
   108dc:	bx	lr
   108e0:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   108e4:	strbvs	r2, [r5, -r1, lsl #6]
   108e8:	svc	0x00cdab89
   108ec:	eorsne	r5, r2, r6, ror r4
   108f0:	ldr	r3, [r0]
   108f4:	str	r3, [r1]
   108f8:	ldr	r3, [r0, #4]
   108fc:	str	r3, [r1, #4]
   10900:	ldr	r3, [r0, #8]
   10904:	str	r3, [r1, #8]
   10908:	ldr	r3, [r0, #12]
   1090c:	mov	r0, r1
   10910:	str	r3, [r1, #12]
   10914:	bx	lr
   10918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1091c:	bic	r3, r1, #3
   10920:	sub	sp, sp, #68	; 0x44
   10924:	add	r3, r0, r3
   10928:	str	r3, [sp, #60]	; 0x3c
   1092c:	ldr	r3, [r2]
   10930:	ldr	ip, [r2, #20]
   10934:	str	r3, [sp, #8]
   10938:	ldr	r3, [r2, #12]
   1093c:	ldmib	r2, {r5, r6}
   10940:	str	r3, [sp, #4]
   10944:	ldr	r3, [r2, #16]
   10948:	add	r3, r1, r3
   1094c:	str	r3, [r2, #16]
   10950:	cmp	r1, r3
   10954:	movls	r3, ip
   10958:	addhi	r3, ip, #1
   1095c:	str	r3, [r2, #20]
   10960:	ldr	r3, [sp, #60]	; 0x3c
   10964:	cmp	r0, r3
   10968:	bcc	10984 <abort@plt+0x444>
   1096c:	ldr	r3, [sp, #8]
   10970:	stm	r2, {r3, r5, r6}
   10974:	ldr	r3, [sp, #4]
   10978:	str	r3, [r2, #12]
   1097c:	add	sp, sp, #68	; 0x44
   10980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10984:	ldr	r3, [r0]
   10988:	ldr	r1, [pc, #2340]	; 112b4 <abort@plt+0xd74>
   1098c:	str	r3, [sp, #12]
   10990:	ldr	r3, [sp, #8]
   10994:	ldr	ip, [sp, #4]
   10998:	add	r1, r3, r1
   1099c:	ldr	r3, [sp, #12]
   109a0:	ldr	r4, [pc, #2320]	; 112b8 <abort@plt+0xd78>
   109a4:	add	r1, r1, r3
   109a8:	ldr	r3, [sp, #4]
   109ac:	add	r4, r5, r4
   109b0:	eor	r3, r6, r3
   109b4:	and	r3, r3, r5
   109b8:	eor	r3, r3, ip
   109bc:	add	r3, r3, r1
   109c0:	ldr	r1, [r0, #4]
   109c4:	add	r3, r5, r3, ror #25
   109c8:	str	r1, [sp, #16]
   109cc:	add	r1, ip, #-402653184	; 0xe8000000
   109d0:	add	r1, r1, #13041664	; 0xc70000
   109d4:	ldr	ip, [sp, #16]
   109d8:	add	r1, r1, #46848	; 0xb700
   109dc:	add	r1, r1, #86	; 0x56
   109e0:	add	r1, r1, ip
   109e4:	eor	ip, r5, r6
   109e8:	and	ip, ip, r3
   109ec:	eor	ip, ip, r6
   109f0:	add	ip, ip, r1
   109f4:	ldr	r1, [r0, #8]
   109f8:	add	ip, r3, ip, ror #20
   109fc:	str	r1, [sp, #20]
   10a00:	ldr	r1, [pc, #2228]	; 112bc <abort@plt+0xd7c>
   10a04:	ldr	lr, [sp, #20]
   10a08:	add	r1, r6, r1
   10a0c:	add	r1, r1, lr
   10a10:	eor	lr, r5, r3
   10a14:	and	lr, lr, ip
   10a18:	eor	lr, lr, r5
   10a1c:	add	lr, lr, r1
   10a20:	ldr	r1, [r0, #12]
   10a24:	add	lr, ip, lr, ror #15
   10a28:	add	r4, r4, r1
   10a2c:	str	r1, [sp, #24]
   10a30:	eor	r1, r3, ip
   10a34:	and	r1, r1, lr
   10a38:	eor	r1, r1, r3
   10a3c:	add	r1, r1, r4
   10a40:	ldr	r4, [r0, #16]
   10a44:	add	r1, lr, r1, ror #10
   10a48:	str	r4, [sp, #28]
   10a4c:	sub	r4, r4, #176160768	; 0xa800000
   10a50:	sub	r4, r4, #258048	; 0x3f000
   10a54:	sub	r4, r4, #81	; 0x51
   10a58:	add	r3, r4, r3
   10a5c:	eor	r4, ip, lr
   10a60:	and	r4, r4, r1
   10a64:	eor	r4, r4, ip
   10a68:	add	r3, r4, r3
   10a6c:	ldr	r4, [r0, #20]
   10a70:	add	r3, r1, r3, ror #25
   10a74:	str	r4, [sp, #32]
   10a78:	add	r4, r4, #1191182336	; 0x47000000
   10a7c:	add	r4, r4, #8847360	; 0x870000
   10a80:	add	r4, r4, #50688	; 0xc600
   10a84:	add	r4, r4, #42	; 0x2a
   10a88:	add	ip, r4, ip
   10a8c:	eor	r4, lr, r1
   10a90:	and	r4, r4, r3
   10a94:	eor	r4, r4, lr
   10a98:	add	ip, r4, ip
   10a9c:	ldr	r4, [r0, #24]
   10aa0:	add	ip, r3, ip, ror #20
   10aa4:	str	r4, [sp, #36]	; 0x24
   10aa8:	add	r4, r4, #-1476395008	; 0xa8000000
   10aac:	add	r4, r4, #3162112	; 0x304000
   10ab0:	add	r4, r4, #1552	; 0x610
   10ab4:	add	r4, r4, #3
   10ab8:	add	lr, r4, lr
   10abc:	eor	r4, r1, r3
   10ac0:	and	r4, r4, ip
   10ac4:	eor	r4, r4, r1
   10ac8:	ldr	sl, [r0, #28]
   10acc:	add	lr, r4, lr
   10ad0:	ldr	r4, [pc, #2024]	; 112c0 <abort@plt+0xd80>
   10ad4:	add	lr, ip, lr, ror #15
   10ad8:	add	r4, sl, r4
   10adc:	add	r1, r4, r1
   10ae0:	eor	r4, r3, ip
   10ae4:	and	r4, r4, lr
   10ae8:	eor	r4, r4, r3
   10aec:	add	r1, r4, r1
   10af0:	ldr	r4, [r0, #32]
   10af4:	add	r1, lr, r1, ror #10
   10af8:	str	r4, [sp, #40]	; 0x28
   10afc:	add	r4, r4, #1761607680	; 0x69000000
   10b00:	add	r4, r4, #8388608	; 0x800000
   10b04:	add	r4, r4, #38912	; 0x9800
   10b08:	add	r4, r4, #216	; 0xd8
   10b0c:	add	r3, r4, r3
   10b10:	eor	r4, ip, lr
   10b14:	and	r4, r4, r1
   10b18:	eor	r4, r4, ip
   10b1c:	add	r3, r4, r3
   10b20:	ldr	r4, [r0, #36]	; 0x24
   10b24:	add	r3, r1, r3, ror #25
   10b28:	str	r4, [sp, #44]	; 0x2c
   10b2c:	ldr	r7, [sp, #44]	; 0x2c
   10b30:	ldr	r4, [pc, #1932]	; 112c4 <abort@plt+0xd84>
   10b34:	ldr	r8, [r0, #48]	; 0x30
   10b38:	add	r4, r7, r4
   10b3c:	add	r4, r4, ip
   10b40:	eor	ip, lr, r1
   10b44:	and	ip, ip, r3
   10b48:	eor	ip, ip, lr
   10b4c:	add	ip, ip, r4
   10b50:	ldr	r4, [r0, #40]	; 0x28
   10b54:	add	ip, r3, ip, ror #20
   10b58:	str	r4, [sp, #48]	; 0x30
   10b5c:	sub	r4, r4, #41984	; 0xa400
   10b60:	sub	r4, r4, #79	; 0x4f
   10b64:	add	r4, r4, lr
   10b68:	eor	lr, r1, r3
   10b6c:	and	lr, lr, ip
   10b70:	eor	lr, lr, r1
   10b74:	add	lr, lr, r4
   10b78:	ldr	r4, [r0, #44]	; 0x2c
   10b7c:	add	lr, ip, lr, ror #15
   10b80:	str	r4, [sp, #52]	; 0x34
   10b84:	ldr	r7, [sp, #52]	; 0x34
   10b88:	ldr	r4, [pc, #1848]	; 112c8 <abort@plt+0xd88>
   10b8c:	add	r0, r0, #64	; 0x40
   10b90:	add	r4, r7, r4
   10b94:	add	r4, r4, r1
   10b98:	eor	r1, r3, ip
   10b9c:	and	r1, r1, lr
   10ba0:	eor	r1, r1, r3
   10ba4:	add	r1, r1, r4
   10ba8:	ldr	r4, [pc, #1820]	; 112cc <abort@plt+0xd8c>
   10bac:	add	r1, lr, r1, ror #10
   10bb0:	add	r4, r8, r4
   10bb4:	add	r4, r4, r3
   10bb8:	eor	r3, ip, lr
   10bbc:	and	r3, r3, r1
   10bc0:	eor	r3, r3, ip
   10bc4:	add	r3, r3, r4
   10bc8:	ldr	r4, [r0, #-12]
   10bcc:	add	r3, r1, r3, ror #25
   10bd0:	str	r4, [sp, #56]	; 0x38
   10bd4:	ldr	r7, [sp, #56]	; 0x38
   10bd8:	ldr	r4, [pc, #1776]	; 112d0 <abort@plt+0xd90>
   10bdc:	ldr	r9, [r0, #-8]
   10be0:	add	r4, r7, r4
   10be4:	add	r4, r4, ip
   10be8:	eor	ip, lr, r1
   10bec:	and	ip, ip, r3
   10bf0:	eor	ip, ip, lr
   10bf4:	add	ip, ip, r4
   10bf8:	ldr	r4, [pc, #1748]	; 112d4 <abort@plt+0xd94>
   10bfc:	add	ip, r3, ip, ror #20
   10c00:	add	r4, r9, r4
   10c04:	add	r4, r4, lr
   10c08:	eor	lr, r1, r3
   10c0c:	and	lr, lr, ip
   10c10:	eor	lr, lr, r1
   10c14:	ldr	r7, [r0, #-4]
   10c18:	add	lr, lr, r4
   10c1c:	ldr	r4, [pc, #1716]	; 112d8 <abort@plt+0xd98>
   10c20:	add	lr, ip, lr, ror #15
   10c24:	add	r4, r7, r4
   10c28:	add	r4, r4, r1
   10c2c:	eor	r1, r3, ip
   10c30:	and	r1, r1, lr
   10c34:	eor	r1, r1, r3
   10c38:	ldr	fp, [sp, #16]
   10c3c:	add	r1, r1, r4
   10c40:	ldr	r4, [pc, #1684]	; 112dc <abort@plt+0xd9c>
   10c44:	add	r1, lr, r1, ror #10
   10c48:	add	r4, fp, r4
   10c4c:	add	r4, r4, r3
   10c50:	eor	r3, lr, r1
   10c54:	and	r3, r3, ip
   10c58:	eor	r3, r3, lr
   10c5c:	ldr	fp, [sp, #36]	; 0x24
   10c60:	add	r3, r3, r4
   10c64:	ldr	r4, [pc, #1652]	; 112e0 <abort@plt+0xda0>
   10c68:	add	r3, r1, r3, ror #27
   10c6c:	add	r4, fp, r4
   10c70:	add	r4, r4, ip
   10c74:	eor	ip, r1, r3
   10c78:	and	ip, ip, lr
   10c7c:	eor	ip, ip, r1
   10c80:	ldr	fp, [sp, #52]	; 0x34
   10c84:	add	ip, ip, r4
   10c88:	ldr	r4, [pc, #1620]	; 112e4 <abort@plt+0xda4>
   10c8c:	add	ip, r3, ip, ror #23
   10c90:	add	r4, fp, r4
   10c94:	add	r4, r4, lr
   10c98:	eor	lr, r3, ip
   10c9c:	and	lr, lr, r1
   10ca0:	eor	lr, lr, r3
   10ca4:	ldr	fp, [sp, #12]
   10ca8:	add	lr, lr, r4
   10cac:	ldr	r4, [pc, #1588]	; 112e8 <abort@plt+0xda8>
   10cb0:	add	lr, ip, lr, ror #18
   10cb4:	add	r4, fp, r4
   10cb8:	add	r4, r4, r1
   10cbc:	eor	r1, ip, lr
   10cc0:	and	r1, r1, r3
   10cc4:	eor	r1, r1, ip
   10cc8:	ldr	fp, [sp, #32]
   10ccc:	add	r1, r1, r4
   10cd0:	ldr	r4, [pc, #1556]	; 112ec <abort@plt+0xdac>
   10cd4:	add	r1, lr, r1, ror #12
   10cd8:	add	r4, fp, r4
   10cdc:	add	r4, r4, r3
   10ce0:	eor	r3, lr, r1
   10ce4:	and	r3, r3, ip
   10ce8:	eor	r3, r3, lr
   10cec:	ldr	fp, [sp, #48]	; 0x30
   10cf0:	add	r3, r3, r4
   10cf4:	ldr	r4, [pc, #1524]	; 112f0 <abort@plt+0xdb0>
   10cf8:	add	r3, r1, r3, ror #27
   10cfc:	add	r4, fp, r4
   10d00:	add	r4, r4, ip
   10d04:	eor	ip, r1, r3
   10d08:	and	ip, ip, lr
   10d0c:	eor	ip, ip, r1
   10d10:	add	ip, ip, r4
   10d14:	ldr	r4, [pc, #1496]	; 112f4 <abort@plt+0xdb4>
   10d18:	add	ip, r3, ip, ror #23
   10d1c:	add	r4, r7, r4
   10d20:	add	r4, r4, lr
   10d24:	eor	lr, r3, ip
   10d28:	and	lr, lr, r1
   10d2c:	eor	lr, lr, r3
   10d30:	ldr	fp, [sp, #28]
   10d34:	add	lr, lr, r4
   10d38:	ldr	r4, [pc, #1464]	; 112f8 <abort@plt+0xdb8>
   10d3c:	add	lr, ip, lr, ror #18
   10d40:	add	r4, fp, r4
   10d44:	add	r4, r4, r1
   10d48:	eor	r1, ip, lr
   10d4c:	and	r1, r1, r3
   10d50:	eor	r1, r1, ip
   10d54:	ldr	fp, [sp, #44]	; 0x2c
   10d58:	add	r1, r1, r4
   10d5c:	ldr	r4, [pc, #1432]	; 112fc <abort@plt+0xdbc>
   10d60:	add	r1, lr, r1, ror #12
   10d64:	add	r4, fp, r4
   10d68:	add	r4, r4, r3
   10d6c:	eor	r3, lr, r1
   10d70:	and	r3, r3, ip
   10d74:	eor	r3, r3, lr
   10d78:	add	r3, r3, r4
   10d7c:	ldr	r4, [pc, #1404]	; 11300 <abort@plt+0xdc0>
   10d80:	add	r3, r1, r3, ror #27
   10d84:	add	r4, r9, r4
   10d88:	add	r4, r4, ip
   10d8c:	eor	ip, r1, r3
   10d90:	and	ip, ip, lr
   10d94:	eor	ip, ip, r1
   10d98:	ldr	fp, [sp, #24]
   10d9c:	add	ip, ip, r4
   10da0:	ldr	r4, [pc, #1372]	; 11304 <abort@plt+0xdc4>
   10da4:	add	ip, r3, ip, ror #23
   10da8:	add	r4, fp, r4
   10dac:	add	lr, r4, lr
   10db0:	eor	r4, r3, ip
   10db4:	and	r4, r4, r1
   10db8:	eor	r4, r4, r3
   10dbc:	ldr	fp, [sp, #40]	; 0x28
   10dc0:	add	lr, r4, lr
   10dc4:	ldr	r4, [pc, #1340]	; 11308 <abort@plt+0xdc8>
   10dc8:	add	lr, ip, lr, ror #18
   10dcc:	add	r4, fp, r4
   10dd0:	add	r1, r4, r1
   10dd4:	eor	r4, ip, lr
   10dd8:	and	r4, r4, r3
   10ddc:	eor	r4, r4, ip
   10de0:	ldr	fp, [sp, #56]	; 0x38
   10de4:	add	r1, r4, r1
   10de8:	ldr	r4, [pc, #1308]	; 1130c <abort@plt+0xdcc>
   10dec:	add	r1, lr, r1, ror #12
   10df0:	add	r4, fp, r4
   10df4:	add	r3, r4, r3
   10df8:	eor	r4, lr, r1
   10dfc:	and	r4, r4, ip
   10e00:	eor	r4, r4, lr
   10e04:	ldr	fp, [sp, #20]
   10e08:	add	r3, r4, r3
   10e0c:	ldr	r4, [pc, #1276]	; 11310 <abort@plt+0xdd0>
   10e10:	add	r3, r1, r3, ror #27
   10e14:	add	r4, fp, r4
   10e18:	add	ip, r4, ip
   10e1c:	eor	r4, r1, r3
   10e20:	and	r4, r4, lr
   10e24:	eor	r4, r4, r1
   10e28:	add	ip, r4, ip
   10e2c:	ldr	r4, [pc, #1248]	; 11314 <abort@plt+0xdd4>
   10e30:	add	ip, r3, ip, ror #23
   10e34:	add	r4, sl, r4
   10e38:	add	lr, r4, lr
   10e3c:	eor	r4, r3, ip
   10e40:	and	r4, r4, r1
   10e44:	eor	r4, r4, r3
   10e48:	add	r4, r4, lr
   10e4c:	ldr	fp, [pc, #1220]	; 11318 <abort@plt+0xdd8>
   10e50:	add	r4, ip, r4, ror #18
   10e54:	add	fp, r8, fp
   10e58:	add	fp, fp, r1
   10e5c:	eor	r1, ip, r4
   10e60:	and	r1, r3, r1
   10e64:	eor	r1, r1, ip
   10e68:	ldr	lr, [sp, #32]
   10e6c:	add	r1, r1, fp
   10e70:	ldr	fp, [pc, #1188]	; 1131c <abort@plt+0xddc>
   10e74:	add	r1, r4, r1, ror #12
   10e78:	add	fp, lr, fp
   10e7c:	eor	lr, ip, r4
   10e80:	eor	lr, lr, r1
   10e84:	add	r3, fp, r3
   10e88:	add	r3, lr, r3
   10e8c:	ldr	fp, [sp, #40]	; 0x28
   10e90:	ldr	lr, [pc, #1160]	; 11320 <abort@plt+0xde0>
   10e94:	add	r3, r1, r3, ror #28
   10e98:	add	lr, fp, lr
   10e9c:	add	lr, lr, ip
   10ea0:	eor	ip, r4, r1
   10ea4:	eor	ip, ip, r3
   10ea8:	ldr	fp, [sp, #52]	; 0x34
   10eac:	add	ip, ip, lr
   10eb0:	ldr	lr, [pc, #1132]	; 11324 <abort@plt+0xde4>
   10eb4:	add	ip, r3, ip, ror #21
   10eb8:	add	lr, fp, lr
   10ebc:	add	lr, lr, r4
   10ec0:	eor	r4, r1, r3
   10ec4:	eor	r4, r4, ip
   10ec8:	add	r4, r4, lr
   10ecc:	ldr	lr, [pc, #1108]	; 11328 <abort@plt+0xde8>
   10ed0:	add	r4, ip, r4, ror #16
   10ed4:	add	lr, r9, lr
   10ed8:	add	r1, lr, r1
   10edc:	eor	lr, r3, ip
   10ee0:	eor	lr, lr, r4
   10ee4:	ldr	fp, [sp, #16]
   10ee8:	add	r1, lr, r1
   10eec:	ldr	lr, [pc, #1080]	; 1132c <abort@plt+0xdec>
   10ef0:	add	r1, r4, r1, ror #9
   10ef4:	add	lr, fp, lr
   10ef8:	add	lr, lr, r3
   10efc:	eor	r3, ip, r4
   10f00:	eor	r3, r3, r1
   10f04:	ldr	fp, [sp, #28]
   10f08:	add	r3, r3, lr
   10f0c:	ldr	lr, [pc, #1052]	; 11330 <abort@plt+0xdf0>
   10f10:	add	r3, r1, r3, ror #28
   10f14:	add	lr, fp, lr
   10f18:	add	lr, lr, ip
   10f1c:	eor	ip, r4, r1
   10f20:	eor	ip, ip, r3
   10f24:	add	ip, ip, lr
   10f28:	ldr	lr, [pc, #1028]	; 11334 <abort@plt+0xdf4>
   10f2c:	add	ip, r3, ip, ror #21
   10f30:	add	lr, sl, lr
   10f34:	add	r4, lr, r4
   10f38:	eor	lr, r1, r3
   10f3c:	eor	lr, lr, ip
   10f40:	ldr	fp, [sp, #48]	; 0x30
   10f44:	add	r4, lr, r4
   10f48:	ldr	lr, [pc, #1000]	; 11338 <abort@plt+0xdf8>
   10f4c:	add	r4, ip, r4, ror #16
   10f50:	add	lr, fp, lr
   10f54:	add	r1, lr, r1
   10f58:	eor	lr, r3, ip
   10f5c:	eor	lr, lr, r4
   10f60:	ldr	fp, [sp, #56]	; 0x38
   10f64:	add	lr, lr, r1
   10f68:	ldr	r1, [pc, #972]	; 1133c <abort@plt+0xdfc>
   10f6c:	add	lr, r4, lr, ror #9
   10f70:	add	r1, fp, r1
   10f74:	add	r1, r1, r3
   10f78:	eor	r3, ip, r4
   10f7c:	eor	r3, r3, lr
   10f80:	ldr	fp, [sp, #12]
   10f84:	add	r3, r3, r1
   10f88:	ldr	r1, [pc, #944]	; 11340 <abort@plt+0xe00>
   10f8c:	add	r3, lr, r3, ror #28
   10f90:	add	r1, fp, r1
   10f94:	add	ip, r1, ip
   10f98:	eor	r1, r4, lr
   10f9c:	eor	r1, r1, r3
   10fa0:	ldr	fp, [sp, #24]
   10fa4:	add	r1, r1, ip
   10fa8:	ldr	ip, [pc, #916]	; 11344 <abort@plt+0xe04>
   10fac:	add	r1, r3, r1, ror #21
   10fb0:	add	ip, fp, ip
   10fb4:	add	r4, ip, r4
   10fb8:	eor	ip, lr, r3
   10fbc:	eor	ip, ip, r1
   10fc0:	ldr	fp, [sp, #36]	; 0x24
   10fc4:	add	ip, ip, r4
   10fc8:	ldr	r4, [pc, #888]	; 11348 <abort@plt+0xe08>
   10fcc:	add	ip, r1, ip, ror #16
   10fd0:	add	r4, fp, r4
   10fd4:	add	r4, r4, lr
   10fd8:	eor	lr, r3, r1
   10fdc:	eor	lr, lr, ip
   10fe0:	ldr	fp, [sp, #44]	; 0x2c
   10fe4:	add	lr, lr, r4
   10fe8:	ldr	r4, [pc, #860]	; 1134c <abort@plt+0xe0c>
   10fec:	add	lr, ip, lr, ror #9
   10ff0:	add	r4, fp, r4
   10ff4:	add	r4, r4, r3
   10ff8:	eor	r3, r1, ip
   10ffc:	eor	r3, r3, lr
   11000:	add	r3, r3, r4
   11004:	ldr	r4, [pc, #836]	; 11350 <abort@plt+0xe10>
   11008:	add	r3, lr, r3, ror #28
   1100c:	add	r4, r8, r4
   11010:	add	r1, r4, r1
   11014:	eor	r4, ip, lr
   11018:	eor	r4, r4, r3
   1101c:	add	r1, r4, r1
   11020:	ldr	r4, [pc, #812]	; 11354 <abort@plt+0xe14>
   11024:	add	r1, r3, r1, ror #21
   11028:	add	r4, r7, r4
   1102c:	add	r4, r4, ip
   11030:	eor	ip, lr, r3
   11034:	eor	ip, ip, r1
   11038:	ldr	fp, [sp, #20]
   1103c:	add	ip, ip, r4
   11040:	ldr	r4, [pc, #784]	; 11358 <abort@plt+0xe18>
   11044:	add	ip, r1, ip, ror #16
   11048:	add	r4, fp, r4
   1104c:	add	r4, r4, lr
   11050:	eor	lr, r3, r1
   11054:	eor	lr, lr, ip
   11058:	add	lr, lr, r4
   1105c:	ldr	fp, [sp, #12]
   11060:	ldr	r4, [pc, #756]	; 1135c <abort@plt+0xe1c>
   11064:	add	lr, ip, lr, ror #9
   11068:	add	r4, fp, r4
   1106c:	add	r3, r4, r3
   11070:	mvn	r4, r1
   11074:	orr	r4, r4, lr
   11078:	eor	r4, r4, ip
   1107c:	add	r3, r4, r3
   11080:	ldr	r4, [pc, #728]	; 11360 <abort@plt+0xe20>
   11084:	add	r3, lr, r3, ror #26
   11088:	add	r4, sl, r4
   1108c:	mvn	sl, ip
   11090:	orr	sl, sl, r3
   11094:	add	r1, r4, r1
   11098:	eor	sl, sl, lr
   1109c:	add	r1, sl, r1
   110a0:	ldr	r4, [pc, #700]	; 11364 <abort@plt+0xe24>
   110a4:	add	r1, r3, r1, ror #22
   110a8:	add	r4, r9, r4
   110ac:	mvn	r9, lr
   110b0:	orr	r9, r9, r1
   110b4:	eor	r9, r9, r3
   110b8:	add	ip, r4, ip
   110bc:	add	ip, r9, ip
   110c0:	ldr	r4, [pc, #672]	; 11368 <abort@plt+0xe28>
   110c4:	ldr	r9, [sp, #32]
   110c8:	add	ip, r1, ip, ror #17
   110cc:	add	r4, r9, r4
   110d0:	mvn	r9, r3
   110d4:	orr	r9, r9, ip
   110d8:	add	lr, r4, lr
   110dc:	eor	r9, r9, r1
   110e0:	add	lr, r9, lr
   110e4:	ldr	r4, [pc, #640]	; 1136c <abort@plt+0xe2c>
   110e8:	add	lr, ip, lr, ror #11
   110ec:	add	r4, r8, r4
   110f0:	mvn	r8, r1
   110f4:	orr	r8, r8, lr
   110f8:	eor	r8, r8, ip
   110fc:	add	r3, r4, r3
   11100:	add	r3, r8, r3
   11104:	ldr	r4, [pc, #612]	; 11370 <abort@plt+0xe30>
   11108:	ldr	r8, [sp, #24]
   1110c:	add	r3, lr, r3, ror #26
   11110:	add	r4, r8, r4
   11114:	add	r4, r4, r1
   11118:	mvn	r1, ip
   1111c:	orr	r1, r1, r3
   11120:	eor	r1, r1, lr
   11124:	ldr	r8, [sp, #48]	; 0x30
   11128:	add	r1, r1, r4
   1112c:	ldr	r4, [pc, #576]	; 11374 <abort@plt+0xe34>
   11130:	add	r1, r3, r1, ror #22
   11134:	add	r4, r8, r4
   11138:	mvn	r8, lr
   1113c:	orr	r8, r8, r1
   11140:	eor	r8, r8, r3
   11144:	add	ip, r4, ip
   11148:	add	ip, r8, ip
   1114c:	ldr	r4, [pc, #548]	; 11378 <abort@plt+0xe38>
   11150:	ldr	r8, [sp, #16]
   11154:	add	ip, r1, ip, ror #17
   11158:	add	r4, r8, r4
   1115c:	add	r4, r4, lr
   11160:	mvn	lr, r3
   11164:	orr	lr, lr, ip
   11168:	eor	lr, lr, r1
   1116c:	add	lr, lr, r4
   11170:	ldr	r8, [sp, #40]	; 0x28
   11174:	ldr	r4, [pc, #512]	; 1137c <abort@plt+0xe3c>
   11178:	add	lr, ip, lr, ror #11
   1117c:	add	r4, r8, r4
   11180:	mvn	r8, r1
   11184:	orr	r8, r8, lr
   11188:	add	r3, r4, r3
   1118c:	eor	r8, r8, ip
   11190:	add	r3, r8, r3
   11194:	ldr	r4, [pc, #484]	; 11380 <abort@plt+0xe40>
   11198:	add	r3, lr, r3, ror #26
   1119c:	add	r4, r7, r4
   111a0:	mvn	r7, ip
   111a4:	orr	r7, r7, r3
   111a8:	eor	r7, r7, lr
   111ac:	add	r1, r4, r1
   111b0:	add	r1, r7, r1
   111b4:	ldr	r4, [pc, #456]	; 11384 <abort@plt+0xe44>
   111b8:	ldr	r7, [sp, #36]	; 0x24
   111bc:	add	r1, r3, r1, ror #22
   111c0:	add	r4, r7, r4
   111c4:	mvn	r7, lr
   111c8:	orr	r7, r7, r1
   111cc:	eor	r7, r7, r3
   111d0:	add	ip, r4, ip
   111d4:	add	ip, r7, ip
   111d8:	ldr	r4, [pc, #424]	; 11388 <abort@plt+0xe48>
   111dc:	ldr	r7, [sp, #56]	; 0x38
   111e0:	add	ip, r1, ip, ror #17
   111e4:	add	r4, r7, r4
   111e8:	mvn	r7, r3
   111ec:	orr	r7, r7, ip
   111f0:	eor	r7, r7, r1
   111f4:	add	lr, r4, lr
   111f8:	add	lr, r7, lr
   111fc:	ldr	r4, [pc, #392]	; 1138c <abort@plt+0xe4c>
   11200:	ldr	r7, [sp, #28]
   11204:	add	lr, ip, lr, ror #11
   11208:	add	r4, r7, r4
   1120c:	mvn	r7, r1
   11210:	orr	r7, r7, lr
   11214:	eor	r7, r7, ip
   11218:	add	r3, r4, r3
   1121c:	add	r3, r7, r3
   11220:	ldr	r4, [pc, #360]	; 11390 <abort@plt+0xe50>
   11224:	ldr	r7, [sp, #52]	; 0x34
   11228:	add	r3, lr, r3, ror #26
   1122c:	add	r4, r7, r4
   11230:	mvn	r7, ip
   11234:	orr	r7, r7, r3
   11238:	eor	r7, r7, lr
   1123c:	add	r1, r4, r1
   11240:	add	r1, r7, r1
   11244:	ldr	r4, [pc, #328]	; 11394 <abort@plt+0xe54>
   11248:	ldr	r7, [sp, #20]
   1124c:	add	r1, r3, r1, ror #22
   11250:	add	r4, r7, r4
   11254:	mvn	r7, lr
   11258:	orr	r7, r7, r1
   1125c:	eor	r7, r7, r3
   11260:	add	ip, r4, ip
   11264:	add	ip, r7, ip
   11268:	ldr	r4, [pc, #296]	; 11398 <abort@plt+0xe58>
   1126c:	ldr	r7, [sp, #44]	; 0x2c
   11270:	add	ip, r1, ip, ror #17
   11274:	add	r4, r7, r4
   11278:	add	lr, r4, lr
   1127c:	mvn	r7, r3
   11280:	ldr	r4, [sp, #8]
   11284:	orr	r7, r7, ip
   11288:	add	r3, r4, r3
   1128c:	eor	r7, r7, r1
   11290:	add	lr, r7, lr
   11294:	str	r3, [sp, #8]
   11298:	ldr	r3, [sp, #4]
   1129c:	add	lr, ip, lr, ror #11
   112a0:	add	r3, r3, r1
   112a4:	add	r5, r5, lr
   112a8:	add	r6, r6, ip
   112ac:	str	r3, [sp, #4]
   112b0:	b	10960 <abort@plt+0x420>
   112b4:			; <UNDEFINED> instruction: 0xd76aa478
   112b8:			; <UNDEFINED> instruction: 0xc1bdceee
   112bc:	strtcs	r7, [r0], #-219	; 0xffffff25
   112c0:	stc2l	5, cr9, [r6, #-4]
   112c4:	blhi	114f188 <stderr@@GLIBC_2.4+0x112d138>
   112c8:	ldmdbhi	ip, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, lr, pc}^
   112cc:	blvs	fe41575c <stderr@@GLIBC_2.4+0xfe3f370c>
   112d0:	ldc2	1, cr7, [r8, #588]	; 0x24c
   112d4:	ldrbtge	r4, [r9], -lr, lsl #7
   112d8:	ldmibmi	r4!, {r0, r5, fp}
   112dc:			; <UNDEFINED> instruction: 0xf61e2562
   112e0:	subgt	fp, r0, r0, asr #6
   112e4:			; <UNDEFINED> instruction: 0x265e5a51
   112e8:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   112ec:			; <UNDEFINED> instruction: 0xd62f105d
   112f0:	subeq	r1, r4, #1392508928	; 0x53000000
   112f4:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   112f8:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   112fc:	mvncs	ip, r6, ror #27
   11300:	teqgt	r7, #56098816	; 0x3580000
   11304:			; <UNDEFINED> instruction: 0xf4d50d87
   11308:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   1130c:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   11310:	stc2l	3, cr10, [pc], #992	; 116f8 <abort@plt+0x11b8>
   11314:			; <UNDEFINED> instruction: 0x676f02d9
   11318:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   1131c:			; <UNDEFINED> instruction: 0xfffa3942
   11320:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   11324:	ldfvss	f6, [sp, #136]	; 0x88
   11328:	vcmla.f16	d19, d5, d12, #270
   1132c:	ldrtge	lr, [lr], #2628	; 0xa44
   11330:	blmi	ff7c51dc <stderr@@GLIBC_2.4+0xff7a318c>
   11334:			; <UNDEFINED> instruction: 0xf6bb4b60
   11338:	mrclt	12, 5, fp, cr15, cr0, {3}
   1133c:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   11340:	b	fe85b330 <stderr@@GLIBC_2.4+0xfe8392e0>
   11344:	strbtle	r3, [pc], #133	; 1134c <abort@plt+0xe0c>
   11348:	streq	r1, [r8], #3333	; 0xd05
   1134c:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   11350:	ldrb	r9, [fp], r5, ror #19
   11354:	svcne	0x00a27cf8
   11358:	strtgt	r5, [ip], #1637	; 0x665
   1135c:	vld1.16	{d2-d5}, [r9], r4
   11360:	msrmi	CPSR_fx, #604	; 0x25c
   11364:	blge	fe51a208 <stderr@@GLIBC_2.4+0xfe4f81b8>
   11368:	ldc2	0, cr10, [r3], {57}	; 0x39
   1136c:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   11370:	svchi	0x000ccc92
   11374:			; <UNDEFINED> instruction: 0xffeff47d
   11378:	strhi	r5, [r4, #3537]	; 0xdd1
   1137c:	svcvs	0x00a87e4f
   11380:	cdp2	6, 2, cr14, cr12, cr0, {7}
   11384:	movwge	r4, #4884	; 0x1314
   11388:	adfmi<illegal precision>p	f1, f0, f1
   1138c:			; <UNDEFINED> instruction: 0xf7537e82
   11390:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   11394:	bcs	ff605e88 <stderr@@GLIBC_2.4+0xff5e3e38>
   11398:	bl	fe1c61e4 <stderr@@GLIBC_2.4+0xfe1a4194>
   1139c:	push	{r4, r5, r6, r7, r8, lr}
   113a0:	mov	r4, r0
   113a4:	ldr	r0, [r0, #24]
   113a8:	ldr	r3, [r4, #16]
   113ac:	cmp	r0, #55	; 0x37
   113b0:	add	r3, r0, r3
   113b4:	movls	r5, #16
   113b8:	movhi	r5, #32
   113bc:	cmp	r0, r3
   113c0:	mov	r6, r1
   113c4:	ldrhi	r2, [r4, #20]
   113c8:	lsl	r1, r3, #3
   113cc:	addhi	r2, r2, #1
   113d0:	strhi	r2, [r4, #20]
   113d4:	add	r2, r4, r5, lsl #2
   113d8:	str	r3, [r4, #16]
   113dc:	str	r1, [r2, #20]
   113e0:	ldr	r1, [r4, #20]
   113e4:	sub	r5, r5, #-1073741822	; 0xc0000002
   113e8:	lsr	r3, r3, #29
   113ec:	orr	r3, r3, r1, lsl #3
   113f0:	add	r7, r4, #28
   113f4:	lsl	r5, r5, #2
   113f8:	str	r3, [r2, #24]
   113fc:	ldr	r1, [pc, #40]	; 1142c <abort@plt+0xeec>
   11400:	sub	r2, r5, r0
   11404:	add	r0, r7, r0
   11408:	bl	104b0 <memcpy@plt>
   1140c:	add	r1, r5, #8
   11410:	mov	r0, r7
   11414:	mov	r2, r4
   11418:	bl	10918 <abort@plt+0x3d8>
   1141c:	mov	r1, r6
   11420:	mov	r0, r4
   11424:	pop	{r4, r5, r6, r7, r8, lr}
   11428:	b	108f0 <abort@plt+0x3b0>
   1142c:	strdeq	r1, [r1], -pc	; <UNPREDICTABLE>
   11430:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11434:	mov	r6, r0
   11438:	ldr	r8, [r2, #24]
   1143c:	mov	r4, r1
   11440:	cmp	r8, #0
   11444:	mov	r5, r2
   11448:	beq	114b8 <abort@plt+0xf78>
   1144c:	rsb	r7, r8, #128	; 0x80
   11450:	cmp	r7, r1
   11454:	movcs	r7, r1
   11458:	add	r9, r2, #28
   1145c:	mov	r1, r0
   11460:	mov	r2, r7
   11464:	add	r0, r9, r8
   11468:	bl	104b0 <memcpy@plt>
   1146c:	ldr	r1, [r5, #24]
   11470:	add	r1, r7, r1
   11474:	cmp	r1, #64	; 0x40
   11478:	str	r1, [r5, #24]
   1147c:	bls	114b0 <abort@plt+0xf70>
   11480:	mov	r2, r5
   11484:	bic	r1, r1, #63	; 0x3f
   11488:	mov	r0, r9
   1148c:	bl	10918 <abort@plt+0x3d8>
   11490:	ldr	r2, [r5, #24]
   11494:	add	r1, r8, r7
   11498:	and	r2, r2, #63	; 0x3f
   1149c:	bic	r1, r1, #63	; 0x3f
   114a0:	str	r2, [r5, #24]
   114a4:	add	r1, r9, r1
   114a8:	mov	r0, r9
   114ac:	bl	104b0 <memcpy@plt>
   114b0:	add	r6, r6, r7
   114b4:	sub	r4, r4, r7
   114b8:	cmp	r4, #63	; 0x3f
   114bc:	bls	114f0 <abort@plt+0xfb0>
   114c0:	tst	r6, #3
   114c4:	movne	r7, r4
   114c8:	addne	r8, r5, #28
   114cc:	movne	r9, #64	; 0x40
   114d0:	bne	11528 <abort@plt+0xfe8>
   114d4:	bic	r7, r4, #63	; 0x3f
   114d8:	mov	r0, r6
   114dc:	mov	r2, r5
   114e0:	mov	r1, r7
   114e4:	bl	10918 <abort@plt+0x3d8>
   114e8:	add	r6, r6, r7
   114ec:	and	r4, r4, #63	; 0x3f
   114f0:	cmp	r4, #0
   114f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   114f8:	b	1154c <abort@plt+0x100c>
   114fc:	mov	r2, r8
   11500:	add	r1, r3, #64	; 0x40
   11504:	ldr	r0, [r3], #4
   11508:	cmp	r3, r1
   1150c:	str	r0, [r2], #4
   11510:	bne	11504 <abort@plt+0xfc4>
   11514:	mov	r2, r5
   11518:	mov	r1, r9
   1151c:	mov	r0, r8
   11520:	bl	10918 <abort@plt+0x3d8>
   11524:	sub	r7, r7, #64	; 0x40
   11528:	sub	r3, r4, r7
   1152c:	cmp	r7, #64	; 0x40
   11530:	add	r3, r6, r3
   11534:	bhi	114fc <abort@plt+0xfbc>
   11538:	sub	r3, r4, #1
   1153c:	bic	r2, r3, #63	; 0x3f
   11540:	lsr	r3, r3, #6
   11544:	add	r6, r6, r2
   11548:	sub	r4, r4, r3, lsl #6
   1154c:	ldr	r7, [r5, #24]
   11550:	add	r8, r5, #28
   11554:	mov	r2, r4
   11558:	mov	r1, r6
   1155c:	add	r0, r8, r7
   11560:	add	r4, r7, r4
   11564:	bl	104b0 <memcpy@plt>
   11568:	cmp	r4, #63	; 0x3f
   1156c:	bls	11594 <abort@plt+0x1054>
   11570:	mov	r2, r5
   11574:	mov	r1, #64	; 0x40
   11578:	mov	r0, r8
   1157c:	sub	r4, r4, #64	; 0x40
   11580:	bl	10918 <abort@plt+0x3d8>
   11584:	mov	r2, r4
   11588:	add	r1, r5, #92	; 0x5c
   1158c:	mov	r0, r8
   11590:	bl	104b0 <memcpy@plt>
   11594:	str	r4, [r5, #24]
   11598:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1159c:	push	{r4, r5, r6, lr}
   115a0:	sub	sp, sp, #160	; 0xa0
   115a4:	mov	r5, r0
   115a8:	mov	r6, r1
   115ac:	add	r0, sp, #4
   115b0:	mov	r4, r2
   115b4:	bl	108b8 <abort@plt+0x378>
   115b8:	add	r2, sp, #4
   115bc:	mov	r1, r6
   115c0:	mov	r0, r5
   115c4:	bl	11430 <abort@plt+0xef0>
   115c8:	mov	r1, r4
   115cc:	add	r0, sp, #4
   115d0:	bl	1139c <abort@plt+0xe5c>
   115d4:	add	sp, sp, #160	; 0xa0
   115d8:	pop	{r4, r5, r6, pc}
   115dc:	cmp	r0, #0
   115e0:	mov	r3, #0
   115e4:	moveq	r0, #1
   115e8:	adds	r3, r3, #0
   115ec:	movne	r3, #1
   115f0:	cmp	r0, #0
   115f4:	blt	11604 <abort@plt+0x10c4>
   115f8:	cmp	r3, #0
   115fc:	bne	11604 <abort@plt+0x10c4>
   11600:	b	104c8 <malloc@plt>
   11604:	push	{r4, lr}
   11608:	bl	10504 <__errno_location@plt>
   1160c:	mov	r3, #12
   11610:	str	r3, [r0]
   11614:	mov	r0, #0
   11618:	pop	{r4, pc}
   1161c:	subs	r2, r1, #1
   11620:	bxeq	lr
   11624:	bcc	117fc <abort@plt+0x12bc>
   11628:	cmp	r0, r1
   1162c:	bls	117e0 <abort@plt+0x12a0>
   11630:	tst	r1, r2
   11634:	beq	117ec <abort@plt+0x12ac>
   11638:	clz	r3, r0
   1163c:	clz	r2, r1
   11640:	sub	r3, r2, r3
   11644:	rsbs	r3, r3, #31
   11648:	addne	r3, r3, r3, lsl #1
   1164c:	mov	r2, #0
   11650:	addne	pc, pc, r3, lsl #2
   11654:	nop			; (mov r0, r0)
   11658:	cmp	r0, r1, lsl #31
   1165c:	adc	r2, r2, r2
   11660:	subcs	r0, r0, r1, lsl #31
   11664:	cmp	r0, r1, lsl #30
   11668:	adc	r2, r2, r2
   1166c:	subcs	r0, r0, r1, lsl #30
   11670:	cmp	r0, r1, lsl #29
   11674:	adc	r2, r2, r2
   11678:	subcs	r0, r0, r1, lsl #29
   1167c:	cmp	r0, r1, lsl #28
   11680:	adc	r2, r2, r2
   11684:	subcs	r0, r0, r1, lsl #28
   11688:	cmp	r0, r1, lsl #27
   1168c:	adc	r2, r2, r2
   11690:	subcs	r0, r0, r1, lsl #27
   11694:	cmp	r0, r1, lsl #26
   11698:	adc	r2, r2, r2
   1169c:	subcs	r0, r0, r1, lsl #26
   116a0:	cmp	r0, r1, lsl #25
   116a4:	adc	r2, r2, r2
   116a8:	subcs	r0, r0, r1, lsl #25
   116ac:	cmp	r0, r1, lsl #24
   116b0:	adc	r2, r2, r2
   116b4:	subcs	r0, r0, r1, lsl #24
   116b8:	cmp	r0, r1, lsl #23
   116bc:	adc	r2, r2, r2
   116c0:	subcs	r0, r0, r1, lsl #23
   116c4:	cmp	r0, r1, lsl #22
   116c8:	adc	r2, r2, r2
   116cc:	subcs	r0, r0, r1, lsl #22
   116d0:	cmp	r0, r1, lsl #21
   116d4:	adc	r2, r2, r2
   116d8:	subcs	r0, r0, r1, lsl #21
   116dc:	cmp	r0, r1, lsl #20
   116e0:	adc	r2, r2, r2
   116e4:	subcs	r0, r0, r1, lsl #20
   116e8:	cmp	r0, r1, lsl #19
   116ec:	adc	r2, r2, r2
   116f0:	subcs	r0, r0, r1, lsl #19
   116f4:	cmp	r0, r1, lsl #18
   116f8:	adc	r2, r2, r2
   116fc:	subcs	r0, r0, r1, lsl #18
   11700:	cmp	r0, r1, lsl #17
   11704:	adc	r2, r2, r2
   11708:	subcs	r0, r0, r1, lsl #17
   1170c:	cmp	r0, r1, lsl #16
   11710:	adc	r2, r2, r2
   11714:	subcs	r0, r0, r1, lsl #16
   11718:	cmp	r0, r1, lsl #15
   1171c:	adc	r2, r2, r2
   11720:	subcs	r0, r0, r1, lsl #15
   11724:	cmp	r0, r1, lsl #14
   11728:	adc	r2, r2, r2
   1172c:	subcs	r0, r0, r1, lsl #14
   11730:	cmp	r0, r1, lsl #13
   11734:	adc	r2, r2, r2
   11738:	subcs	r0, r0, r1, lsl #13
   1173c:	cmp	r0, r1, lsl #12
   11740:	adc	r2, r2, r2
   11744:	subcs	r0, r0, r1, lsl #12
   11748:	cmp	r0, r1, lsl #11
   1174c:	adc	r2, r2, r2
   11750:	subcs	r0, r0, r1, lsl #11
   11754:	cmp	r0, r1, lsl #10
   11758:	adc	r2, r2, r2
   1175c:	subcs	r0, r0, r1, lsl #10
   11760:	cmp	r0, r1, lsl #9
   11764:	adc	r2, r2, r2
   11768:	subcs	r0, r0, r1, lsl #9
   1176c:	cmp	r0, r1, lsl #8
   11770:	adc	r2, r2, r2
   11774:	subcs	r0, r0, r1, lsl #8
   11778:	cmp	r0, r1, lsl #7
   1177c:	adc	r2, r2, r2
   11780:	subcs	r0, r0, r1, lsl #7
   11784:	cmp	r0, r1, lsl #6
   11788:	adc	r2, r2, r2
   1178c:	subcs	r0, r0, r1, lsl #6
   11790:	cmp	r0, r1, lsl #5
   11794:	adc	r2, r2, r2
   11798:	subcs	r0, r0, r1, lsl #5
   1179c:	cmp	r0, r1, lsl #4
   117a0:	adc	r2, r2, r2
   117a4:	subcs	r0, r0, r1, lsl #4
   117a8:	cmp	r0, r1, lsl #3
   117ac:	adc	r2, r2, r2
   117b0:	subcs	r0, r0, r1, lsl #3
   117b4:	cmp	r0, r1, lsl #2
   117b8:	adc	r2, r2, r2
   117bc:	subcs	r0, r0, r1, lsl #2
   117c0:	cmp	r0, r1, lsl #1
   117c4:	adc	r2, r2, r2
   117c8:	subcs	r0, r0, r1, lsl #1
   117cc:	cmp	r0, r1
   117d0:	adc	r2, r2, r2
   117d4:	subcs	r0, r0, r1
   117d8:	mov	r0, r2
   117dc:	bx	lr
   117e0:	moveq	r0, #1
   117e4:	movne	r0, #0
   117e8:	bx	lr
   117ec:	clz	r2, r1
   117f0:	rsb	r2, r2, #31
   117f4:	lsr	r0, r0, r2
   117f8:	bx	lr
   117fc:	cmp	r0, #0
   11800:	mvnne	r0, #0
   11804:	b	11828 <abort@plt+0x12e8>
   11808:	cmp	r1, #0
   1180c:	beq	117fc <abort@plt+0x12bc>
   11810:	push	{r0, r1, lr}
   11814:	bl	1161c <abort@plt+0x10dc>
   11818:	pop	{r1, r2, lr}
   1181c:	mul	r3, r2, r0
   11820:	sub	r1, r1, r3
   11824:	bx	lr
   11828:	push	{r1, lr}
   1182c:	mov	r0, #8
   11830:	bl	104a4 <raise@plt>
   11834:	pop	{r1, pc}
   11838:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1183c:	mov	r7, r0
   11840:	ldr	r6, [pc, #72]	; 11890 <abort@plt+0x1350>
   11844:	ldr	r5, [pc, #72]	; 11894 <abort@plt+0x1354>
   11848:	add	r6, pc, r6
   1184c:	add	r5, pc, r5
   11850:	sub	r6, r6, r5
   11854:	mov	r8, r1
   11858:	mov	r9, r2
   1185c:	bl	10484 <raise@plt-0x20>
   11860:	asrs	r6, r6, #2
   11864:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11868:	mov	r4, #0
   1186c:	add	r4, r4, #1
   11870:	ldr	r3, [r5], #4
   11874:	mov	r2, r9
   11878:	mov	r1, r8
   1187c:	mov	r0, r7
   11880:	blx	r3
   11884:	cmp	r6, r4
   11888:	bne	1186c <abort@plt+0x132c>
   1188c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11890:	andeq	r0, r1, r0, asr #13
   11894:			; <UNDEFINED> instruction: 0x000106b8
   11898:	bx	lr

Disassembly of section .fini:

0001189c <.fini>:
   1189c:	push	{r3, lr}
   118a0:	pop	{r3, pc}
