entity
library
architecture
assert
report
severity
configuration
package
type
signal
constant
component
alias
attribute
variable
use
all
subtype
downto
to
is
in
out
inout
others
of
generic
port
map
begin
end
if
then
else
with
select
when
wait
until
case
loop
process
generate
elsif
while
for
after
and
or
xor
nor
nand
not
xnor
sll
slr
sla
sra
rol
ror
abs
mod
rem