# TCL File Generated by Component Editor 8.1
# Thu Aug 07 21:55:23 PDT 2008
# DO NOT MODIFY


# +-----------------------------------
# | 
# | altera_avalon_st_idle_inserter "Avalon-ST Idle Inserter" v8.1
# | Altera Corporation 2008.08.07.21:55:23
# | Avalon ST Idle Inserter
# | 
# | ./altera_avalon_st_idle_inserter.v
# | 
# |    ./altera_avalon_st_idle_inserter.v syn, sim
# | 
# +-----------------------------------


# +-----------------------------------
# | module altera_avalon_st_idle_inserter
# | 
set_module_property DESCRIPTION "Avalon ST Idle Inserter"
set_module_property NAME altera_avalon_st_idle_inserter
set_module_property VERSION 9.0
set_module_property GROUP "Bridges and Adapters/Streaming"
set_module_property AUTHOR "Altera Corporation"
set_module_property DISPLAY_NAME "Avalon-ST Idle Inserter"
set_module_property TOP_LEVEL_HDL_FILE altera_avalon_st_idle_inserter.v
set_module_property TOP_LEVEL_HDL_MODULE altera_avalon_st_idle_inserter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file altera_avalon_st_idle_inserter.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clk
# | 
add_interface clk clock end
set_interface_property clk ptfSchematicName ""

add_interface_port clk clk clk Input 1
add_interface_port clk reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point in_stream
# | 
add_interface in_stream avalon_streaming end
set_interface_property in_stream dataBitsPerSymbol 8
set_interface_property in_stream errorDescriptor ""
set_interface_property in_stream maxChannel 0
set_interface_property in_stream readyLatency 0
set_interface_property in_stream symbolsPerBeat 1

set_interface_property in_stream ASSOCIATED_CLOCK clk

add_interface_port in_stream in_ready ready Output 1
add_interface_port in_stream in_valid valid Input 1
add_interface_port in_stream in_data data Input 8
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point out_stream
# | 
add_interface out_stream avalon_streaming start
set_interface_property out_stream dataBitsPerSymbol 8
set_interface_property out_stream errorDescriptor ""
set_interface_property out_stream maxChannel 0
set_interface_property out_stream readyLatency 0
set_interface_property out_stream symbolsPerBeat 1

set_interface_property out_stream ASSOCIATED_CLOCK clk

add_interface_port out_stream out_ready ready Input 1
add_interface_port out_stream out_valid valid Output 1
add_interface_port out_stream out_data data Output 8
# | 
# +-----------------------------------
