Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 31 14:15:49 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (10)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp/result_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: trig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (10)
-----------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.995        0.000                      0                   57        0.189        0.000                      0                   57        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.995        0.000                      0                   57        0.189        0.000                      0                   57        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 2.003ns (51.261%)  route 1.904ns (48.739%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           1.046     6.831    comp/counter_out[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.487 r  comp/counter_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    comp/counter_out0_carry_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.602    comp/counter_out0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.716    comp/counter_out0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  comp/counter_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.830    comp/counter_out0_carry__2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  comp/counter_out0_carry__3/O[0]
                         net (fo=1, routed)           0.858     8.909    comp/data0[17]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.327     9.236 r  comp/counter_out[17]_i_1/O
                         net (fo=1, routed)           0.000     9.236    comp/counter_out_0[17]
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.075    15.232    comp/counter_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.889ns (48.726%)  route 1.988ns (51.274%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           1.046     6.831    comp/counter_out[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.487 r  comp/counter_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    comp/counter_out0_carry_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.602    comp/counter_out0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.716    comp/counter_out0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  comp/counter_out0_carry__2/O[0]
                         net (fo=1, routed)           0.941     8.878    comp/data0[13]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.327     9.205 r  comp/counter_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.205    comp/counter_out_0[13]
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.075    15.232    comp/counter_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.977ns (51.628%)  route 1.852ns (48.372%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           1.046     6.831    comp/counter_out[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.487 r  comp/counter_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    comp/counter_out0_carry_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.602    comp/counter_out0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.716    comp/counter_out0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.050 r  comp/counter_out0_carry__2/O[1]
                         net (fo=1, routed)           0.805     8.855    comp/data0[14]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.303     9.158 r  comp/counter_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.158    comp/counter_out_0[14]
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[14]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.029    15.186    comp/counter_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.854ns (21.804%)  route 3.063ns (78.196%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.823     6.608    comp/counter_out[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  comp/counter_out[19]_i_3/O
                         net (fo=1, routed)           1.013     7.745    comp/counter_out[19]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.869 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.226     9.095    comp/counter_out[19]_i_2_n_0
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.150     9.245 r  comp/result_i_1/O
                         net (fo=1, routed)           0.000     9.245    comp/result_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.118    15.275    comp/result_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.194%)  route 3.079ns (78.806%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.823     6.608    comp/counter_out[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  comp/counter_out[19]_i_3/O
                         net (fo=1, routed)           1.013     7.745    comp/counter_out[19]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.869 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.242     9.112    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.236 r  comp/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.236    comp/counter_out_0[7]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.606    15.029    comp/CLK
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    15.299    comp/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.858ns (21.794%)  route 3.079ns (78.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.823     6.608    comp/counter_out[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  comp/counter_out[19]_i_3/O
                         net (fo=1, routed)           1.013     7.745    comp/counter_out[19]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.869 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.242     9.112    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.154     9.266 r  comp/counter_out[8]_i_1/O
                         net (fo=1, routed)           0.000     9.266    comp/counter_out_0[8]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.606    15.029    comp/CLK
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.343    comp/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 2.091ns (56.220%)  route 1.628ns (43.780%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           1.046     6.831    comp/counter_out[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.487 r  comp/counter_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    comp/counter_out0_carry_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.602    comp/counter_out0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.716    comp/counter_out0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  comp/counter_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.830    comp/counter_out0_carry__2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.164 r  comp/counter_out0_carry__3/O[1]
                         net (fo=1, routed)           0.581     8.745    comp/data0[18]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.303     9.048 r  comp/counter_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.048    comp/counter_out_0[18]
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X1Y102         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.031    15.188    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.987ns (53.767%)  route 1.709ns (46.233%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           1.046     6.831    comp/counter_out[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.487 r  comp/counter_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    comp/counter_out0_carry_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.602    comp/counter_out0_carry__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.716    comp/counter_out0_carry__1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.029 r  comp/counter_out0_carry__2/O[3]
                         net (fo=1, routed)           0.662     8.690    comp/data0[16]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.334     9.024 r  comp/counter_out[16]_i_1/O
                         net (fo=1, routed)           0.000     9.024    comp/counter_out_0[16]
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.590    15.012    comp/CLK
    SLICE_X1Y101         FDRE                                         r  comp/counter_out_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.075    15.232    comp/counter_out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.146%)  route 2.911ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.823     6.608    comp/counter_out[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  comp/counter_out[19]_i_3/O
                         net (fo=1, routed)           1.013     7.745    comp/counter_out[19]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.869 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.074     8.944    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.068 r  comp/counter_out[6]_i_1/O
                         net (fo=1, routed)           0.000     9.068    comp/counter_out_0[6]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.606    15.029    comp/CLK
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    15.299    comp/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.856ns (22.725%)  route 2.911ns (77.275%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.726     5.329    comp/CLK
    SLICE_X1Y98          FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.823     6.608    comp/counter_out[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.732 r  comp/counter_out[19]_i_3/O
                         net (fo=1, routed)           1.013     7.745    comp/counter_out[19]_i_3_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.869 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.074     8.944    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.152     9.096 r  comp/counter_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.096    comp/counter_out_0[9]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.606    15.029    comp/CLK
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.343    comp/counter_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/buffers_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.770%)  route 0.367ns (72.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.605     1.524    comp/CLK
    SLICE_X0Y98          FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.367     2.032    comp/buffers_reg_n_0_[0]
    SLICE_X2Y100         FDRE                                         r  comp/buffers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/buffers_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.052     1.843    comp/buffers_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.747%)  route 0.336ns (59.253%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 f  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.773    tx_clock_counter_reg_n_0_[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.227     2.045    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.045     2.090 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     2.090    clk_baudrate_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  clk_baudrate_reg/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091     1.879    clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 comp/buffers_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.401%)  route 0.149ns (41.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/buffers_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  comp/buffers_reg[1]/Q
                         net (fo=1, routed)           0.149     1.831    comp/buffers_reg_n_0_[1]
    SLICE_X2Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  comp/counter_start_i_1/O
                         net (fo=1, routed)           0.000     1.876    comp/counter_start_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  comp/counter_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/counter_start_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.638    comp/counter_start_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.605     1.524    comp/CLK
    SLICE_X1Y98          FDSE                                         r  comp/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDSE (Prop_fdse_C_Q)         0.141     1.665 f  comp/counter_out_reg[0]/Q
                         net (fo=3, routed)           0.167     1.832    comp/counter_out[0]
    SLICE_X1Y98          LUT1 (Prop_lut1_I0_O)        0.042     1.874 r  comp/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    comp/counter_out_0[0]
    SLICE_X1Y98          FDSE                                         r  comp/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.878     2.043    comp/CLK
    SLICE_X1Y98          FDSE                                         r  comp/counter_out_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDSE (Hold_fdse_C_D)         0.105     1.629    comp/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.957%)  route 0.177ns (46.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.177     1.859    comp/counter_start
    SLICE_X2Y100         LUT4 (Prop_lut4_I2_O)        0.043     1.902 r  comp/result_i_1/O
                         net (fo=1, routed)           0.000     1.902    comp/result_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     1.649    comp/result_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.232ns (36.938%)  route 0.396ns (63.062%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.773    tx_clock_counter_reg_n_0_[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.818 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.287     2.105    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.046     2.151 r  tx_clock_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.151    tx_clock_counter[12]
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.895    tx_clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.231ns (36.837%)  route 0.396ns (63.163%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.773    tx_clock_counter_reg_n_0_[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.818 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.287     2.105    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.150 r  tx_clock_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.150    tx_clock_counter[10]
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.091     1.879    tx_clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.276ns (41.858%)  route 0.383ns (58.142%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  tx_clock_counter_reg[12]/Q
                         net (fo=2, routed)           0.253     1.899    tx_clock_counter_reg_n_0_[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.099     1.998 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.130     2.128    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.049     2.177 r  tx_clock_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.177    tx_clock_counter[7]
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[7]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.107     1.901    tx_clock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.272ns (41.504%)  route 0.383ns (58.497%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  tx_clock_counter_reg[12]/Q
                         net (fo=2, routed)           0.253     1.899    tx_clock_counter_reg_n_0_[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.099     1.998 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.130     2.128    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.173 r  tx_clock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.173    tx_clock_counter[5]
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[5]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.092     1.886    tx_clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 tx_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_clock_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.229ns (32.635%)  route 0.473ns (67.365%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  tx_clock_counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.773    tx_clock_counter_reg_n_0_[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.818 f  tx_clock_counter[12]_i_3/O
                         net (fo=13, routed)          0.364     2.182    tx_clock_counter[12]_i_3_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.043     2.225 r  tx_clock_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.225    tx_clock_counter[9]
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.895    tx_clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    clk_baudrate_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     tx_clock_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    tx_clock_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    tx_clock_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    tx_clock_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     tx_clock_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     tx_clock_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     tx_clock_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     tx_clock_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    clk_baudrate_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     tx_clock_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     tx_clock_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    clk_baudrate_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     tx_clock_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     tx_clock_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    tx_clock_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.509ns  (logic 4.135ns (43.490%)  route 5.373ns (56.510%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=5, routed)           1.335     1.791    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.124     1.915 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.038     5.953    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.509 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.509    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.079ns (66.500%)  route 2.055ns (33.500%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         LDCE                         0.000     0.000 r  tx_done_reg/G
    SLICE_X3Y102         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tx_done_reg/Q
                         net (fo=1, routed)           2.055     2.614    tx_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.134 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     6.134    tx_done
    H17                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.299ns  (logic 0.934ns (21.728%)  route 3.365ns (78.272%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 r  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          1.104     3.398    trig_counter_reg[9]_i_3_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.522 f  trig_i_1/O
                         net (fo=1, routed)           0.777     4.299    trig_i_1_n_0
    SLICE_X2Y104         FDCE                                         f  trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.993ns  (logic 1.164ns (29.154%)  route 2.829ns (70.846%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         LDCE                         0.000     0.000 r  trig_counter_reg[0]/G
    SLICE_X4Y103         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.821     1.383    trig_counter[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I3_O)        0.124     1.507 r  trig_counter_reg[8]_i_2/O
                         net (fo=5, routed)           0.809     2.315    trig_counter_reg[8]_i_2_n_0
    SLICE_X3Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.467 r  trig_counter_reg[9]_i_4/O
                         net (fo=1, routed)           0.818     3.285    trig_counter_reg[9]_i_4_n_0
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.326     3.611 r  trig_counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.382     3.993    trig_counter_reg[9]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  trig_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 0.962ns (24.949%)  route 2.894ns (75.051%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 f  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 f  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          0.922     3.217    trig_counter_reg[9]_i_3_n_0
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.152     3.369 r  trig_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.487     3.856    trig_counter_reg[0]_i_1_n_0
    SLICE_X4Y103         LDCE                                         r  trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 0.934ns (25.176%)  route 2.776ns (74.824%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 r  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          0.700     2.995    trig_counter_reg[9]_i_3_n_0
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     3.119 r  trig_counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.591     3.710    trig_counter_reg[7]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  trig_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.561ns  (logic 0.934ns (26.230%)  route 2.627ns (73.770%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 r  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          0.551     2.845    trig_counter_reg[9]_i_3_n_0
    SLICE_X4Y105         LUT4 (Prop_lut4_I0_O)        0.124     2.969 r  trig_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.591     3.561    trig_counter_reg[2]_i_1_n_0
    SLICE_X4Y105         LDCE                                         r  trig_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.270ns  (logic 0.934ns (28.559%)  route 2.336ns (71.441%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 r  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          0.852     3.146    trig_counter_reg[9]_i_3_n_0
    SLICE_X3Y104         LUT3 (Prop_lut3_I0_O)        0.124     3.270 r  trig_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.270    trig_counter_reg[5]_i_1_n_0
    SLICE_X3Y104         LDCE                                         r  trig_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.113ns  (logic 0.928ns (29.815%)  route 2.185ns (70.185%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  trig_counter_reg[7]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 f  trig_counter_reg[7]/Q
                         net (fo=4, routed)           0.897     1.459    trig_counter[7]
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     1.583 r  trig_counter_reg[3]_i_2/O
                         net (fo=2, routed)           0.587     2.170    trig_counter_reg[3]_i_2_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  trig_counter_reg[9]_i_3/O
                         net (fo=10, routed)          0.700     2.995    trig_counter_reg[9]_i_3_n_0
    SLICE_X4Y104         LUT4 (Prop_lut4_I0_O)        0.118     3.113 r  trig_counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.113    trig_counter_reg[6]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  trig_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 1.480ns (48.146%)  route 1.594ns (51.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.594     3.073    reset_IBUF
    SLICE_X4Y102         FDCE                                         f  bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.089%)  route 0.186ns (56.911%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=5, routed)           0.186     0.327    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X3Y102         LDCE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bit_index_reg[0]/Q
                         net (fo=5, routed)           0.154     0.295    bit_index[0]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    bit_index[0]_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.208ns (58.077%)  route 0.150ns (41.923%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         LDCE                         0.000     0.000 r  trig_counter_reg[5]/G
    SLICE_X3Y104         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  trig_counter_reg[5]/Q
                         net (fo=6, routed)           0.150     0.313    trig_counter[5]
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.358 r  trig_counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    trig_counter_reg[8]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  trig_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_counter_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            trig_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.208ns (55.284%)  route 0.168ns (44.716%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         LDCE                         0.000     0.000 r  trig_counter_reg[5]/G
    SLICE_X3Y104         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  trig_counter_reg[5]/Q
                         net (fo=6, routed)           0.168     0.331    trig_counter[5]
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  trig_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    trig_counter_reg[5]_i_1_n_0
    SLICE_X3Y104         LDCE                                         r  trig_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.141ns (37.276%)  route 0.237ns (62.724%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=3, routed)           0.237     0.378    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X5Y102         FDCE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    bit_index[1]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    bit_index[2]_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    bit_index[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    bit_index[1]_i_1_n_0
    SLICE_X4Y102         FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.077%)  route 0.209ns (52.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=4, routed)           0.093     0.234    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.279 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.116     0.395    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X5Y102         FDPE                                         r  FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.077%)  route 0.209ns (52.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=4, routed)           0.093     0.234    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.279 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.116     0.395    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X5Y102         FDCE                                         r  FSM_onehot_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.077%)  route 0.209ns (52.923%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=4, routed)           0.093     0.234    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X4Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.279 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=4, routed)           0.116     0.395    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X5Y102         FDCE                                         r  FSM_onehot_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 4.184ns (69.352%)  route 1.849ns (30.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     5.312    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.478     5.790 r  comp/result_reg/Q
                         net (fo=3, routed)           1.849     7.639    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.706    11.346 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.346    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.437ns (77.049%)  route 0.428ns (22.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    comp/CLK
    SLICE_X2Y100         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  comp/result_reg/Q
                         net (fo=3, routed)           0.428     2.095    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.289     3.384 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.604ns (45.423%)  route 1.927ns (54.577%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.927     3.406    reset_IBUF
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.530    clk_baudrate_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  clk_baudrate_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.438ns  (logic 1.477ns (42.951%)  route 1.961ns (57.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.438    comp/D[0]
    SLICE_X0Y98          FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.606     5.029    comp/CLK
    SLICE_X0Y98          FDRE                                         r  comp/buffers_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 1.480ns (49.487%)  route 1.510ns (50.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.510     2.990    reset_IBUF
    SLICE_X4Y99          FDCE                                         f  tx_clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 1.480ns (49.487%)  route 1.510ns (50.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.510     2.990    reset_IBUF
    SLICE_X4Y99          FDCE                                         f  tx_clock_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 1.480ns (49.487%)  route 1.510ns (50.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.510     2.990    reset_IBUF
    SLICE_X4Y99          FDCE                                         f  tx_clock_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 1.480ns (49.487%)  route 1.510ns (50.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.510     2.990    reset_IBUF
    SLICE_X4Y99          FDCE                                         f  tx_clock_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.985ns  (logic 1.480ns (49.559%)  route 1.506ns (50.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.506     2.985    reset_IBUF
    SLICE_X5Y99          FDPE                                         f  tx_clock_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 1.480ns (50.608%)  route 1.444ns (49.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.444     2.924    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 1.480ns (50.608%)  route 1.444ns (49.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.444     2.924    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 1.480ns (50.608%)  route 1.444ns (49.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=21, routed)          1.444     2.924    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.581%)  route 0.536ns (68.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.783    reset_IBUF
    SLICE_X4Y98          FDCE                                         f  tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.581%)  route 0.536ns (68.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.783    reset_IBUF
    SLICE_X4Y98          FDCE                                         f  tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.581%)  route 0.536ns (68.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.783    reset_IBUF
    SLICE_X4Y98          FDCE                                         f  tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.581%)  route 0.536ns (68.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.536     0.783    reset_IBUF
    SLICE_X4Y98          FDCE                                         f  tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.247ns (30.304%)  route 0.569ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.569     0.816    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.247ns (30.304%)  route 0.569ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.569     0.816    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.247ns (30.304%)  route 0.569ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.569     0.816    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.247ns (30.304%)  route 0.569ns (69.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.569     0.816    reset_IBUF
    SLICE_X4Y100         FDCE                                         f  tx_clock_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  tx_clock_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.247ns (28.995%)  route 0.606ns (71.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.606     0.853    reset_IBUF
    SLICE_X5Y99          FDPE                                         f  tx_clock_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDPE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.247ns (28.848%)  route 0.610ns (71.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=21, routed)          0.610     0.858    reset_IBUF
    SLICE_X4Y99          FDCE                                         f  tx_clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  tx_clock_counter_reg[5]/C





