timestamp 1753044640
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "Q" 3 3090 110 3282 204 m1
port "Q" 3 3206 204 3282 466 m1
port "Q" 3 3066 466 3282 595 m1
port "VSS" 7 0 -60 3472 60 m1
port "VSS" 7 262 60 330 117 m1
port "VSS" 7 630 60 698 117 m1
port "VSS" 7 1558 60 1626 117 m1
port "VSS" 7 2497 60 2543 117 m1
port "VSS" 7 2885 60 2931 117 m1
port "VSS" 7 3333 60 3379 117 m1
port "VSS" 7 262 117 330 178 m1
port "VSS" 7 630 117 698 178 m1
port "VSS" 7 2497 117 2543 178 m1
port "VSS" 7 2885 117 2931 178 m1
port "VSS" 7 3333 117 3379 178 m1
port "VSS" 7 262 178 330 194 m1
port "VSS" 7 630 178 698 194 m1
port "VSS" 7 2497 178 2543 194 m1
port "VSS" 7 3333 178 3379 194 m1
port "VSS" 7 262 194 330 210 m1
port "VSS" 7 630 194 698 210 m1
port "VSS" 7 2497 194 2543 210 m1
port "VSS" 7 630 210 698 218 m1
port "VSS" 7 2497 210 2543 218 m1
port "VSS" 7 2497 218 2543 221 m1
port "D" 1 914 242 995 542 m1
port "CLK" 2 130 354 318 430 m1
port "VDD" 4 2525 527 2571 540 m1
port "VDD" 4 2873 527 2919 540 m1
port "VDD" 4 3333 527 3379 540 m1
port "VDD" 4 1526 540 1594 586 m1
port "VDD" 4 2525 540 2571 586 m1
port "VDD" 4 2873 540 2919 586 m1
port "VDD" 4 3333 540 3379 586 m1
port "VDD" 4 262 586 330 637 m1
port "VDD" 4 1526 586 1594 637 m1
port "VDD" 4 2525 586 2571 637 m1
port "VDD" 4 2873 586 2919 637 m1
port "VDD" 4 3333 586 3379 637 m1
port "VDD" 4 262 637 330 724 m1
port "VDD" 4 661 637 707 724 m1
port "VDD" 4 1526 637 1594 724 m1
port "VDD" 4 2525 637 2571 724 m1
port "VDD" 4 2873 637 2919 724 m1
port "VDD" 4 3333 637 3379 724 m1
port "VDD" 4 0 724 3472 844 m1
port "VNW" 5 10 734 110 834 nw
port "VPW" 6 10 -50 110 50 pw
node "a_2256_159#" 9 0 2256 159 mvndif 0 0 0 0 0 0 0 0 3456 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1328_159#" 9 0 1328 159 mvndif 0 0 0 0 0 0 0 0 3456 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_836_159#" 9 0 836 159 mvndif 0 0 0 0 0 0 0 0 3456 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Q" 27 59.8443 3066 466 m1 0 0 0 0 0 0 0 0 17056 536 25376 696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65824 1634 0 0 0 0 0 0 0 0
node "VSS" 163 1262.34 2497 218 m1 0 0 0 0 0 0 0 0 76080 2884 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 460458 8740 0 0 0 0 0 0 0 0
node "a_2296_527#" 9 0 2296 527 mvpdif 0 0 0 0 0 0 0 0 0 0 4032 256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1348_527#" 11 0 1348 527 mvpdif 0 0 0 0 0 0 0 0 0 0 3456 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_880_527#" 8 0 880 527 mvpdif 0 0 0 0 0 0 0 0 0 0 4320 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2304_115#" 204 897.199 2304 115 p 0 0 0 0 0 0 0 0 7040 336 14080 496 219208 4864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61517 2408 0 0 0 0 0 0 0 0
node "a_2011_527#" 82 373.034 2011 527 mvpdif 0 0 0 0 0 0 0 0 7488 352 13320 514 78696 1728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54096 2068 0 0 0 0 0 0 0 0
node "a_1004_159#" 91 293.092 1004 159 mvndif 0 0 0 0 0 0 0 0 16560 604 14976 560 64360 1506 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51888 2010 0 0 0 0 0 0 0 0
node "a_1376_115#" 71 283.585 1376 115 p 0 0 0 0 0 0 0 0 7488 352 14328 542 58900 1354 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46828 1764 0 0 0 0 0 0 0 0
node "D" 46 278.185 914 242 m1 0 0 0 0 0 0 0 0 0 0 0 0 60132 1426 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24300 762 0 0 0 0 0 0 0 0
node "a_448_472#" 148 605.448 448 472 mvpdif 0 0 0 0 0 0 0 0 7128 338 15224 522 100268 2732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159774 7026 0 0 0 0 0 0 0 0
node "CLK" 43 288.343 130 354 m1 0 0 0 0 0 0 0 0 0 0 0 0 61920 1406 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14288 528 0 0 0 0 0 0 0 0
node "VDD" 184 792.691 0 724 m1 0 0 0 0 0 0 0 0 0 0 118592 3628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 469724 9184 0 0 0 0 0 0 0 0
node "a_36_151#" 342 1052.16 36 151 mvndif 0 0 0 0 0 0 0 0 7128 338 15224 522 218660 6300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105091 4644 0 0 0 0 0 0 0 0
node "VNW" 7179 5643.95 10 734 nw 1881317 8374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VPW" 0 0 10 -50 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_2304_115#" "a_448_472#" 23.0745
cap "a_36_151#" "VNW" 961.572
cap "a_1004_159#" "a_2011_527#" 0.326508
cap "D" "a_448_472#" 242.978
cap "a_880_527#" "a_448_472#" 0.369227
cap "a_2011_527#" "a_2256_159#" 2.32094
cap "VNW" "Q" 27.852
cap "VDD" "a_448_472#" 682.409
cap "VSS" "a_2304_115#" 297.968
cap "a_1376_115#" "D" 4.71505
cap "VSS" "D" 3.48654
cap "a_1348_527#" "VDD" 2.45775
cap "a_1376_115#" "VDD" 19.7571
cap "VSS" "VDD" 20.9055
cap "a_36_151#" "CLK" 478.802
cap "a_36_151#" "a_2011_527#" 47.2161
cap "a_1348_527#" "a_448_472#" 0.1146
cap "a_1004_159#" "D" 206.518
cap "a_2304_115#" "a_2256_159#" 0.0651386
cap "a_1004_159#" "a_880_527#" 0.845206
cap "a_1376_115#" "a_448_472#" 1163.91
cap "VNW" "CLK" 133.279
cap "VSS" "a_448_472#" 896.548
cap "a_2011_527#" "Q" 0.842385
cap "a_1004_159#" "VDD" 160.542
cap "VNW" "a_2011_527#" 241.116
cap "a_836_159#" "a_448_472#" 3.93402
cap "VSS" "a_1376_115#" 143.676
cap "a_1004_159#" "a_448_472#" 839.895
cap "a_36_151#" "a_2304_115#" 38.7283
cap "a_2296_527#" "a_2011_527#" 2.77187
cap "a_36_151#" "D" 121.502
cap "a_2256_159#" "a_448_472#" 0.0205802
cap "a_1348_527#" "a_1004_159#" 2.74662
cap "a_36_151#" "a_880_527#" 3.83957
cap "a_2304_115#" "Q" 221.97
cap "a_1004_159#" "a_1376_115#" 107.446
cap "VNW" "a_2304_115#" 470.008
cap "a_1328_159#" "a_448_472#" 3.05858
cap "a_36_151#" "VDD" 1206.01
cap "VSS" "a_1004_159#" 13.8102
cap "VNW" "D" 179.001
cap "VSS" "a_2256_159#" 1.6987
cap "VDD" "Q" 182.961
cap "VNW" "VDD" 472.919
cap "a_1376_115#" "a_1328_159#" 0.344245
cap "a_1004_159#" "a_836_159#" 0.520576
cap "a_36_151#" "a_448_472#" 718.363
cap "VSS" "a_1328_159#" 1.4638
cap "a_36_151#" "a_1348_527#" 0.0601412
cap "VNW" "a_448_472#" 413.239
cap "a_36_151#" "a_1376_115#" 81.0903
cap "a_2296_527#" "VDD" 2.04489
cap "a_2304_115#" "a_2011_527#" 492.407
cap "a_36_151#" "VSS" 239.353
cap "VNW" "a_1376_115#" 166.159
cap "VSS" "Q" 307.04
cap "a_2296_527#" "a_448_472#" 0.145276
cap "VSS" "VNW" 12.8885
cap "CLK" "VDD" 20.306
cap "a_36_151#" "a_836_159#" 0.476319
cap "a_2011_527#" "VDD" 120.839
cap "a_36_151#" "a_1004_159#" 220.649
cap "CLK" "a_448_472#" 0.960956
cap "a_2011_527#" "a_448_472#" 416.346
cap "a_1004_159#" "VNW" 235.416
cap "a_2011_527#" "a_1376_115#" 21.1175
cap "a_880_527#" "D" 1.44359
cap "a_2304_115#" "VDD" 206.361
cap "VSS" "CLK" 21.9413
cap "VSS" "a_2011_527#" 107.248
cap "VDD" "D" 3.49214
cap "a_880_527#" "VDD" 0.0618186
device msubckt nfet_05v0 3184 68 3185 69 l=120 w=164 "VPW" "a_2304_115#" 240 0 "Q" 164 8528,268 "VSS" 164 14432,504
device msubckt nfet_05v0 2960 68 2961 69 l=120 w=164 "VPW" "a_2304_115#" 240 0 "VSS" 164 14432,504 "Q" 164 8528,268
device msubckt nfet_05v0 2572 151 2573 152 l=120 w=80 "VPW" "a_2011_527#" 240 0 "VSS" 80 5680,228 "a_2304_115#" 80 7040,336
device msubckt nfet_05v0 2304 159 2305 160 l=120 w=72 "VPW" "a_2304_115#" 240 0 "a_2256_159#" 72 1728,120 "VSS" 72 5680,228
device msubckt nfet_05v0 2136 159 2137 160 l=120 w=72 "VPW" "a_36_151#" 240 0 "a_2011_527#" 72 3744,176 "a_2256_159#" 72 1728,120
device msubckt nfet_05v0 1912 159 1913 160 l=120 w=72 "VPW" "a_448_472#" 240 0 "a_1376_115#" 72 3744,176 "a_2011_527#" 72 3744,176
device msubckt nfet_05v0 1688 159 1689 160 l=120 w=72 "VPW" "a_1004_159#" 240 0 "VSS" 72 10548,365 "a_1376_115#" 72 3744,176
device msubckt nfet_05v0 1376 159 1377 160 l=120 w=72 "VPW" "a_1376_115#" 240 0 "a_1328_159#" 72 1728,120 "VSS" 72 10548,365
device msubckt nfet_05v0 1208 159 1209 160 l=120 w=72 "VPW" "a_448_472#" 240 0 "a_1004_159#" 72 8280,302 "a_1328_159#" 72 1728,120
device msubckt nfet_05v0 884 159 885 160 l=120 w=72 "VPW" "D" 240 0 "a_836_159#" 72 1728,120 "a_1004_159#" 72 8280,302
device msubckt nfet_05v0 716 159 717 160 l=120 w=72 "VPW" "a_36_151#" 240 0 "VSS" 72 6336,320 "a_836_159#" 72 1728,120
device msubckt pfet_05v0 3152 472 3153 473 l=100 w=244 "VNW" "a_2304_115#" 200 0 "Q" 244 12688,348 "VDD" 244 34160,768
device msubckt pfet_05v0 2948 472 2949 473 l=100 w=244 "VNW" "a_2304_115#" 200 0 "VDD" 244 21472,664 "Q" 244 12688,348
device msubckt nfet_05v0 348 151 349 152 l=120 w=81 "VPW" "a_36_151#" 240 0 "VSS" 81 4212,185 "a_448_472#" 81 7128,338
device msubckt nfet_05v0 124 151 125 152 l=120 w=81 "VPW" "CLK" 240 0 "a_36_151#" 81 7128,338 "VSS" 81 4212,185
device msubckt pfet_05v0 2600 527 2601 528 l=100 w=160 "VNW" "a_2011_527#" 200 0 "VDD" 160 9200,308 "a_2304_115#" 160 14080,496
device msubckt pfet_05v0 2352 527 2353 528 l=100 w=72 "VNW" "a_2304_115#" 200 0 "a_2296_527#" 72 2016,128 "VDD" 72 9200,308
device msubckt pfet_05v0 2196 527 2197 528 l=100 w=72 "VNW" "a_448_472#" 200 0 "a_2011_527#" 72 6660,257 "a_2296_527#" 72 2016,128
device msubckt pfet_05v0 1911 527 1912 528 l=100 w=72 "VNW" "a_36_151#" 200 0 "a_1376_115#" 72 7164,271 "a_2011_527#" 72 6660,257
device msubckt pfet_05v0 1612 527 1613 528 l=100 w=72 "VNW" "a_1004_159#" 200 0 "VDD" 72 4176,188 "a_1376_115#" 72 7164,271
device msubckt pfet_05v0 1396 527 1397 528 l=100 w=72 "VNW" "a_1376_115#" 200 0 "a_1348_527#" 72 1728,120 "VDD" 72 4176,188
device msubckt pfet_05v0 1248 527 1249 528 l=100 w=72 "VNW" "a_36_151#" 200 0 "a_1004_159#" 72 7488,280 "a_1348_527#" 72 1728,120
device msubckt pfet_05v0 940 527 941 528 l=100 w=72 "VNW" "D" 200 0 "a_880_527#" 72 2160,132 "a_1004_159#" 72 7488,280
device msubckt pfet_05v0 780 527 781 528 l=100 w=72 "VNW" "a_448_472#" 200 0 "VDD" 72 18216,650 "a_880_527#" 72 2160,132
device msubckt pfet_05v0 348 472 349 473 l=100 w=173 "VNW" "a_36_151#" 200 0 "VDD" 173 8996,277 "a_448_472#" 173 15224,522
device msubckt pfet_05v0 144 472 145 473 l=100 w=173 "VNW" "CLK" 200 0 "a_36_151#" 173 15224,522 "VDD" 173 8996,277
