// Seed: 1371969172
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output supply0 id_3
);
  logic id_5;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5
);
  assign id_4 = id_1 & -1;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_10,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7,
    output uwire id_8
);
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
