#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Mar 18 09:27:25 2023
# Process ID: 3716
# Current directory: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19096 P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.xpr
# Log file: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/vivado.log
# Journal file: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2\vivado.jou
# Running On: DESKTOP-SM94CAU, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16480 MB
#-----------------------------------------------------------
start_gui
open_project P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.574 ; gain = 266.449
launch_runs synth_1 -jobs 10
[Sat Mar 18 09:27:45 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_div'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.645 ; gain = 12.555
add_bp {P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd} 86
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 50 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 150 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 250 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 350 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 450 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 550 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 650 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 750 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 850 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 950 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1050 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1150 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1250 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1350 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1450 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1550 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1650 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1750 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1850 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 1950 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2050 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2150 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2250 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2350 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2450 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2550 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2650 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
run 10 us
Stopped at time : 2750 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Stopped at time : 50 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
add_bp {P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd} 68
run 10 us
Stopped at time : 55 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 60 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 65 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 70 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 75 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 80 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 85 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 90 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 95 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 100 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 105 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 110 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 115 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 120 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 125 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 130 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 135 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 140 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 145 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 150 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" Line 68
run 10 us
Stopped at time : 150 ns : File "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" Line 86
remove_bps -file {P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd} -line 68
remove_bps -file {P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd} -line 86
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:34:18 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:38:31 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sim_1\new\tb_debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sources_1\new\debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sources_1\new\divider.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sim_1\new\tb_debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sources_1\new\debounce.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [P:\IUP\Projekty\Laby\IUP_Laby\DEBOUNCING_2\DEBOUNCING_2.srcs\sources_1\new\divider.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:40:39 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:48:44 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:50:37 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Mar 18 09:51:10 2023] Launched synth_1...
Run output will be captured here: P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_debounce'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_debounce' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_debounce_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.srcs/sim_1/new/tb_debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_debounce_behav xil_defaultlib.tb_debounce -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divider [\divider(clk_out=10000000)\]
Compiling architecture behavioral of entity xil_defaultlib.debounce [\debounce(btn_down_time=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_debounce
Built simulation snapshot tb_debounce_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_debounce_behav -key {Behavioral:sim_1:Functional:tb_debounce} -tclbatch {tb_debounce.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_debounce.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_debounce_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/IUP/Projekty/Laby/IUP_Laby/DEBOUNCING_2/DEBOUNCING_2.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 09:54:40 2023...
