Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul  7 17:02:39 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
DPIR-1     Warning           Asynchronous driver check         11          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ds18b20_dri_inst/clk_1us_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.700        0.000                      0                  180        0.119        0.000                      0                  180        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.700        0.000                      0                  180        0.119        0.000                      0                  180        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.174ns (29.549%)  route 2.799ns (70.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.617     5.219    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y109        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDCE (Prop_fdce_C_Q)         0.478     5.697 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.689     6.386    uart_send_b8_inst/uart_send_inst/clk_cnt[0]
    SLICE_X43Y109        LUT2 (Prop_lut2_I0_O)        0.295     6.681 r  uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.506     7.187    uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.311 f  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4/O
                         net (fo=1, routed)           0.466     7.777    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.901 r  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2/O
                         net (fo=10, routed)          0.512     8.413    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2_n_0
    SLICE_X43Y109        LUT3 (Prop_lut3_I0_O)        0.153     8.566 r  uart_send_b8_inst/uart_send_inst/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.626     9.192    uart_send_b8_inst/uart_send_inst/clk_cnt[1]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.919    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y109        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[1]/C
                         clock pessimism              0.278    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)       -0.270    14.892    uart_send_b8_inst/uart_send_inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.138ns (30.820%)  route 2.554ns (69.180%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.668     8.806    counter[23]_i_2_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.124     8.930 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.930    counter[22]_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDCE (Setup_fdce_C_D)        0.031    15.101    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.164ns (31.304%)  route 2.554ns (68.696%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 r  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 f  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 f  counter[23]_i_2/O
                         net (fo=25, routed)          0.668     8.806    counter[23]_i_2_n_0
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.150     8.956 r  uart_send_en_i_1__0/O
                         net (fo=1, routed)           0.000     8.956    uart_send_en_i_1__0_n_0
    SLICE_X40Y100        FDCE                                         r  uart_send_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  uart_send_en_reg/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDCE (Setup_fdce_C_D)        0.075    15.145    uart_send_en_reg
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.138ns (30.543%)  route 2.588ns (69.457%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.702     8.840    counter[23]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.964 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.964    counter[1]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.518    14.941    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.029    15.193    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.138ns (30.567%)  route 2.585ns (69.433%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.699     8.837    counter[23]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.961 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.961    counter[2]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.518    14.941    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.031    15.195    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.138ns (30.739%)  route 2.564ns (69.261%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.678     8.816    counter[23]_i_2_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.940 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.940    counter[19]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.519    14.942    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y99         FDCE (Setup_fdce_C_D)        0.031    15.196    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.138ns (30.776%)  route 2.560ns (69.224%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.674     8.811    counter[23]_i_2_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.935 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.935    counter[20]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.519    14.942    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y99         FDCE (Setup_fdce_C_D)        0.032    15.197    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.138ns (30.802%)  route 2.557ns (69.198%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.670     8.808    counter[23]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.932 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.932    counter[3]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.518    14.941    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.031    15.195    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.138ns (30.841%)  route 2.552ns (69.159%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  counter_reg[6]/Q
                         net (fo=2, routed)           1.022     6.778    counter[6]
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.902 f  counter[23]_i_6/O
                         net (fo=1, routed)           0.280     7.181    counter[23]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.305 r  counter[23]_i_5/O
                         net (fo=1, routed)           0.305     7.610    counter[23]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.734 r  counter[23]_i_4/O
                         net (fo=1, routed)           0.280     8.014    counter[23]_i_4_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  counter[23]_i_2/O
                         net (fo=25, routed)          0.666     8.804    counter[23]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     8.928 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.928    counter[4]_i_1_n_0
    SLICE_X40Y95         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.518    14.941    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.032    15.196    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 2.095ns (59.450%)  route 1.429ns (40.550%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.398    counter[0]
    SLICE_X41Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.978 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[4]_i_2_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[12]_i_2_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[16]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.435    counter_reg[20]_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  counter_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.786     8.460    counter0[23]
    SLICE_X40Y100        LUT5 (Prop_lut5_I4_O)        0.302     8.762 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.762    counter[23]_i_1_n_0
    SLICE_X40Y100        FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.503    14.925    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDCE (Setup_fdce_C_D)        0.031    15.101    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.061%)  route 0.303ns (61.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  counter_reg[22]/Q
                         net (fo=26, routed)          0.303     1.926    counter[22]
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.971 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.971    counter[20]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.092     1.852    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.840%)  route 0.306ns (62.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  counter_reg[22]/Q
                         net (fo=26, routed)          0.306     1.929    counter[22]
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.974    counter[19]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.092     1.852    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ds18b20_dri_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds18b20_dri_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.565     1.484    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ds18b20_dri_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.098     1.724    ds18b20_dri_inst/cnt_reg[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  ds18b20_dri_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    ds18b20_dri_inst/p_0_in[3]
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[3]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.618    ds18b20_dri_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ds18b20_dri_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds18b20_dri_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.565     1.484    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  ds18b20_dri_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           0.100     1.725    ds18b20_dri_inst/cnt_reg[5]
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  ds18b20_dri_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    ds18b20_dri_inst/p_0_in[4]
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[4]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.618    ds18b20_dri_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.478    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/Q
                         net (fo=9, routed)           0.121     1.741    uart_send_b8_inst/uart_send_inst/uart_en_d1
    SLICE_X42Y112        LUT3 (Prop_lut3_I1_O)        0.048     1.789 r  uart_send_b8_inst/uart_send_inst/tx_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    uart_send_b8_inst/uart_send_inst/tx_data[4]_i_1__0_n_0
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.993    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X42Y112        FDCE (Hold_fdce_C_D)         0.131     1.622    uart_send_b8_inst/uart_send_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.621%)  route 0.351ns (65.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  counter_reg[22]/Q
                         net (fo=26, routed)          0.351     1.975    counter[22]
    SLICE_X40Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.020 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.020    counter[17]_i_1_n_0
    SLICE_X40Y99         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  counter_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.091     1.851    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.478    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/Q
                         net (fo=9, routed)           0.125     1.745    uart_send_b8_inst/uart_send_inst/uart_en_d1
    SLICE_X42Y112        LUT3 (Prop_lut3_I1_O)        0.048     1.793 r  uart_send_b8_inst/uart_send_inst/tx_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    uart_send_b8_inst/uart_send_inst/tx_data[6]_i_1__0_n_0
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.993    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X42Y112        FDCE (Hold_fdce_C_D)         0.131     1.622    uart_send_b8_inst/uart_send_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.279%)  route 0.357ns (65.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.563     1.482    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 f  counter_reg[22]/Q
                         net (fo=26, routed)          0.357     1.980    counter[22]
    SLICE_X40Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.025    counter[16]_i_1_n_0
    SLICE_X40Y98         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.841     2.006    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y98         FDCE                                         r  counter_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y98         FDCE (Hold_fdce_C_D)         0.092     1.852    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.478    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/Q
                         net (fo=9, routed)           0.121     1.741    uart_send_b8_inst/uart_send_inst/uart_en_d1
    SLICE_X42Y112        LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  uart_send_b8_inst/uart_send_inst/tx_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    uart_send_b8_inst/uart_send_inst/tx_data[3]_i_1__0_n_0
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.993    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X42Y112        FDCE (Hold_fdce_C_D)         0.120     1.611    uart_send_b8_inst/uart_send_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.478    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  uart_send_b8_inst/uart_send_inst/uart_en_d1_reg/Q
                         net (fo=9, routed)           0.125     1.745    uart_send_b8_inst/uart_send_inst/uart_en_d1
    SLICE_X42Y112        LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  uart_send_b8_inst/uart_send_inst/tx_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    uart_send_b8_inst/uart_send_inst/tx_data[5]_i_1__0_n_0
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     1.993    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X42Y112        FDCE (Hold_fdce_C_D)         0.121     1.612    uart_send_b8_inst/uart_send_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y96    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y98    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y98    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y99    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.239ns  (logic 9.890ns (48.865%)  route 10.349ns (51.135%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.493    19.872    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y110        LUT5 (Prop_lut5_I1_O)        0.367    20.239 r  ds18b20_dri_inst/temp_data[13]_i_1/O
                         net (fo=1, routed)           0.000    20.239    ds18b20_dri_inst/temp_data[13]_i_1_n_0
    SLICE_X55Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.237ns  (logic 9.890ns (48.870%)  route 10.347ns (51.130%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.491    19.870    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y110        LUT5 (Prop_lut5_I1_O)        0.367    20.237 r  ds18b20_dri_inst/temp_data[12]_i_1/O
                         net (fo=1, routed)           0.000    20.237    ds18b20_dri_inst/temp_data[12]_i_1_n_0
    SLICE_X55Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.088ns  (logic 9.890ns (49.232%)  route 10.198ns (50.768%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.342    19.721    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.367    20.088 r  ds18b20_dri_inst/temp_data[10]_i_1/O
                         net (fo=1, routed)           0.000    20.088    ds18b20_dri_inst/temp_data[10]_i_1_n_0
    SLICE_X55Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.763ns  (logic 9.890ns (50.042%)  route 9.873ns (49.958%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.017    19.396    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y108        LUT5 (Prop_lut5_I1_O)        0.367    19.763 r  ds18b20_dri_inst/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000    19.763    ds18b20_dri_inst/temp_data[6]_i_1_n_0
    SLICE_X55Y108        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.753ns  (logic 9.890ns (50.067%)  route 9.863ns (49.933%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.007    19.386    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.367    19.753 r  ds18b20_dri_inst/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000    19.753    ds18b20_dri_inst/temp_data[11]_i_1_n_0
    SLICE_X55Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.750ns  (logic 9.890ns (50.075%)  route 9.860ns (49.925%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.004    19.383    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y108        LUT5 (Prop_lut5_I1_O)        0.367    19.750 r  ds18b20_dri_inst/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000    19.750    ds18b20_dri_inst/temp_data[7]_i_1_n_0
    SLICE_X55Y108        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.686ns  (logic 9.890ns (50.238%)  route 9.796ns (49.762%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.940    19.319    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.367    19.686 r  ds18b20_dri_inst/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000    19.686    ds18b20_dri_inst/temp_data[8]_i_1_n_0
    SLICE_X55Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.685ns  (logic 9.890ns (50.240%)  route 9.795ns (49.760%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.939    19.318    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.367    19.685 r  ds18b20_dri_inst/temp_data[9]_i_1/O
                         net (fo=1, routed)           0.000    19.685    ds18b20_dri_inst/temp_data[9]_i_1_n_0
    SLICE_X55Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.530ns  (logic 9.890ns (50.639%)  route 9.640ns (49.361%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.784    19.163    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y108        LUT5 (Prop_lut5_I1_O)        0.367    19.530 r  ds18b20_dri_inst/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000    19.530    ds18b20_dri_inst/temp_data[4]_i_1_n_0
    SLICE_X55Y108        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.382ns  (logic 9.890ns (51.027%)  route 9.492ns (48.973%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.568     1.086    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841     4.927 r  ds18b20_dri_inst/data20/P[1]
                         net (fo=14, routed)          1.645     6.572    ds18b20_dri_inst/data20_n_104
    SLICE_X55Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.696 r  ds18b20_dri_inst/temp_data[0]_i_71/O
                         net (fo=1, routed)           0.843     7.540    ds18b20_dri_inst/temp_data[0]_i_71_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.066 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.066    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.180    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.294    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.607 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[3]
                         net (fo=3, routed)           1.346     9.953    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_4
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.306    10.259 r  ds18b20_dri_inst/temp_data[4]_i_16/O
                         net (fo=2, routed)           0.816    11.075    ds18b20_dri_inst/temp_data[4]_i_16_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.154    11.229 r  ds18b20_dri_inst/temp_data[4]_i_6/O
                         net (fo=2, routed)           0.666    11.895    ds18b20_dri_inst/temp_data[4]_i_6_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.327    12.222 r  ds18b20_dri_inst/temp_data[4]_i_10/O
                         net (fo=1, routed)           0.000    12.222    ds18b20_dri_inst/temp_data[4]_i_10_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.754 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.088 f  ds18b20_dri_inst/temp_data_reg[8]_i_2/O[1]
                         net (fo=11, routed)          1.348    14.437    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_6
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.329    14.766 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.636    15.401    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.988    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.322 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.987    17.309    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X54Y104        LUT4 (Prop_lut4_I1_O)        0.303    17.612 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.612    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.125 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.125    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.636    19.015    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y107        LUT5 (Prop_lut5_I1_O)        0.367    19.382 r  ds18b20_dri_inst/temp_data[0]_i_1/O
                         net (fo=1, routed)           0.000    19.382    ds18b20_dri_inst/temp_data[0]_i_1_n_0
    SLICE_X55Y107        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[0]/C
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    ds18b20_dri_inst/rd_data[0]
    SLICE_X56Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[3]/C
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    ds18b20_dri_inst/rd_data[3]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[4]/C
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    ds18b20_dri_inst/rd_data[4]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[5]/C
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[5]/Q
                         net (fo=2, routed)           0.122     0.263    ds18b20_dri_inst/rd_data[5]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[15]/C
    SLICE_X58Y103        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ds18b20_dri_inst/rd_data_reg[15]/Q
                         net (fo=2, routed)           0.116     0.264    ds18b20_dri_inst/rd_data[15]
    SLICE_X58Y103        FDCE                                         r  ds18b20_dri_inst/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.322%)  route 0.130ns (46.678%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[9]/C
    SLICE_X58Y103        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ds18b20_dri_inst/rd_data_reg[9]/Q
                         net (fo=2, routed)           0.130     0.278    ds18b20_dri_inst/rd_data[9]
    SLICE_X59Y103        FDRE                                         r  ds18b20_dri_inst/org_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.026%)  route 0.131ns (46.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[8]/C
    SLICE_X58Y103        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ds18b20_dri_inst/rd_data_reg[8]/Q
                         net (fo=2, routed)           0.131     0.279    ds18b20_dri_inst/rd_data[8]
    SLICE_X59Y102        FDCE                                         r  ds18b20_dri_inst/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[10]/C
    SLICE_X58Y103        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[10]/Q
                         net (fo=2, routed)           0.119     0.283    ds18b20_dri_inst/rd_data[10]
    SLICE_X58Y103        FDCE                                         r  ds18b20_dri_inst/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[1]/C
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[1]/Q
                         net (fo=2, routed)           0.150     0.291    ds18b20_dri_inst/rd_data[1]
    SLICE_X56Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/cmd_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/cmd_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  ds18b20_dri_inst/cmd_cnt_reg[0]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/cmd_cnt_reg[0]/Q
                         net (fo=6, routed)           0.109     0.250    ds18b20_dri_inst/cmd_cnt_reg_n_0_[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  ds18b20_dri_inst/cmd_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    ds18b20_dri_inst/cmd_cnt[2]_i_1_n_0
    SLICE_X53Y92         FDCE                                         r  ds18b20_dri_inst/cmd_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 4.146ns (48.252%)  route 4.447ns (51.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.619     5.221    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.419     5.640 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           4.447    10.087    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    13.815 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.815    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.033ns (47.689%)  route 4.424ns (52.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.619     5.221    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           4.424    10.101    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.678 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.678    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.030ns (48.159%)  route 4.339ns (51.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y111        FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_fdse_C_Q)         0.456     5.681 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           4.339    10.020    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.594 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.594    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.009ns (49.663%)  route 4.064ns (50.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y111        FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDSE (Prop_fdse_C_Q)         0.456     5.681 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           4.064     9.745    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.299 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.299    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 3.990ns (51.694%)  route 3.728ns (48.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.619     5.221    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           3.728     9.405    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.939 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.939    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 4.153ns (54.343%)  route 3.489ns (45.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.619     5.221    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.419     5.640 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.489     9.129    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.734    12.863 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.863    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 4.008ns (52.915%)  route 3.566ns (47.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y111        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDSE (Prop_fdse_C_Q)         0.456     5.681 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           3.566     9.247    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.799 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.799    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.516ns  (logic 3.974ns (52.865%)  route 3.543ns (47.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.222    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y111        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDSE (Prop_fdse_C_Q)         0.456     5.678 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.543     9.221    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.739 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.739    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 3.986ns (54.138%)  route 3.377ns (45.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.616     5.218    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y111        FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           3.377     9.051    JD_IBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         3.530    12.582 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.582    JD[2]
    H1                                                                r  JD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.006ns (55.862%)  route 3.165ns (44.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y111        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDSE (Prop_fdse_C_Q)         0.456     5.681 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           3.165     8.846    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.396 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.396    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.377ns (66.517%)  route 0.693ns (33.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.483    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y111        FDSE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_fdse_C_Q)         0.141     1.624 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.693     2.318    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.554 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.554    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.377ns (65.223%)  route 0.734ns (34.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.483    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y111        FDSE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_fdse_C_Q)         0.141     1.624 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           0.734     2.359    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.595 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.595    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.433ns (67.397%)  route 0.693ns (32.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.481    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           0.693     2.303    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.305     3.608 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.394ns (65.084%)  route 0.748ns (34.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.483    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y111        FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE (Prop_fdse_C_Q)         0.141     1.624 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           0.748     2.372    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.625 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.625    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.335ns (61.573%)  route 0.833ns (38.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.481    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.833     2.456    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.650 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.650    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.379ns (58.212%)  route 0.990ns (41.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.481    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.990     2.612    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.851 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.851    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.392ns (57.463%)  route 1.030ns (42.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.483    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y111        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDSE (Prop_fdse_C_Q)         0.141     1.624 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           1.030     2.655    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.905 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.905    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.372ns (53.746%)  route 1.181ns (46.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.560     1.479    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y111        FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           1.181     2.801    JD_IBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.231     4.033 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.033    JD[2]
    H1                                                                r  JD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.393ns (54.039%)  route 1.185ns (45.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.483    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y111        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDSE (Prop_fdse_C_Q)         0.141     1.624 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           1.185     2.809    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.062 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.062    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.442ns (55.789%)  route 1.143ns (44.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.562     1.481    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           1.143     2.752    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.314     4.067 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.067    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.221ns  (logic 6.990ns (17.822%)  route 32.231ns (82.178%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=12 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           0.820    32.527    ds18b20_dri_inst/tx_data[3]_i_51
    SLICE_X31Y120        LUT6 (Prop_lut6_I1_O)        0.332    32.859 r  ds18b20_dri_inst/number_display[3]_i_70/O
                         net (fo=6, routed)           1.313    34.173    ds18b20_dri_inst/number_display[3]_i_70_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I0_O)        0.124    34.297 r  ds18b20_dri_inst/tx_data[3]_i_16/O
                         net (fo=3, routed)           0.990    35.287    ds18b20_dri_inst/number_display[3]_i_107_0[5]
    SLICE_X36Y116        LUT5 (Prop_lut5_I0_O)        0.152    35.439 r  ds18b20_dri_inst/number_display[3]_i_35/O
                         net (fo=4, routed)           0.959    36.398    ds18b20_dri_inst/number_display[3]_i_35_n_0
    SLICE_X36Y115        LUT3 (Prop_lut3_I1_O)        0.354    36.752 r  ds18b20_dri_inst/number_display[3]_i_13/O
                         net (fo=3, routed)           0.983    37.734    ds18b20_dri_inst/number_display[3]_i_28_0[6]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.332    38.066 r  ds18b20_dri_inst/tx_data[4]_i_2/O
                         net (fo=1, routed)           1.030    39.097    ds18b20_dri_inst/tx_data[4]_i_2_n_0
    SLICE_X42Y114        LUT5 (Prop_lut5_I0_O)        0.124    39.221 r  ds18b20_dri_inst/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    39.221    uart_send_b8_inst/D[4]
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[4]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.162ns  (logic 6.988ns (17.844%)  route 32.174ns (82.156%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=3 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           0.816    32.523    LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_57_3
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.332    32.855 r  LELBC_Test_encrypt_inst/ltr14/tx_data[3]_i_12/O
                         net (fo=12, routed)          1.334    34.189    ds18b20_dri_inst/tx_data[3]_i_19[21]
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.124    34.313 r  ds18b20_dri_inst/number_display[3]_i_73/O
                         net (fo=3, routed)           0.928    35.240    ds18b20_dri_inst/number_display[3]_i_107_0[7]
    SLICE_X39Y118        LUT5 (Prop_lut5_I3_O)        0.124    35.364 r  ds18b20_dri_inst/number_display[2]_i_41/O
                         net (fo=3, routed)           0.966    36.331    ds18b20_dri_inst/number_display[2]_i_41_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I1_O)        0.152    36.483 f  ds18b20_dri_inst/number_display[1]_i_8/O
                         net (fo=3, routed)           1.205    37.688    led_inst/number_display_reg[1]_0[7]
    SLICE_X41Y113        LUT5 (Prop_lut5_I0_O)        0.358    38.046 r  led_inst/number_display[1]_i_3/O
                         net (fo=1, routed)           0.791    38.836    led_inst/number_display[1]_i_3_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I1_O)        0.326    39.162 r  led_inst/number_display[1]_i_1/O
                         net (fo=1, routed)           0.000    39.162    led_inst/number_display[1]_i_1_n_0
    SLICE_X40Y115        FDRE                                         r  led_inst/number_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.496     4.918    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y115        FDRE                                         r  led_inst/number_display_reg[1]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.137ns  (logic 6.521ns (16.662%)  route 32.616ns (83.338%))
  Logic Levels:           29  (FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=10 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.383    30.181    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I5_O)        0.332    30.513 r  ds18b20_dri_inst/tx_data[3]_i_41/O
                         net (fo=6, routed)           1.143    31.656    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[6]
    SLICE_X33Y121        LUT6 (Prop_lut6_I1_O)        0.124    31.780 r  ds18b20_dri_inst/tx_data[7]_i_71/O
                         net (fo=2, routed)           0.824    32.603    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr14/temp2[27]
    SLICE_X33Y119        LUT6 (Prop_lut6_I4_O)        0.124    32.727 r  ds18b20_dri_inst/tx_data[7]_i_42/O
                         net (fo=3, routed)           1.251    33.979    ds18b20_dri_inst/tx_data[7]_i_42_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I0_O)        0.124    34.103 r  ds18b20_dri_inst/tx_data[7]_i_24/O
                         net (fo=3, routed)           1.114    35.217    ds18b20_dri_inst/number_display[3]_i_67_0[3]
    SLICE_X39Y119        LUT5 (Prop_lut5_I0_O)        0.124    35.341 r  ds18b20_dri_inst/number_display[3]_i_18/O
                         net (fo=4, routed)           1.019    36.360    ds18b20_dri_inst/number_display[3]_i_18_n_0
    SLICE_X41Y115        LUT4 (Prop_lut4_I3_O)        0.152    36.512 r  ds18b20_dri_inst/number_display[2]_i_15/O
                         net (fo=3, routed)           1.000    37.512    led_inst/number_display_reg[1]_1[2]
    SLICE_X40Y113        LUT5 (Prop_lut5_I4_O)        0.354    37.866 r  led_inst/number_display[2]_i_4/O
                         net (fo=1, routed)           0.945    38.811    led_inst/number_display[2]_i_4_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I3_O)        0.326    39.137 r  led_inst/number_display[2]_i_1/O
                         net (fo=1, routed)           0.000    39.137    led_inst/number_display[2]_i_1_n_0
    SLICE_X39Y115        FDRE                                         r  led_inst/number_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.496     4.918    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y115        FDRE                                         r  led_inst/number_display_reg[2]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.110ns  (logic 6.300ns (16.108%)  route 32.810ns (83.892%))
  Logic Levels:           29  (FDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=12 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           1.111    24.763    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X32Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.887 r  ds18b20_dri_inst/number_display[2]_i_228/O
                         net (fo=3, routed)           1.093    25.979    ds18b20_dri_inst/number_display[2]_i_249_0[2]
    SLICE_X33Y129        LUT5 (Prop_lut5_I1_O)        0.124    26.103 r  ds18b20_dri_inst/tx_data[3]_i_62/O
                         net (fo=6, routed)           1.183    27.286    ds18b20_dri_inst/number_display[2]_i_225
    SLICE_X28Y128        LUT4 (Prop_lut4_I3_O)        0.152    27.438 r  ds18b20_dri_inst/tx_data[3]_i_68/O
                         net (fo=1, routed)           0.791    28.229    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x12[41]
    SLICE_X31Y127        LUT6 (Prop_lut6_I0_O)        0.332    28.561 r  ds18b20_dri_inst/tx_data[3]_i_47/O
                         net (fo=8, routed)           1.276    29.837    ds18b20_dri_inst/tx_data[3]_i_47_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I4_O)        0.124    29.961 r  ds18b20_dri_inst/tx_data[3]_i_39/O
                         net (fo=5, routed)           0.831    30.792    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[4]
    SLICE_X30Y121        LUT2 (Prop_lut2_I1_O)        0.124    30.916 r  ds18b20_dri_inst/number_display[3]_i_93/O
                         net (fo=9, routed)           1.407    32.323    LELBC_Test_encrypt_inst/ltr14/number_display[2]_i_72_0
    SLICE_X31Y120        LUT5 (Prop_lut5_I1_O)        0.124    32.447 r  LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_52/O
                         net (fo=11, routed)          1.795    34.242    ds18b20_dri_inst/tx_data[3]_i_19[7]
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124    34.366 r  ds18b20_dri_inst/number_display[2]_i_37/O
                         net (fo=3, routed)           1.027    35.394    ds18b20_dri_inst/number_display[3]_i_107_0[4]
    SLICE_X36Y118        LUT6 (Prop_lut6_I4_O)        0.124    35.518 r  ds18b20_dri_inst/number_display[2]_i_13/O
                         net (fo=4, routed)           0.789    36.307    ds18b20_dri_inst/number_display[2]_i_13_n_0
    SLICE_X40Y118        LUT4 (Prop_lut4_I2_O)        0.152    36.459 r  ds18b20_dri_inst/number_display[3]_i_10/O
                         net (fo=3, routed)           1.013    37.472    ds18b20_dri_inst/number_display[2]_i_13_0[0]
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.332    37.804 r  ds18b20_dri_inst/tx_data[0]_i_3/O
                         net (fo=1, routed)           1.182    38.986    ds18b20_dri_inst/tx_data[0]_i_3_n_0
    SLICE_X43Y114        LUT5 (Prop_lut5_I2_O)        0.124    39.110 r  ds18b20_dri_inst/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    39.110    uart_send_b8_inst/D[0]
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[0]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.086ns  (logic 6.754ns (17.280%)  route 32.332ns (82.720%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=3 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           0.820    32.527    ds18b20_dri_inst/tx_data[3]_i_51
    SLICE_X31Y120        LUT6 (Prop_lut6_I1_O)        0.332    32.859 r  ds18b20_dri_inst/number_display[3]_i_70/O
                         net (fo=6, routed)           1.313    34.173    ds18b20_dri_inst/number_display[3]_i_70_n_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I0_O)        0.124    34.297 r  ds18b20_dri_inst/tx_data[3]_i_16/O
                         net (fo=3, routed)           0.990    35.287    ds18b20_dri_inst/number_display[3]_i_107_0[5]
    SLICE_X36Y116        LUT5 (Prop_lut5_I0_O)        0.152    35.439 r  ds18b20_dri_inst/number_display[3]_i_35/O
                         net (fo=4, routed)           0.959    36.398    ds18b20_dri_inst/number_display[3]_i_35_n_0
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.326    36.724 r  ds18b20_dri_inst/number_display[1]_i_12/O
                         net (fo=3, routed)           1.018    37.742    ds18b20_dri_inst/number_display[2]_i_13_0[17]
    SLICE_X38Y115        LUT5 (Prop_lut5_I1_O)        0.124    37.866 r  ds18b20_dri_inst/tx_data[2]_i_2/O
                         net (fo=1, routed)           1.096    38.962    ds18b20_dri_inst/tx_data[2]_i_2_n_0
    SLICE_X42Y114        LUT5 (Prop_lut5_I0_O)        0.124    39.086 r  ds18b20_dri_inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    39.086    uart_send_b8_inst/D[2]
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[2]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.873ns  (logic 7.212ns (18.553%)  route 31.661ns (81.447%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=13 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           1.136    32.843    LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_57_3
    SLICE_X32Y119        LUT5 (Prop_lut5_I2_O)        0.332    33.175 r  LELBC_Test_encrypt_inst/ltr14/tx_data[3]_i_13/O
                         net (fo=7, routed)           0.957    34.131    ds18b20_dri_inst/tx_data[3]_i_19[22]
    SLICE_X35Y117        LUT4 (Prop_lut4_I1_O)        0.152    34.283 r  ds18b20_dri_inst/tx_data[3]_i_11/O
                         net (fo=2, routed)           0.807    35.090    ds18b20_dri_inst/tx_data[3]_i_12_0
    SLICE_X38Y117        LUT5 (Prop_lut5_I4_O)        0.350    35.440 f  ds18b20_dri_inst/number_display[3]_i_29/O
                         net (fo=4, routed)           0.843    36.283    ds18b20_dri_inst/number_display[3]_i_29_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I2_O)        0.354    36.637 r  ds18b20_dri_inst/number_display[2]_i_8/O
                         net (fo=3, routed)           0.834    37.471    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr16/temp2[28]
    SLICE_X42Y116        LUT5 (Prop_lut5_I4_O)        0.328    37.799 r  ds18b20_dri_inst/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.950    38.749    ds18b20_dri_inst/tx_data[3]_i_3_n_0
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.124    38.873 r  ds18b20_dri_inst/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    38.873    uart_send_b8_inst/D[3]
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[3]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.838ns  (logic 7.234ns (18.626%)  route 31.604ns (81.374%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=12 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           1.136    32.843    LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_57_3
    SLICE_X32Y119        LUT5 (Prop_lut5_I2_O)        0.332    33.175 r  LELBC_Test_encrypt_inst/ltr14/tx_data[3]_i_13/O
                         net (fo=7, routed)           0.957    34.131    ds18b20_dri_inst/tx_data[3]_i_19[22]
    SLICE_X35Y117        LUT4 (Prop_lut4_I1_O)        0.152    34.283 r  ds18b20_dri_inst/tx_data[3]_i_11/O
                         net (fo=2, routed)           0.807    35.090    ds18b20_dri_inst/tx_data[3]_i_12_0
    SLICE_X38Y117        LUT5 (Prop_lut5_I4_O)        0.350    35.440 r  ds18b20_dri_inst/number_display[3]_i_29/O
                         net (fo=4, routed)           0.833    36.273    ds18b20_dri_inst/number_display[3]_i_29_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I2_O)        0.356    36.629 r  ds18b20_dri_inst/number_display[1]_i_11/O
                         net (fo=3, routed)           1.017    37.646    ds18b20_dri_inst/number_display[3]_i_28_0[8]
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.348    37.994 r  ds18b20_dri_inst/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.720    38.714    ds18b20_dri_inst/tx_data[5]_i_4_n_0
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.124    38.838 r  ds18b20_dri_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    38.838    uart_send_b8_inst/D[5]
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[5]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_send_b8_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.793ns  (logic 6.754ns (17.410%)  route 32.039ns (82.590%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=3 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           0.816    32.523    LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_57_3
    SLICE_X32Y120        LUT5 (Prop_lut5_I4_O)        0.332    32.855 r  LELBC_Test_encrypt_inst/ltr14/tx_data[3]_i_12/O
                         net (fo=12, routed)          1.334    34.189    ds18b20_dri_inst/tx_data[3]_i_19[21]
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.124    34.313 r  ds18b20_dri_inst/number_display[3]_i_73/O
                         net (fo=3, routed)           0.928    35.240    ds18b20_dri_inst/number_display[3]_i_107_0[7]
    SLICE_X39Y118        LUT5 (Prop_lut5_I3_O)        0.124    35.364 f  ds18b20_dri_inst/number_display[2]_i_41/O
                         net (fo=3, routed)           0.964    36.329    ds18b20_dri_inst/number_display[2]_i_41_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.152    36.481 r  ds18b20_dri_inst/number_display[2]_i_16/O
                         net (fo=3, routed)           1.282    37.763    ds18b20_dri_inst/number_display[3]_i_28_0[1]
    SLICE_X39Y114        LUT6 (Prop_lut6_I5_O)        0.326    38.089 r  ds18b20_dri_inst/tx_data[6]_i_4/O
                         net (fo=1, routed)           0.580    38.669    ds18b20_dri_inst/tx_data[6]_i_4_n_0
    SLICE_X43Y114        LUT5 (Prop_lut5_I4_O)        0.124    38.793 r  ds18b20_dri_inst/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    38.793    uart_send_b8_inst/D[6]
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.494     4.916    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y114        FDCE                                         r  uart_send_b8_inst/tx_data_reg[6]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.780ns  (logic 7.468ns (19.257%)  route 31.312ns (80.743%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=2 LUT4=7 LUT5=12 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           0.861    23.011    ds18b20_dri_inst/number_display[2]_i_428_0
    SLICE_X33Y133        LUT4 (Prop_lut4_I2_O)        0.383    23.394 r  ds18b20_dri_inst/number_display[2]_i_318/O
                         net (fo=2, routed)           0.983    24.377    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr10/temp2[30]
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.352    24.729 r  ds18b20_dri_inst/number_display[2]_i_222/O
                         net (fo=12, routed)          1.148    25.877    ds18b20_dri_inst/number_display[2]_i_319
    SLICE_X33Y128        LUT5 (Prop_lut5_I2_O)        0.360    26.237 f  ds18b20_dri_inst/tx_data[3]_i_65/O
                         net (fo=6, routed)           1.119    27.356    ds18b20_dri_inst/number_display[2]_i_243_0
    SLICE_X30Y127        LUT3 (Prop_lut3_I2_O)        0.352    27.708 r  ds18b20_dri_inst/number_display[2]_i_155/O
                         net (fo=1, routed)           0.819    28.527    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr12/temp2[15]
    SLICE_X28Y127        LUT6 (Prop_lut6_I0_O)        0.328    28.855 f  ds18b20_dri_inst/number_display[2]_i_85/O
                         net (fo=6, routed)           1.017    29.873    ds18b20_dri_inst/number_display[2]_i_154
    SLICE_X30Y124        LUT4 (Prop_lut4_I1_O)        0.148    30.021 r  ds18b20_dri_inst/tx_data[7]_i_53/O
                         net (fo=2, routed)           0.810    30.830    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr13/temp2[17]
    SLICE_X31Y123        LUT2 (Prop_lut2_I0_O)        0.328    31.158 r  ds18b20_dri_inst/tx_data[7]_i_33/O
                         net (fo=8, routed)           1.610    32.768    LELBC_Test_encrypt_inst/ltr14/number_display[2]_i_24_1
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.124    32.892 r  LELBC_Test_encrypt_inst/ltr14/tx_data[7]_i_20/O
                         net (fo=8, routed)           1.014    33.906    ds18b20_dri_inst/tx_data[3]_i_19[14]
    SLICE_X38Y119        LUT5 (Prop_lut5_I4_O)        0.124    34.030 r  ds18b20_dri_inst/number_display[2]_i_24/O
                         net (fo=8, routed)           1.006    35.036    ds18b20_dri_inst/tx_data[7]_i_20
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.152    35.188 r  ds18b20_dri_inst/number_display[3]_i_32/O
                         net (fo=4, routed)           0.993    36.181    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr15/temp2[10]
    SLICE_X42Y117        LUT4 (Prop_lut4_I2_O)        0.360    36.541 f  ds18b20_dri_inst/number_display[3]_i_12/O
                         net (fo=3, routed)           0.974    37.515    led_inst/number_display_reg[1]_0[15]
    SLICE_X39Y114        LUT5 (Prop_lut5_I0_O)        0.348    37.863 r  led_inst/number_display[3]_i_5/O
                         net (fo=1, routed)           0.793    38.656    led_inst/number_display[3]_i_5_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    38.780 r  led_inst/number_display[3]_i_1/O
                         net (fo=1, routed)           0.000    38.780    led_inst/number_display[3]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  led_inst/number_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497     4.919    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y114        FDRE                                         r  led_inst/number_display_reg[3]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.706ns  (logic 6.982ns (18.039%)  route 31.724ns (81.961%))
  Logic Levels:           29  (FDCE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=13 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=22, routed)          1.417     1.873    ds18b20_dri_inst/Q[2]
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124     1.997 r  ds18b20_dri_inst/number_display[2]_i_1195/O
                         net (fo=18, routed)          1.989     3.987    LELBC_Test_encrypt_inst/ltr2/temp2[0]
    SLICE_X56Y117        LUT5 (Prop_lut5_I0_O)        0.146     4.133 r  LELBC_Test_encrypt_inst/ltr2/number_display[2]_i_1124/O
                         net (fo=10, routed)          0.989     5.122    LELBC_Test_encrypt_inst/ltr3/x2[1]
    SLICE_X55Y118        LUT5 (Prop_lut5_I1_O)        0.328     5.450 r  LELBC_Test_encrypt_inst/ltr3/number_display[2]_i_1069/O
                         net (fo=7, routed)           1.061     6.511    ds18b20_dri_inst/x3[6]
    SLICE_X49Y117        LUT4 (Prop_lut4_I3_O)        0.124     6.635 f  ds18b20_dri_inst/number_display[2]_i_1120/O
                         net (fo=5, routed)           0.819     7.453    ds18b20_dri_inst/number_display[2]_i_1120_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I0_O)        0.124     7.577 r  ds18b20_dri_inst/number_display[2]_i_1001/O
                         net (fo=2, routed)           0.756     8.334    ds18b20_dri_inst/number_display[2]_i_1019_1[8]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.150     8.484 r  ds18b20_dri_inst/number_display[2]_i_871/O
                         net (fo=10, routed)          1.548    10.031    ds18b20_dri_inst/number_display[2]_i_1004
    SLICE_X44Y121        LUT6 (Prop_lut6_I4_O)        0.326    10.357 r  ds18b20_dri_inst/number_display[2]_i_810/O
                         net (fo=5, routed)           0.972    11.329    ds18b20_dri_inst/number_display[2]_i_936_0
    SLICE_X46Y121        LUT5 (Prop_lut5_I4_O)        0.152    11.481 r  ds18b20_dri_inst/number_display[2]_i_761/O
                         net (fo=3, routed)           1.176    12.658    LELBC_Test_encrypt_inst/ltr6/temp2_5[1]
    SLICE_X44Y123        LUT5 (Prop_lut5_I4_O)        0.376    13.034 r  LELBC_Test_encrypt_inst/ltr6/number_display[2]_i_683/O
                         net (fo=12, routed)          1.228    14.262    ds18b20_dri_inst/number_display[2]_i_571_0[10]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.354    14.616 r  ds18b20_dri_inst/number_display[2]_i_672/O
                         net (fo=7, routed)           1.028    15.644    ds18b20_dri_inst/number_display[2]_i_791_0[0]
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.332    15.976 r  ds18b20_dri_inst/number_display[2]_i_576/O
                         net (fo=6, routed)           1.100    17.076    ds18b20_dri_inst/number_display[2]_i_709
    SLICE_X39Y129        LUT4 (Prop_lut4_I2_O)        0.152    17.228 r  ds18b20_dri_inst/number_display[2]_i_557/O
                         net (fo=6, routed)           0.961    18.189    ds18b20_dri_inst/LELBC_Test_encrypt_inst/ltr8/temp2[6]
    SLICE_X41Y133        LUT5 (Prop_lut5_I0_O)        0.358    18.547 r  ds18b20_dri_inst/number_display[2]_i_463/O
                         net (fo=8, routed)           1.734    20.280    ds18b20_dri_inst/number_display[2]_i_463_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I3_O)        0.326    20.606 r  ds18b20_dri_inst/number_display[2]_i_428/O
                         net (fo=6, routed)           1.387    21.993    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x9[6]
    SLICE_X30Y134        LUT2 (Prop_lut2_I1_O)        0.157    22.150 r  ds18b20_dri_inst/number_display[2]_i_316/O
                         net (fo=9, routed)           1.147    23.297    LELBC_Test_encrypt_inst/ltr10/tx_data[3]_i_94_3
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.355    23.652 r  LELBC_Test_encrypt_inst/ltr10/number_display[2]_i_288/O
                         net (fo=8, routed)           0.959    24.611    ds18b20_dri_inst/number_display[2]_i_80_0[3]
    SLICE_X31Y132        LUT6 (Prop_lut6_I4_O)        0.124    24.735 r  ds18b20_dri_inst/number_display[2]_i_200/O
                         net (fo=5, routed)           1.737    26.471    ds18b20_dri_inst/number_display[2]_i_296_0[4]
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.124    26.595 r  ds18b20_dri_inst/tx_data[3]_i_64/O
                         net (fo=6, routed)           0.989    27.584    LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_41_0
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.124    27.708 r  LELBC_Test_encrypt_inst/ltr12/tx_data[3]_i_74/O
                         net (fo=5, routed)           0.940    28.649    ds18b20_dri_inst/number_display[2]_i_124_0[9]
    SLICE_X31Y126        LUT2 (Prop_lut2_I1_O)        0.149    28.798 r  ds18b20_dri_inst/tx_data[3]_i_48/O
                         net (fo=8, routed)           1.376    30.173    ds18b20_dri_inst/tx_data[3]_i_48_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I4_O)        0.358    30.531 r  ds18b20_dri_inst/tx_data[3]_i_50/O
                         net (fo=2, routed)           0.823    31.354    ds18b20_dri_inst/LELBC_Test_encrypt_inst/x13[42]
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.353    31.707 r  ds18b20_dri_inst/tx_data[3]_i_29/O
                         net (fo=8, routed)           1.136    32.843    LELBC_Test_encrypt_inst/ltr14/number_display[3]_i_57_3
    SLICE_X32Y119        LUT5 (Prop_lut5_I2_O)        0.332    33.175 r  LELBC_Test_encrypt_inst/ltr14/tx_data[3]_i_13/O
                         net (fo=7, routed)           0.957    34.131    ds18b20_dri_inst/tx_data[3]_i_19[22]
    SLICE_X35Y117        LUT4 (Prop_lut4_I1_O)        0.152    34.283 r  ds18b20_dri_inst/tx_data[3]_i_11/O
                         net (fo=2, routed)           0.807    35.090    ds18b20_dri_inst/tx_data[3]_i_12_0
    SLICE_X38Y117        LUT5 (Prop_lut5_I4_O)        0.350    35.440 f  ds18b20_dri_inst/number_display[3]_i_29/O
                         net (fo=4, routed)           0.843    36.283    ds18b20_dri_inst/number_display[3]_i_29_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I0_O)        0.328    36.611 f  ds18b20_dri_inst/number_display[0]_i_11/O
                         net (fo=3, routed)           0.980    37.591    led_inst/number_display_reg[1]_0[1]
    SLICE_X43Y115        LUT5 (Prop_lut5_I4_O)        0.124    37.715 r  led_inst/number_display[0]_i_4/O
                         net (fo=1, routed)           0.867    38.582    led_inst/number_display[0]_i_4_n_0
    SLICE_X42Y115        LUT5 (Prop_lut5_I3_O)        0.124    38.706 r  led_inst/number_display[0]_i_1/O
                         net (fo=1, routed)           0.000    38.706    led_inst/number_display[0]_i_1_n_0
    SLICE_X42Y115        FDRE                                         r  led_inst/number_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.493     4.915    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  led_inst/number_display_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/clk_1us_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X51Y96         FDCE                                         f  ds18b20_dri_inst/clk_1us_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  ds18b20_dri_inst/clk_1us_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X51Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X50Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X50Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X50Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X50Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ds18b20_dri_inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.323ns (14.841%)  route 1.851ns (85.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.347     2.174    ds18b20_dri_inst/CPU_RESETN
    SLICE_X51Y96         FDCE                                         f  ds18b20_dri_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.835     2.000    ds18b20_dri_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  ds18b20_dri_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.323ns (13.669%)  route 2.037ns (86.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.533     2.360    ds18b20_dri_inst_n_0
    SLICE_X42Y96         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.838     2.003    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.323ns (13.669%)  route 2.037ns (86.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.533     2.360    ds18b20_dri_inst_n_0
    SLICE_X42Y96         FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.838     2.003    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.323ns (13.669%)  route 2.037ns (86.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.504     1.779    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.048     1.827 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         0.533     2.360    ds18b20_dri_inst_n_0
    SLICE_X42Y96         FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.838     2.003    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  counter_reg[7]/C





