{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700354883556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700354883556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:48:03 2023 " "Processing started: Sat Nov 18 21:48:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700354883556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354883556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354883556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700354883650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700354883650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test02-test02_arch " "Found design unit 1: test02-test02_arch" {  } { { "test02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/test02.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888878 ""} { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/test02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_05-lab05_Arch " "Found design unit 1: lab_05-lab05_Arch" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888879 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_05 " "Found entity 1: lab_05" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference20kHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference20kHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference20kHz-freq_div " "Found design unit 1: Timing_Reference20kHz-freq_div" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference20kHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference20kHz " "Found entity 1: Timing_Reference20kHz" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference20kHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference1kHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference1kHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1kHz-freq_div " "Found design unit 1: Timing_Reference1kHz-freq_div" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference1kHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1kHz " "Found entity 1: Timing_Reference1kHz" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference1kHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_12bit-compare_12bit_arch " "Found design unit 1: compare_12bit-compare_12bit_arch" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/compare_12bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_12bit " "Found entity 1: compare_12bit" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/compare_12bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_999ms_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_999ms_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_999ms_count-sync_999ms_count_arch " "Found design unit 1: sync_999ms_count-sync_999ms_count_arch" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_999ms_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_999ms_count " "Found entity 1: sync_999ms_count" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_999ms_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_59s_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_59s_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_59s_count-async_59s_count_arch " "Found design unit 1: async_59s_count-async_59s_count_arch" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_59s_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888882 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_59s_count " "Found entity 1: async_59s_count" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_59s_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_9_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_9_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_9_count-async_9_count_arch " "Found design unit 1: async_9_count-async_9_count_arch" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_9_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888882 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_9_count " "Found entity 1: async_9_count" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_9_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_6_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_6_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_6_count-async_6_count_arch " "Found design unit 1: async_6_count-async_6_count_arch" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_6_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888883 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_6_count " "Found entity 1: async_6_count" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_6_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_chrono-async_chrono_arch " "Found design unit 1: async_chrono-async_chrono_arch" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_chrono.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888883 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_chrono " "Found entity 1: async_chrono" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_chrono.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bit-compare_4bit_arch " "Found design unit 1: compare_4bit-compare_4bit_arch" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/compare_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/compare_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_5_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_5_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_5_count-async_5_count_arch " "Found design unit 1: async_5_count-async_5_count_arch" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_5_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_5_count " "Found entity 1: async_5_count" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/async_5_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_9_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_9_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_9_count-sync_9_count_arch " "Found design unit 1: sync_9_count-sync_9_count_arch" {  } { { "sync_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_9_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_9_count " "Found entity 1: sync_9_count" {  } { { "sync_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_9_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test9-test9_arch " "Found design unit 1: test9-test9_arch" {  } { { "test9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/test9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888885 ""} { "Info" "ISGN_ENTITY_NAME" "1 test9 " "Found entity 1: test9" {  } { { "test9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/test9.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_5_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_5_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_5_count-sync_5_count_arch " "Found design unit 1: sync_5_count-sync_5_count_arch" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_5_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888885 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_5_count " "Found entity 1: sync_5_count" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_5_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700354888885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_05 " "Elaborating entity \"lab_05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700354888924 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Es\[3\] lab_05.vhd(69) " "Using initial value X (don't care) for net \"Es\[3\]\" at lab_05.vhd(69)" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 69 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354888927 "|lab_05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference20kHz Timing_Reference20kHz:cmp_clk_20KHz " "Elaborating entity \"Timing_Reference20kHz\" for hierarchy \"Timing_Reference20kHz:cmp_clk_20KHz\"" {  } { { "lab_05.vhd" "cmp_clk_20KHz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888932 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference20kHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference20kHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference20kHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700354888932 "|lab_05|Timing_Reference20kHz:cmp_clk_20KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1kHz Timing_Reference1kHz:cmp_clk_1KHz " "Elaborating entity \"Timing_Reference1kHz\" for hierarchy \"Timing_Reference1kHz:cmp_clk_1KHz\"" {  } { { "lab_05.vhd" "cmp_clk_1KHz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888933 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1kHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference1kHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference1kHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700354888933 "|lab_05|Timing_Reference1kHz:cmp_clk_1KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:F_conv " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:F_conv\"" {  } { { "lab_05.vhd" "F_conv" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_9_count sync_9_count:F_count " "Elaborating entity \"sync_9_count\" for hierarchy \"sync_9_count:F_count\"" {  } { { "lab_05.vhd" "F_count" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit sync_9_count:F_count\|compare_4bit:rst_cmp " "Elaborating entity \"compare_4bit\" for hierarchy \"sync_9_count:F_count\|compare_4bit:rst_cmp\"" {  } { { "sync_9_count.vhd" "rst_cmp" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_9_count.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_5_count sync_5_count:E_count " "Elaborating entity \"sync_5_count\" for hierarchy \"sync_5_count:E_count\"" {  } { { "lab_05.vhd" "E_count" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354888935 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 1 4 sync_5_count.vhd(93) " "VHDL Incomplete Partial Association warning at sync_5_count.vhd(93): port or argument \"S\" has 1/4 unassociated elements" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/sync_5_count.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1700354888936 "|lab_05|sync_5_count:E_count"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clkp~0 " "Found clock multiplexer clkp~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1700354889080 "|lab_05|clkp~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1700354889080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] VCC " "Pin \"A\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] VCC " "Pin \"B\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[7\] VCC " "Pin \"C\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|C[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[7\] GND " "Pin \"D\[7\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[7\] VCC " "Pin \"E\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|E[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[7\] GND " "Pin \"F\[7\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|F[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "En\[3\] GND " "Pin \"En\[3\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700354889333 "|lab_05|En[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700354889333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700354889389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700354889702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700354889702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clkdbg " "No output dependent on input pin \"clkdbg\"" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700354889721 "|lab_05|clkdbg"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700354889721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700354889721 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700354889721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700354889721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700354889721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700354889725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:48:09 2023 " "Processing ended: Sat Nov 18 21:48:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700354889725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700354889725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700354889725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700354889725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700354890104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700354890104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:48:09 2023 " "Processing started: Sat Nov 18 21:48:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700354890104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700354890104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700354890104 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700354890122 ""}
{ "Info" "0" "" "Project  = lab_05" {  } {  } 0 0 "Project  = lab_05" 0 0 "Fitter" 0 0 1700354890122 ""}
{ "Info" "0" "" "Revision = lab_05" {  } {  } 0 0 "Revision = lab_05" 0 0 "Fitter" 0 0 1700354890122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700354890165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700354890165 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_05 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab_05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700354890189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700354890222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700354890222 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700354890397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700354890401 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700354890442 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700354890442 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700354890445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700354890445 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700354890445 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700354890445 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700354890445 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700354890445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700354890446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 79 " "No exact pin location assignment(s) for 25 pins of 79 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700354890579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_05.sdc " "Synopsys Design Constraints File file not found: 'lab_05.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700354891068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700354891069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkp~0  from: datac  to: combout " "Cell: clkp~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700354891071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700354891071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700354891072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700354891074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700354891074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_ref~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk_ref~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700354891108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference20kHz:cmp_clk_20KHz\|tmp " "Destination node Timing_Reference20kHz:cmp_clk_20KHz\|tmp" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference20kHz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700354891108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference1kHz:cmp_clk_1KHz\|tmp " "Destination node Timing_Reference1kHz:cmp_clk_1KHz\|tmp" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/Timing_Reference1kHz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700354891108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700354891108 ""}  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab05_var/lab_05.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700354891108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700354891478 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700354891479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700354891479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700354891480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700354891481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700354891482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700354891482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700354891482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700354891483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700354891484 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700354891484 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 1 24 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700354891493 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700354891493 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700354891493 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 31 29 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 29 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700354891494 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700354891494 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700354891494 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700354891574 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700354891576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700354892389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700354892462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700354892483 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700354893519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700354893519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700354893889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab05_var/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700354894665 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700354894665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700354895148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700354895148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700354895150 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700354895299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700354895305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700354895595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700354895595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700354896017 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700354896608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ehg2004/intelFPGA_lite/projects/lab05_var/output_files/lab_05.fit.smsg " "Generated suppressed messages file /home/ehg2004/intelFPGA_lite/projects/lab05_var/output_files/lab_05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700354896714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2426 " "Peak virtual memory: 2426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700354896911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:48:16 2023 " "Processing ended: Sat Nov 18 21:48:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700354896911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700354896911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700354896911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700354896911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700354897317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700354897318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:48:17 2023 " "Processing started: Sat Nov 18 21:48:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700354897318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700354897318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700354897318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700354897414 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700354898646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700354898686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700354899351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:48:19 2023 " "Processing ended: Sat Nov 18 21:48:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700354899351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700354899351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700354899351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700354899351 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700354899927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700354900226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700354900226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:48:20 2023 " "Processing started: Sat Nov 18 21:48:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700354900226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700354900226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_05 -c lab_05 " "Command: quartus_sta lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700354900226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700354900244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700354900294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700354900294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900329 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_05.sdc " "Synopsys Design Constraints File file not found: 'lab_05.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700354900556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900557 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_ref clk_ref " "create_clock -period 1.000 -name clk_ref clk_ref" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sw clk_sw " "create_clock -period 1.000 -name clk_sw clk_sw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name auto_ps auto_ps " "create_clock -period 1.000 -name auto_ps auto_ps" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_5_count:E_count\|\\gen00:0:ff0i sync_5_count:E_count\|\\gen00:0:ff0i " "create_clock -period 1.000 -name sync_5_count:E_count\|\\gen00:0:ff0i sync_5_count:E_count\|\\gen00:0:ff0i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_9_count:D_count\|\\gen00:0:ff0i sync_9_count:D_count\|\\gen00:0:ff0i " "create_clock -period 1.000 -name sync_9_count:D_count\|\\gen00:0:ff0i sync_9_count:D_count\|\\gen00:0:ff0i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_9_count:C_count\|\\gen00:0:ff0i sync_9_count:C_count\|\\gen00:0:ff0i " "create_clock -period 1.000 -name sync_9_count:C_count\|\\gen00:0:ff0i sync_9_count:C_count\|\\gen00:0:ff0i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_9_count:B_count\|\\gen00:0:ff0i sync_9_count:B_count\|\\gen00:0:ff0i " "create_clock -period 1.000 -name sync_9_count:B_count\|\\gen00:0:ff0i sync_9_count:B_count\|\\gen00:0:ff0i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_9_count:A_count\|\\gen00:0:ff0i sync_9_count:A_count\|\\gen00:0:ff0i " "create_clock -period 1.000 -name sync_9_count:A_count\|\\gen00:0:ff0i sync_9_count:A_count\|\\gen00:0:ff0i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb_pause pb_pause " "create_clock -period 1.000 -name pb_pause pb_pause" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700354900558 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700354900558 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkp~0  from: dataa  to: combout " "Cell: clkp~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700354900559 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700354900559 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700354900560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700354900561 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700354900562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700354900566 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700354900569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700354900571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.875 " "Worst-case setup slack is -3.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875              -4.754 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -3.875              -4.754 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404              -4.724 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -3.404              -4.724 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977            -136.162 clk_ref  " "   -2.977            -136.162 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797              -4.348 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -2.797              -4.348 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378              -3.677 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -2.378              -3.677 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349              -2.774 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -2.349              -2.774 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -6.272 clk_sw  " "   -2.011              -6.272 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 auto_ps  " "    0.298               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 pb_pause  " "    0.298               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.780 " "Worst-case hold slack is -2.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.780              -2.780 auto_ps  " "   -2.780              -2.780 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -0.276 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -0.276              -0.276 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.247 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -0.247              -0.247 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -0.198              -0.198 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    0.095               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk_ref  " "    0.378               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    0.378               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk_sw  " "    0.393               0.000 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 pb_pause  " "    0.393               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.765 " "Worst-case recovery slack is -5.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.765              -5.765 pb_pause  " "   -5.765              -5.765 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411              -4.411 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -4.411              -4.411 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060              -4.060 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -4.060              -4.060 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.940              -3.940 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -3.940              -3.940 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641              -3.641 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -3.641              -3.641 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612              -3.612 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -3.612              -3.612 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -1.209 auto_ps  " "   -1.209              -1.209 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.725 " "Worst-case removal slack is 0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 auto_ps  " "    0.725               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.136               0.000 pb_pause  " "    2.136               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.219               0.000 sync_9_count:D_count\|\\gen00:0:ff0i  " "    3.219               0.000 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.248               0.000 sync_9_count:B_count\|\\gen00:0:ff0i  " "    3.248               0.000 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.666               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    3.666               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.028               0.000 sync_9_count:C_count\|\\gen00:0:ff0i  " "    4.028               0.000 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.499               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    4.499               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.792 clk_ref  " "   -3.000             -92.792 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clk_sw  " "   -3.000              -8.612 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 auto_ps  " "   -3.000              -4.403 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 pb_pause  " "   -3.000              -4.403 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -1.403              -5.612 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354900576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354900576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700354900586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700354900604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700354901053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkp~0  from: dataa  to: combout " "Cell: clkp~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700354901082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700354901082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700354901083 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700354901086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.659 " "Worst-case setup slack is -3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659              -4.224 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -3.659              -4.224 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222              -4.150 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -3.222              -4.150 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597              -3.701 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -2.597              -3.701 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550            -117.140 clk_ref  " "   -2.550            -117.140 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.227              -2.457 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -2.227              -2.457 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.206              -3.215 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -2.206              -3.215 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794              -4.698 clk_sw  " "   -1.794              -4.698 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pb_pause  " "    0.361               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 auto_ps  " "    0.362               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.666 " "Worst-case hold slack is -2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666              -2.666 auto_ps  " "   -2.666              -2.666 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.231 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -0.231              -0.231 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.210 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -0.210              -0.210 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.195 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -0.195              -0.195 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    0.033               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk_ref  " "    0.339               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    0.339               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pb_pause  " "    0.354               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_sw  " "    0.355               0.000 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.385 " "Worst-case recovery slack is -5.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.385              -5.385 pb_pause  " "   -5.385              -5.385 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034              -4.034 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -4.034              -4.034 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.657              -3.657 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -3.657              -3.657 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597              -3.597 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -3.597              -3.597 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.287              -3.287 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -3.287              -3.287 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266              -3.266 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -3.266              -3.266 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -0.931 auto_ps  " "   -0.931              -0.931 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.538 " "Worst-case removal slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 auto_ps  " "    0.538               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.976               0.000 pb_pause  " "    1.976               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.963               0.000 sync_9_count:B_count\|\\gen00:0:ff0i  " "    2.963               0.000 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.984               0.000 sync_9_count:D_count\|\\gen00:0:ff0i  " "    2.984               0.000 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.346               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    3.346               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.686               0.000 sync_9_count:C_count\|\\gen00:0:ff0i  " "    3.686               0.000 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.119               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    4.119               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.792 clk_ref  " "   -3.000             -92.792 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clk_sw  " "   -3.000              -8.612 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 auto_ps  " "   -3.000              -4.403 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 pb_pause  " "   -3.000              -4.403 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -1.403              -7.015 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -1.403              -5.612 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901089 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700354901096 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkp~0  from: dataa  to: combout " "Cell: clkp~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700354901176 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700354901176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700354901177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700354901178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.250 " "Worst-case setup slack is -1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250              -1.250 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -1.250              -1.250 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -1.061 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -1.061              -1.061 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050              -3.871 clk_sw  " "   -1.050              -3.871 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607             -18.455 clk_ref  " "   -0.607             -18.455 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -0.524 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -0.524              -0.524 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.374 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -0.374              -0.374 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -0.311 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -0.311              -0.311 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 pb_pause  " "    0.693               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 auto_ps  " "    0.694               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.048 " "Worst-case hold slack is -1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -1.048 auto_ps  " "   -1.048              -1.048 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -0.102              -0.102 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -0.069              -0.069 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -0.038              -0.038 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    0.040               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk_ref  " "    0.166               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    0.166               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 pb_pause  " "    0.169               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_sw  " "    0.170               0.000 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.006 " "Worst-case recovery slack is -2.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006              -2.006 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -2.006              -2.006 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856              -1.856 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -1.856              -1.856 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852              -1.852 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -1.852              -1.852 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793              -1.793 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -1.793              -1.793 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778              -1.778 pb_pause  " "   -1.778              -1.778 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663              -1.663 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -1.663              -1.663 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -0.905 auto_ps  " "   -0.905              -0.905 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 pb_pause  " "    0.555               0.000 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 auto_ps  " "    0.661               0.000 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 sync_9_count:D_count\|\\gen00:0:ff0i  " "    1.597               0.000 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.661               0.000 sync_9_count:B_count\|\\gen00:0:ff0i  " "    1.661               0.000 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "    1.813               0.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 sync_9_count:C_count\|\\gen00:0:ff0i  " "    2.236               0.000 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.427               0.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "    2.427               0.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.032 clk_ref  " "   -3.000             -69.032 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.268 clk_sw  " "   -3.000              -9.268 clk_sw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.399 auto_ps  " "   -3.000              -4.399 auto_ps " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.078 pb_pause  " "   -3.000              -4.078 pb_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 sync_5_count:E_count\|\\gen00:0:ff0i  " "   -1.000              -5.000 sync_5_count:E_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 sync_9_count:A_count\|\\gen00:0:ff0i  " "   -1.000              -5.000 sync_9_count:A_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 sync_9_count:B_count\|\\gen00:0:ff0i  " "   -1.000              -5.000 sync_9_count:B_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 sync_9_count:C_count\|\\gen00:0:ff0i  " "   -1.000              -5.000 sync_9_count:C_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 sync_9_count:D_count\|\\gen00:0:ff0i  " "   -1.000              -4.000 sync_9_count:D_count\|\\gen00:0:ff0i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700354901182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700354901182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700354901758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700354901759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700354901776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:48:21 2023 " "Processing ended: Sat Nov 18 21:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700354901776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700354901776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700354901776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700354901776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700354902680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700354902681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:48:22 2023 " "Processing started: Sat Nov 18 21:48:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700354902681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700354902681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700354902681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700354902798 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1700354902811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab_05.vho /home/ehg2004/intelFPGA_lite/projects/lab05_var/simulation/modelsim/ simulation " "Generated file lab_05.vho in folder \"/home/ehg2004/intelFPGA_lite/projects/lab05_var/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700354902888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700354902905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:48:22 2023 " "Processing ended: Sat Nov 18 21:48:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700354902905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700354902905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700354902905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700354902905 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700354903006 ""}
