Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Wed May 20 03:04:52 2020
| Host              : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_clock_utilization -file tpu_clock_utilization_routed.rpt
| Design            : tpu
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X0Y0
11. Clock Region Cell Placement per Global Clock: Region X1Y0
12. Clock Region Cell Placement per Global Clock: Region X2Y0
13. Clock Region Cell Placement per Global Clock: Region X3Y0
14. Clock Region Cell Placement per Global Clock: Region X0Y1
15. Clock Region Cell Placement per Global Clock: Region X1Y1
16. Clock Region Cell Placement per Global Clock: Region X2Y1
17. Clock Region Cell Placement per Global Clock: Region X3Y1
18. Clock Region Cell Placement per Global Clock: Region X0Y2
19. Clock Region Cell Placement per Global Clock: Region X1Y2
20. Clock Region Cell Placement per Global Clock: Region X2Y2
21. Clock Region Cell Placement per Global Clock: Region X3Y2
22. Clock Region Cell Placement per Global Clock: Region X0Y3
23. Clock Region Cell Placement per Global Clock: Region X1Y3
24. Clock Region Cell Placement per Global Clock: Region X2Y3
25. Clock Region Cell Placement per Global Clock: Region X3Y3
26. Clock Region Cell Placement per Global Clock: Region X0Y4
27. Clock Region Cell Placement per Global Clock: Region X1Y4
28. Clock Region Cell Placement per Global Clock: Region X2Y4
29. Clock Region Cell Placement per Global Clock: Region X3Y4

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    2 |       240 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        40 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        80 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       120 |   0 |            0 |      0 |
| MMCM       |    0 |        10 |   0 |            0 |      0 |
| PLL        |    0 |        20 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+---------------------------+--------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site         | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                | Net                |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+---------------------------+--------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y26 | X0Y1         | X1Y2 |                   |                20 |      157504 |               0 |              |       | clk_250m_IBUF_BUFG_inst/O | clk_250m_IBUF_BUFG |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y32 | X0Y1         | X1Y2 |                   |                18 |        9704 |               0 |              |       | clk_500m_IBUF_BUFG_inst/O | clk_500m_IBUF_BUFG |
+-----------+-----------+-----------------+------------+--------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+---------------------------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------+----------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                         | Net                  |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------+----------------------+
| src0      | g0        | IBUFCTRL/O      | None       | IOB_X0Y75 | X0Y1         |           1 |               0 |                     |              | clk_250m_IBUF_inst/IBUFCTRL_INST/O | clk_250m_IBUF_inst/O |
| src1      | g1        | IBUFCTRL/O      | None       | IOB_X0Y73 | X0Y1         |           1 |               0 |                     |              | clk_500m_IBUF_inst/IBUFCTRL_INST/O | clk_500m_IBUF_inst/O |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------+----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    2 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      2 |      24 |   9062 |   23040 |     32 |    5760 |      7 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |   8993 |   24000 |     28 |    6240 |     26 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |   8569 |   25920 |     48 |    7200 |     32 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y0              |      2 |      24 |   8453 |   24000 |      2 |    3360 |     14 |      48 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      2 |      24 |   9317 |   23040 |     35 |    5760 |      3 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |   8529 |   24000 |     39 |    6240 |      6 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |   7978 |   25920 |     23 |    7200 |     28 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |   8739 |   24000 |     20 |    3360 |     20 |      48 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      1 |      24 |   9336 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |   9549 |   24000 |    132 |    6240 |     15 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |   8297 |   25920 |     60 |    7200 |     27 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |   6642 |   24000 |     38 |    3360 |     23 |      48 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      2 |      24 |   8428 |   23040 |     41 |    5760 |     34 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y3              |      2 |      24 |   9742 |   24000 |      2 |    6240 |      6 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      2 |      24 |   9239 |   25920 |      9 |    7200 |      6 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |   7689 |   24000 |     41 |    3360 |     37 |      48 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      2 |      24 |   5780 |   23040 |     11 |    5760 |      6 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y4              |      2 |      24 |   6109 |   24000 |     48 |    6240 |     38 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      2 |      24 |   7165 |   25920 |     13 |    7200 |      0 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y4              |      2 |      24 |   6184 |   24000 |      2 |    3360 |      8 |      48 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y4 |  2 |  2 |  2 |  2 |
| Y3 |  2 |  2 |  2 |  2 |
| Y2 |  1 |  2 |  2 |  2 |
| Y1 |  2 |  2 |  2 |  2 |
| Y0 |  2 |  2 |  2 |  2 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X2Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g0        | BUFGCE/O        | X0Y1              |       |             |               | X1Y2     |      156032 |        0 |              0 |        0 | clk_250m_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----------+----------+-------+-------+
|    | X0        | X1       | X2    | X3    |
+----+-----------+----------+-------+-------+
| Y4 |      5790 |     5179 |  7106 |  5694 |
| Y3 |      7419 |     9747 |  9225 |  6721 |
| Y2 |      9336 | (R) 9694 |  7627 |  6056 |
| Y1 |  (D) 9355 |     8531 |  7318 |  8206 |
| Y0 |      9021 |     8089 |  7467 |  8451 |
+----+-----------+----------+-------+-------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
| g1        | BUFGCE/O        | X0Y1              |       |             |               | X1Y2     |        8616 |        0 |              0 |        0 | clk_500m_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+-------+-------+-------+
|    | X0     | X1    | X2    | X3    |
+----+--------+-------+-------+-------+
| Y4 |      4 |  1003 |    72 |   500 |
| Y3 |   1073 |     2 |    26 |  1032 |
| Y2 |      0 | (R) 1 |   748 |   637 |
| Y1 |  (D) 0 |    43 |   700 |   565 |
| Y0 |     77 |   951 |  1170 |    12 |
+----+--------+-------+-------+-------+


10. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9021 |               0 | 9005 |     16 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |          77 |               0 |   57 |     16 |    4 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        8089 |               0 | 8079 |      5 |    5 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         951 |               0 |  914 |     23 |   14 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        7467 |               0 | 7456 |      9 |    2 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |        1170 |               0 | 1113 |     39 |   18 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        8451 |               0 | 8449 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |          12 |               0 |    4 |      0 |    8 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9355 |               0 | 9317 |     35 |    3 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


15. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        8531 |               0 | 8487 |     39 |    5 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |          43 |               0 |   42 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        7318 |               0 | 7314 |      2 |    2 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         700 |               0 |  664 |     21 |   15 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        8206 |               0 | 8206 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         565 |               0 |  533 |     20 |   12 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9336 |               0 | 9336 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9694 |               0 | 9549 |    132 |   13 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |           1 |               0 |    0 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        7627 |               0 | 7603 |     22 |    2 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         748 |               0 |  694 |     38 |   16 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        6056 |               0 | 6054 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         637 |               0 |  588 |     36 |   13 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        7419 |               0 | 7413 |      2 |    4 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |        1073 |               0 | 1015 |     39 |   19 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9747 |               0 | 9742 |      2 |    3 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |           2 |               0 |    0 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        9225 |               0 | 9216 |      9 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |          26 |               0 |   23 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        6721 |               0 | 6717 |      2 |    2 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |        1032 |               0 |  972 |     39 |   21 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        5790 |               0 | 5779 |     11 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |           4 |               0 |    1 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        5179 |               0 | 5165 |      9 |    5 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |        1003 |               0 |  944 |     39 |   20 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        7106 |               0 | 7093 |     13 |    0 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |          72 |               0 |   72 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
| g0        | 2     | BUFGCE/O        | None       |        5694 |               0 | 5692 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | clk_250m_IBUF_BUFG |
| g1        | 8     | BUFGCE/O        | None       |         500 |               0 |  492 |      2 |    6 |   0 |  0 |    0 |   0 |       0 | clk_500m_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


