
******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-16QAM / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:11:08 6/21/2023
******************************************************************************
 103, general flags: 0x0E200007, lane flags: 0x00060000
0>I:(359.1501):N0: BSP: FCN_ENTER(HighPowerUpStart)
0>I:(359.1502):N0: BSP: FCN_EXIT(HighPowerUpStart)
2>I:(359.1502):I1: BSP_PWR_MGMT_MODEM1: FCN_ENTER(PowerUpV2)
1>I:(359.4480):I0: BSP_PWR_MGMT_MODEM: PS AutoShutdown = 1 using EEPROM defaults
1>I:(359.4530):I0: BSP_PWR_MGMT_MODEM0: FCN_EXIT(PowerUpV2)
1>I:(359.4532):I0: SM_RX0: INIT, event: 0x00000001
1>I:(359.4533):I0: SM_TX0: LASER_INIT, event: 0x00000001
1>I:(359.4533):I0: BNL0: FCN_ENTER(PowerUpRxPath)
1>I:(359.4534):I0: PicCntlHlb::RxHighPowerUp() 
1>I:(359.4534):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
1>I:(359.4541):I0: PIC: Temp increased. thresh=10.0: old [0.000000, 0x0000], new [35.179413, 0x3DA9]<--- 
1>I:(359.4542):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.00 dac = 0x4FBE (20414) IdarkAdc=0 
1>I:(359.4542):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
1>I:(359.4543):I0: ColdStart or WaveLength Changed. ITU = 0!! <---- 
1>I:(359.4545):I0: RDP0: FCN_ENTER(ProcessHighPowerUpStartMsg)
1>I:(359.4545):I0: NTWK_RX::AsicAccessCntl::Lock() - Locked in 0 ms
1>I:(359.4546):I0: BNL0: FCN_EXIT(PowerUpRxPath)
1>I:(359.4546):I0: BNL0: FCN_ENTER(PowerUpTxLaser)
1>I:(359.4546):I0: ITLA0: Power State: 1
1>I:(359.4546):I0: ITLA0: INIT_SM: ENABLE_ITLA
1>I:(359.4547):I0: ITLA0: ITLA HW Control Pins Disabled
1>I:(359.4547):I0: BNL0: FCN_EXIT(PowerUpTxLaser)
1>I:(359.5040):I1: ADC : e_CAL_START
2>I:(359.7840):I1: BSP_PWR_MGMT_MODEM: PS AutoShutdown = 1 using EEPROM defaults
2>I:(359.7890):I1: BSP_PWR_MGMT_MODEM1: FCN_EXIT(PowerUpV2)
2>I:(359.7891):I1: SM_RX1: INIT, event: 0x00000001
2>I:(359.7893):I1: SM_TX1: LASER_INIT, event: 0x00000001
2>I:(359.7893):I1: BNL1: FCN_ENTER(PowerUpRxPath)
2>I:(359.7894):I1: PicCntlHlb::RxHighPowerUp() 
2>I:(359.7894):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
2>I:(359.7901):I1: PIC: Temp increased. thresh=10.0: old [0.000000, 0x0000], new [34.961304, 0x3DFF]<--- 
2>I:(359.7902):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.00 dac = 0x4FBE (20414) IdarkAdc=0 
2>I:(359.7902):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
2>I:(359.7903):I1: ColdStart or WaveLength Changed. ITU = 0!! <---- 
2>I:(359.7905):I1: RDP1: FCN_ENTER(ProcessHighPowerUpStartMsg)
2>I:(359.7905):I1: NTWK_RX::AsicAccessCntl::Lock() - Locked in 0 ms
2>I:(359.7906):I1: BNL1: FCN_EXIT(PowerUpRxPath)
2>I:(359.7906):I1: BNL1: FCN_ENTER(PowerUpTxLaser)
2>I:(359.7906):I1: ITLA1: Power State: 1
2>I:(359.7907):I1: ITLA1: INIT_SM: ENABLE_ITLA
2>I:(359.7907):I1: ITLA1: ITLA HW Control Pins Disabled
2>I:(359.7907):I1: BNL1: FCN_EXIT(PowerUpTxLaser)
2>I:(359.8400):I2: ADC : e_CAL_START
1>I:(359.9180):I0: RDP0: FCN_EXIT(ProcessHighPowerUpStartMsg)
1>I:(359.9180):I1: ADC : e_CHECK_ZERO_CAL
2>I:(360.0470):I1: RDP1: FCN_EXIT(ProcessHighPowerUpStartMsg)
2>I:(360.0650):I2: ADC : e_CHECK_ZERO_CAL
1>I:(360.2140):I1: ADC : e_CAL_RUNNING
~2>I:(360.4150):I2: ADC : e_CAL_RUNNING
1>I:(361.0640):I1: ADC : e_CAL_COMPLETE_SUCCESS
2>I:(361.2650):I2: ADC : e_CAL_COMPLETE_SUCCESS
1>I:(361.3640):I0: SM_RX0: ASIC_READY, event: 0x00000008
1>I:(361.4560):I0: NTWK_RX::AsicAccessCntl::Unlock() - Unlocked
1>I:(361.4561):I0: SM_RX0: LO_READY, event: 0x00000010
2>I:(361.5650):I1: SM_RX1: ASIC_READY, event: 0x00000008
2>I:(361.6570):I1: NTWK_RX::AsicAccessCntl::Unlock() - Unlocked
2>I:(361.6571):I1: SM_RX1: LO_READY, event: 0x00000010
1>I:(361.6640):I0: ITLA0: ITLA HW Control Pins Enabled
1>I:(361.6650):I0: ITLA0: INIT_SM: WAIT_FOR_MRDY
2>I:(362.0000):I1: ITLA1: ITLA HW Control Pins Enabled
2>I:(362.0010):I1: ITLA1: INIT_SM: WAIT_FOR_MRDY
1>I:(362.0430):I0: ITLA0: MRDY asserted in 378 ms
1>I:(362.0870):I0: ITLA0: Case Temp: 32.24 deg C
1>I:(362.1090):I0: ITLA0: Frequency Change event: 0.000000 THz
1>I:(362.1091):I0: ITLA0: Clear and enable SRQ interrupt, HOST_GPIO_IN.WORD: 0x7FA84434
1>I:(362.1200):I0: ITLA0: INIT_SM: READ_DEVICE_TYPE
1>I:(362.2000):I0: ITLA0: INIT_SM: READ_MANUFACTURER
1>I:(362.2660):I0: ITLA0: INIT_SM: READ_MODEL_NUM
2>I:(362.3790):I1: ITLA1: MRDY asserted in 378 ms
1>I:(362.3900):I0: ITLA0: INIT_SM: READ_SERIAL_NUM
2>I:(362.4240):I1: ITLA1: Case Temp: 32.34 deg C
2>I:(362.4460):I1: ITLA1: Frequency Change event: 0.000000 THz
2>I:(362.4461):I1: ITLA1: Clear and enable SRQ interrupt, HOST_GPIO_IN.WORD: 0xFFA84434
2>I:(362.4570):I1: ITLA1: INIT_SM: READ_DEVICE_TYPE
2>I:(362.5370):I1: ITLA1: INIT_SM: READ_MANUFACTURER
1>I:(362.5510):I0: ITLA0: INIT_SM: READ_MFG_DATE
2>I:(362.6070):I1: ITLA1: INIT_SM: READ_MODEL_NUM
1>I:(362.6540):I0: ITLA0: INIT_SM: READ_FW_RELEASE
2>I:(362.7320):I1: ITLA1: INIT_SM: READ_SERIAL_NUM
2>I:(362.8240):I1: ITLA1: INIT_SM: READ_MFG_DATE
1>I:(362.9250):I0: ITLA0: INIT_SM: READ_NVRAM_REVISION
2>I:(362.9270):I1: ITLA1: INIT_SM: READ_FW_RELEASE
1>I:(362.9360):I0: ITLA0: INIT_SM: READ_FW_RELEASE_BACK
1>I:(363.1950):I0: ITLA0: Device Type: CW ITLA
1>I:(363.1950):I0: ITLA0: Manufacturer: Emcore
1>I:(363.1951):I0: ITLA0: Model Number: TTX199578U10AE0
1>I:(363.1951):I0: ITLA0: Serial Number: CRTMP1H12T
1>I:(363.1951):I0: ITLA0: Manufacturing Date: 29-JAN-2023
1>I:(363.1952):I0: ITLA0: FW Release: PV 2.0.0:HW 2.0.0:FW 3.6.8:AS C1:OT 1.0.0
1>I:(363.1952):I0: ITLA0: Detected ITLA FW Revision 3.6.8
1>I:(363.1952):I0: ITLA0: FW Release Back: PV 1.0.0:HW 2.0.0:FW 3.0.0:AS C1:OT 1.0.0
1>I:(363.1953):I0: ITLA0: Using Model ID: 5 (Emcore TTX1995) in OIF 1.2 mode
1>I:(363.2060):I0: ITLA0: INIT_SM: READ_FTF_RANGE
1>I:(363.2310):I0: ITLA0: INIT_SM: READ_MIN_POWER
1>I:(363.2530):I0: ITLA0: INIT_SM: READ_MAX_POWER
2>I:(363.2670):I1: ITLA1: INIT_SM: READ_NVRAM_REVISION
1>I:(363.2760):I0: ITLA0: INIT_SM: READ_MIN_GRID_SPACING
2>I:(363.2780):I1: ITLA1: INIT_SM: READ_FW_RELEASE_BACK
1>I:(363.2980):I0: ITLA0: INIT_SM: READ_MIN_FREQ
1>I:(363.3350):I0: ITLA0: INIT_SM: READ_MAX_FREQ
1>I:(363.3570):I0: ITLA0: FTF Range: +/-6000 MHz
1>I:(363.3570):I0: ITLA0: Output Power Range: 10.00 dBm to 16.02 dBm
1>I:(363.3571):I0: ITLA0: Minimum Grid Spacing: 100 MHz
1>I:(363.3571):I0: ITLA0: Lowest Frequency: 191.120000 THz
1>I:(363.3572):I0: ITLA0: Highest Frequency: 196.300000 THz
1>I:(363.3680):I0: ITLA0: INIT_SM: SET_MCB
1>I:(363.3680):I0: ITLA0: Set MCB: 0x4
1>I:(363.3900):I0: ITLA0: INIT_SM: SET_SRQT
1>I:(363.4340):I0: ITLA0: SRQ_FE (363.4013) StatusF/W: 0x8000 0x8005
1>I:(363.4341):I0: ITLA0: INIT_SM: SET_FATALT
!1>I:(363.4710):I0: ITLA0: INIT_SM: SET_ALARMT
1>I:(363.5040):I0: ITLA0: SRQ_RE (363.4736) StatusF/W: 0x0000 0x0000
1>I:(363.5041):I0: ITLA0: INIT_SM: SET_TBTFH
1>I:(363.5150):I0: ITLA0: INIT_SM: SET_POWER_RAMP
1>I:(363.5260):I0: ITLA0: INIT_SM: SET_FTF_TUNING_RATE
1>I:(363.5370):I0: ITLA0: INIT_SM: SET_CHANNEL_1
2>I:(363.5380):I1: ITLA1: Device Type: CW ITLA
2>I:(363.5380):I1: ITLA1: Manufacturer: Emcore
2>I:(363.5381):I1: ITLA1: Model Number: TTX199578U10AE0
2>I:(363.5381):I1: ITLA1: Serial Number: CRTMP1H13N
2>I:(363.5381):I1: ITLA1: Manufacturing Date: 22-JAN-2023
2>I:(363.5382):I1: ITLA1: FW Release: PV 2.0.0:HW 2.0.0:FW 3.6.8:AS C1:OT 1.0.0
2>I:(363.5382):I1: ITLA1: Detected ITLA FW Revision 3.6.8
2>I:(363.5382):I1: ITLA1: FW Release Back: PV 1.0.0:HW 2.0.0:FW 3.0.0:AS C1:OT 1.0.0
2>I:(363.5383):I1: ITLA1: Using Model ID: 5 (Emcore TTX1995) in OIF 1.2 mode
2>I:(363.5490):I1: ITLA1: INIT_SM: READ_FTF_RANGE
1>I:(363.5630):I0: ITLA0: INIT_SM: COMPLETE
1>I:(363.5631):N0: Dicon: Table Found Idx=6, freq=191.600 THz, f1=0.000V, f2=32.410V Temp=-999.00
1>I:(363.5632):N0: ETOF: Table next Idx=7, freq=191.650 THz, f1=0.000V, f2=31.950V Temp=-999.00
1>I:(363.5632):N0: Dicon: ditherV=0.0090 lsbsPerGHz=13 dGHz=99.99 dV=0.9000 lsbs=1377 f1=0.000 f2=32.410 
1>I:(363.5633):N0: TFC: ditherStep=(10.000GHz, 3.000GHz)
2>I:(363.5710):I1: ITLA1: INIT_SM: READ_MIN_POWER
2>I:(363.5930):I1: ITLA1: INIT_SM: READ_MAX_POWER
2>I:(363.6190):I1: ITLA1: INIT_SM: READ_MIN_GRID_SPACING
2>I:(363.6410):I1: ITLA1: INIT_SM: READ_MIN_FREQ
1>I:(363.6630):N0: TOF: Table: Set F1=0.000000 F2=32.410000 
1>I:(363.6730):N0: TOF: Table: Get F1=0.000000 F2=32.409500 
1>I:(363.6731):I0: ITLA0: Full Tune: Coarse: 193.600000 THz, Fine: 0 MHz
1>I:(363.6731):I0: SM_TX0: BOARD_INIT, event: 0x00000004
1>I:(363.6732):I0: TDP0: FCN_ENTER(ProcessHighPowerUpStartMsg)
1>I:(363.6732):I0: NTWK_TX::AsicAccessCntl::Lock() - Locked in 0 ms
1>I:(363.6733):I0: ITLA0: TUNE_SM: SET_OUTPUT_POWER
1>I:(363.6733):I0: ITLA0: Set output power: 16.02 dBm
1>I:(363.6733):I0: BNL0: FCN_ENTER(PowerUpTxPath)
1>I:(363.6734):I0: BNL0: FCN_EXIT(PowerUpTxPath)
2>I:(363.6740):I1: ITLA1: INIT_SM: READ_MAX_FREQ
2>I:(363.6960):I1: ITLA1: FTF Range: +/-6000 MHz
2>I:(363.6960):I1: ITLA1: Output Power Range: 10.00 dBm to 16.02 dBm
2>I:(363.6961):I1: ITLA1: Minimum Grid Spacing: 100 MHz
2>I:(363.6961):I1: ITLA1: Lowest Frequency: 191.120000 THz
2>I:(363.6961):I1: ITLA1: Highest Frequency: 196.300000 THz
1>I:(363.7010):I0: ITLA0: TUNE_SM: SET_FTF
2>I:(363.7070):I1: ITLA1: INIT_SM: SET_MCB
2>I:(363.7070):I1: ITLA1: Set MCB: 0x4
1>I:(363.7230):I0: DAC : e_CAL_START
1>I:(363.7230):I0: TDP0: FCN_EXIT(ProcessHighPowerUpStartMsg)
1>I:(363.7231):I0: ITLA0: TUNE_SM: SET_SAFE_FCF1
2>I:(363.7320):I1: ITLA1: INIT_SM: SET_SRQT
1>I:(363.7480):I0: ITLA0: TUNE_SM: SET_FCF2
1>I:(363.7640):I0: DAC : e_CHECK_PLL
1>I:(363.7700):I0: ITLA0: TUNE_SM: SET_FCF1
2>I:(363.7760):I1: ITLA1: SRQ_FE (363.7473) StatusF/W: 0x8000 0x8005
2>I:(363.7761):I1: ITLA1: INIT_SM: SET_FATALT
1>I:(363.7920):I0: ITLA0: TUNE_SM: SET_FCF3
1>I:(363.8030):I0: ITLA0: TUNE_SM: ENABLE_SENA
2>I:(363.8090):I1: ITLA1: INIT_SM: SET_ALARMT
2>I:(363.8420):I1: ITLA1: SRQ_RE (363.8094) StatusF/W: 0x0000 0x0000
2>I:(363.8421):I1: ITLA1: INIT_SM: SET_TBTFH
2>I:(363.8570):I1: ITLA1: INIT_SM: SET_POWER_RAMP
2>I:(363.8680):I1: ITLA1: INIT_SM: SET_FTF_TUNING_RATE
2>I:(363.8790):I1: ITLA1: INIT_SM: SET_CHANNEL_1
2>I:(363.9010):I1: ITLA1: INIT_SM: COMPLETE
2>I:(363.9011):N0: Dicon: Table Found Idx=10, freq=191.800 THz, f1=0.000V, f2=30.620V Temp=-999.00
2>I:(363.9012):N0: ETOF: Table next Idx=11, freq=191.850 THz, f1=0.000V, f2=30.140V Temp=-999.00
2>I:(363.9012):N0: Dicon: ditherV=0.0094 lsbsPerGHz=14 dGHz=100.01 dV=0.9400 lsbs=1438 f1=0.000 f2=30.620 
2>I:(363.9013):N0: TFC: ditherStep=(10.000GHz, 3.000GHz)
1>I:(363.9140):I0: DAC : e_CAL_RUNNING
1>I:(363.9640):I0: DAC : e_CAL_COMPLETE_SUCCESS
2>I:(364.0010):N0: TOF: Table: Set F1=0.000000 F2=30.620001 
2>I:(364.0110):N0: TOF: Table: Get F1=0.000000 F2=30.619864 
2>I:(364.0111):I1: ITLA1: Full Tune: Coarse: 193.800000 THz, Fine: 0 MHz
2>I:(364.0111):I1: SM_TX1: BOARD_INIT, event: 0x00000004
2>I:(364.0112):I1: TDP1: FCN_ENTER(ProcessHighPowerUpStartMsg)
2>I:(364.0112):I1: NTWK_TX::AsicAccessCntl::Lock() - Locked in 0 ms
2>I:(364.0113):I1: ITLA1: TUNE_SM: SET_OUTPUT_POWER
2>I:(364.0113):I1: ITLA1: Set output power: 16.02 dBm
2>I:(364.0113):I1: BNL1: FCN_ENTER(PowerUpTxPath)
2>I:(364.0114):I1: BNL1: FCN_EXIT(PowerUpTxPath)
2>I:(364.0360):I1: ITLA1: TUNE_SM: SET_FTF
2>I:(364.0580):I1: ITLA1: TUNE_SM: SET_SAFE_FCF1
2>I:(364.0610):I1: DAC : e_CAL_START
2>I:(364.0610):I1: TDP1: FCN_EXIT(ProcessHighPowerUpStartMsg)
1>I:(364.0640):I0: SM_TX0: DEVICES_READY, event: 0x00000020
1>I:(364.0641):I0: TDP0: FCN_ENTER(ConfigureAndStartAsicBlocks)
2>I:(364.0650):I1: DAC : e_CHECK_PLL
2>I:(364.0800):I1: ITLA1: TUNE_SM: SET_FCF2
1>I:(364.0840):I0: TX PLL 0 InitReg 3
1>I:(364.0840):I0: TX PLL 0 EnableControlLoop 3
1>I:(364.0841):I0: TX PLL 1 EnableControlLoop 0
2>I:(364.1050):I1: ITLA1: TUNE_SM: SET_FCF1
2>I:(364.1270):I1: ITLA1: TUNE_SM: SET_FCF3
2>I:(364.1380):I1: ITLA1: TUNE_SM: ENABLE_SENA
1>I:(364.1596):N0: TxOduMux::SetPrbsTestMode en:0 l:8 m:4 i:1
@2>I:(364.2150):I1: DAC : e_CAL_RUNNING
2>I:(364.2650):I1: DAC : e_CAL_COMPLETE_SUCCESS
2>I:(364.3651):I1: SM_TX1: DEVICES_READY, event: 0x00000020
2>I:(364.3651):I1: TDP1: FCN_ENTER(ConfigureAndStartAsicBlocks)
2>I:(364.3850):I1: TX PLL 0 InitReg 3
2>I:(364.3850):I1: TX PLL 0 EnableControlLoop 3
2>I:(364.3851):I1: TX PLL 1 EnableControlLoop 0
2>I:(364.4606):N0: TxOduMux::SetPrbsTestMode en:0 l:8 m:4 i:1
1>I:(365.1770):I0: TX PLL 0 Locked in 1008 ms
1>I:(365.1770):I0: NTWK_TX::AsicAccessCntl::Unlock() - Unlocked
1>I:(365.1771):I0: TDP0: FCN_EXIT(ConfigureAndStartAsicBlocks)
1>I:(365.1772):I0: SM_TX0: LASER_READY_OFF, event: 0x00000040
1>I:(365.1772):I0: SM_TX0: LASER_READY, event: 0x00002000
1>I:(365.1774):I0: BNL0: FCN_ENTER(PowerUpOptics)
1>I:(365.1776):I0: ** PIC: TxHighPowerUp modFormat = 4          <--- ** 
1>I:(365.3880):N0: ControlLoops: FCN_ENTER(TxHighPowerUp)
1>I:(365.3881):N0: ControlLoops: FCN_EXIT(TxHighPowerUp)
1>I:(365.3881):I0: BNL0: FCN_EXIT(PowerUpOptics)
2>I:(365.4760):I1: TX PLL 0 Locked in 1006 ms
2>I:(365.4760):I1: NTWK_TX::AsicAccessCntl::Unlock() - Unlocked
2>I:(365.4761):I1: TDP1: FCN_EXIT(ConfigureAndStartAsicBlocks)
2>I:(365.476:I1: SM_TX1: LASER_READY_OFF, event: 0x00000040
2>I:(365.4762):I1: SM_TX1: LASER_READY, event: 0x00002000
2>I:(365.4764):I1: BNL1: FCN_ENTER(PowerUpOptics)
2>I:(365.4766):I1: ** PIC: TxHighPowerUp modFormat = 4          <--- ** 
2>I:(365.6870):N0: ControlLoops: FCN_ENTER(TxHighPowerUp)
2>I:(365.6871):N0: ControlLoops: FCN_EXIT(TxHighPowerUp)
2>I:(365.6871):I1: BNL1: FCN_EXIT(PowerUpOptics)
~1>I:(370.4510):I0: PIC: Temp increased. thresh=10.0: old [35.179413, 0x3DA9], new [45.395416, 0x2F4A]<--- 
1>I:(370.4511):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.00 dac = 0x4FBE (20414) IdarkAdc=0 
1>I:(370.4512):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
2>I:(372.1510):I1: PIC: Temp increased. thresh=10.0: old [34.961304, 0x3DFF], new [45.088684, 0x2FAE]<--- 
2>I:(372.1511):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.00 dac = 0x4FBE (20414) IdarkAdc=0 
2>I:(372.1511):N0: SigPwr LOS = -23.000000. SetAdc: 0xffff, ClrAdc: 0x0000
!@2>I:(378.1640):I1: ITLA1: TUNE_SM: COMPLETE
2>I:(378.1641):I1: SM_TX1: MODULATOR_CONVERGE, event: 0x00000080
2>I:(378.1642):N0: FecFrameSync SetUniqueWord::Primary 
2>I:(378.1767):I1: ITLA1: Frequency Change event: 193.800000 THz
2>I:(378.1768):I1: ** PIC: DoModulatorConverge modFormat = 4  ER_method=0        <--- ** 
2>I:(378.2010):I1: 

[PIC Loop]: ITLA tuned to 193.800003 THz 

2>I:(378.2011):I1: ColdStart or WaveLength Changed. itu=193.80 THz Init PIC RX 
2>I:(378.2080):I1: PIC: Setting RFPD_BIAS to 2.945V  PD=9.815mA R=0.025Ohms Target=1.700V offset=1.000
2>I:(378.2081):I1: CalcRxpd T(-0.09063270, -0.02349779 -0.00948052) 
2>I:(378.2081):I1: RxPD[-0.090633, -0.023498, -0.009481 TL -nan] T[16.415001, 50.082500, 74.224998 TL 0.000000] 
2>I:(378.2082):I1: Slope[0.001994, 0.000581 -nan] Offset[-0.123365, -0.052576 -nan] 
2>I:(378.2082):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA5 (20389) IdarkAdc=0 
2>I:(378.2084):N0: SigPwr LOS = -23.000000. SetAdc: 0x7a00, ClrAdc: 0x7800
2>I:(378.2173):I1: VCC1 = 3.5000V, VCC2 = 5.8000V, TIA_VCC = 3.3000 V
2>I:(378.3870):I1: PIC: InitDriver PostConv 
2>I:(378.3871):I1: InitDriverConfig extMod=4 intFormat=4
2>I:(378.3871):I1: HamiltonDevice::InitializeSennaModConfig
2>I:(378.3871):I1: 

 ***  extendedSettingsValid=1 **** 

2>I:(378.3872):I1: InitDriverPerChan modFormat=4 extMod=4
1>I:(379.4620):I0: ITLA0: TUNE_SM: COMPLETE
1>I:(379.4621):I0: SM_TX0: MODULATOR_CONVERGE, event: 0x00000080
1>I:(379.4622):N0: FecFrameSync SetUniqueWord::Primary 
1>I:(379.4747):I0: ITLA0: Frequency Change event: 193.600000 THz
1>I:(379.4747):I0: ** PIC: DoModulatorConverge modFormat = 4  ER_method=0        <--- ** 
1>I:(379.5010):I0: 

[PIC Loop]: ITLA tuned to 193.600006 THz 

1>I:(379.5011):I0: ColdStart or WaveLength Changed. itu=193.60 THz Init PIC RX 
1>I:(379.5080):I0: PIC: Setting RFPD_BIAS to 2.938V  PD=9.506mA R=0.025Ohms Target=1.700V offset=1.000
1>I:(379.5081):I0: CalcRxpd T(-0.29284477, 0.00000000 0.13567352) 
1>I:(379.5081):I0: RxPD[-0.292845, 0.000000, 0.135674 TL -nan] T[15.012500, 50.009998, 74.029999 TL 0.000000] 
1>I:(379.5082):I0: Slope[0.008368, 0.005648 -nan] Offset[-0.418463, -0.282474 -nan] 
1>I:(379.5083):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA5 (20389) IdarkAdc=0 
1>I:(379.5085):N0: SigPwr LOS = -23.000000. SetAdc36: 0x7a00, ClrAdc: 0x7800
1>I:(379.5153):I0: VCC1 = 3.5000V, VCC2 = 5.8000V, TIA_VCC = 3.3000 V
1>I:(379.6850):I0: PIC: InitDriver PostConv 
1>I:(379.6851):I0: InitDriverConfig extMod=4 intFormat=4
1>I:(379.6851):I0: HamiltonDevice::InitializeSennaModConfig
1>I:(379.6852):I0: 

 ***  extendedSettingsValid=1 **** 

1>I:(379.6852):I0: InitDriverPerChan modFormat=4 extMod=4
~2>I:(381.2952):I1: RunOnce: iter=10 converged=1 pdx=90.585 pdy=96.011 rfpd=9.675 txpow=3.1661 20749 et=1.308 et=10.111 
2>I:(382.3770):I1: ReCentering Integrators  
1>I:(382.5652):I0: RunOnce: iter=7 converged=1 pdx=99.573 pdy=110.518 rfpd=9.449 txpow=3.5172 23050 et=0.910 et=7.112 
!1>I:(383.6470):I0: ReCentering Integrators  
@2>I:(384.3822):I1: RunOnce: iter=4 converged=1 pdx=82.536 pdy=87.519 rfpd=9.685 txpow=3.1585 20699 et=0.510 et=4.111 
1>I:(385.6492):I0: RunOnce: iter=1 converged=1 pdx=95.485 pdy=97.213 rfpd=9.440 txpow=3.5172 23050 et=0.111 et=1.112 
~2>I:(390.3872):I1: RunOnce: iter=4 converged=1 pdx=87.807 pdy=85.618 rfpd=9.696 txpow=3.1496 20641 et=0.508 et=4.112 
1>I:(391.6512):I0: RunOnce: iter=1 converged=1 pdx=97.629 pdy=98.225 rfpd=9.465 txpow=3.5172 23050 et=0.112 et=1.125 
2>I:(391.9312):I1: RunOnce: iter=2 converged=1 pdx=89.175 pdy=84.393 rfpd=9.695 txpow=3.1469 20623 et=0.247 et=2.116 
2>I:(392.0310):I1: PIC: swTxErVoa control loop Disabled!! 
2>I:(392.0311):I1: MDL: modFormat=4, modFormat_=4, target=-17.5 HiLimit=40 LoLimit=5
2>I:(392.0312):I1: SM_TX1: TX_PWR_OFF, event: 0x00000200
2>I:(392.0313):N0: FecFrameSync SetUniqueWord::Primary 
0>I:(392.0314):I1: SM_MSA1: FCN_ENTER(HighPowerUpExit), LANE_LOPWRs: 0, LANE_RSTs: 0
0>I:(392.0314):I1: SM_MSA1: FCN_EXIT(HighPowerUpExit)
2>I:(392.0314):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA5 (20389) IdarkAdc=0 
0>I:(392.0314):I1: SM_MSA1: TX_OFF, event: 100, general flags: 0x0E20000F, lane flags: 0x00000007
2>I:(392.0316):I1: ITLA1: ReissueFawsEvents: 0x00000000
2>I:(392.0317):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA5 (20389) IdarkAdc=0 
0>I:(392.1048):N0: DiagsHndlr: MTB DIAG, cmdName: TX_TURN_UP_TIME, accessOp: 2, transNum: 940
0>I:(392.1049):I1: DiagsHndlrCntlr: Writing value 0x000003AC to mailbox id: 9
0>I:(392.4545):N0: DiagsHndlr: MTB DIAG, cmdName: RX_TURN_UP_TIME, accessOp: 2, transNum: 941
0>I:(392.4546):I1: DiagsHndlrCntlr: Writing value 0x000003AD to mailbox id: 9
0>I:(392.4881):I1: SM_MSA1: TX_TURN_ON, event: 107, general flags: 0x0E20000F, lane flags: 0x0000000F
2>I:(392.4881):I1: SM_TX1: OUTPUT_PWR_ADJ, event: 0x00080000
2>I:(392.4882):N0: ControlLoops::AddPumpLasTmrMsgToTaskQueue e_MSB_START_PUMP_LAS_TIMER 
2>I:(392.4883):N0: TFC: SetTargetOutput to -20.00 dBm step=0
2>I:(392.4885):N0: Dicon: Table Found Idx=74, freq=193.800 THz, f1=12.380V, f2=0.000V Temp=-999.00
2>I:(392.4885):N0: ETOF: Table Next Idx=75, freq=193.850 THz, f1=13.480V, f2=0.000V Temp=-999.00
2>I:(392.4886):N0: Dicon: ditherV=0.0220 lsbsPerGHz=33 dGHz=100.01 dV=2.2000 lsbs=3367 f1=12.380 f2=0.000 
2>I:(392.4887):N0: TFC: ditherStep=(10.000GHz, 3.000GHz)
2>I:(392.5880):N0: TOF: Table: Set F1=12.380000 F2=0.000000 
2>I:(392.5981):N0: TOF: Table: Get F1=12.379800 F2=0.000000 
2>I:(392.6450):N0: VoaPwrCntlTx1 VoaConverged oor=0
2>I:(392.7011):N0: TFC: SetTargetOutput to -20.00 dBm step=1
2>I:(392.7060):N0: VoaPwrCntlTx1 VoaConverged oor=0
2>I:(392.7111):N0: TFC: Dither setup. filter=1 dither[10,20,50] [10.000, 3.000, 1.200] 
2>I:(392.7870):N0: VoaPwrCntlTx1 VoaConverged oor=0
2>I:(392.8712):N0: ControlLoops: Restore to Host output power = 0.000 
2>I:(392.8712):N0: FecFrameSync SetUniqueWord::Primary 
2>I:(392.9890):N0: VoaPwrCntlTx1 VoaConverged oor=0
2>I:(392.9890):N0: VoaPwrCntlTx1 Post OutputPwrAdj PwrSel=0 oor=0
2>I:(392.9892):I1: SM_TX1: TURN_UP_DONE, event: 0x00000800
0>I:(392.9893):I1: SM_MSA1: READY, event: 115, general flags: 0x0E20000F, lane flags: 0x0000001F
2>I:(392.9893):I1: ITLA1: ReissueFawsEvents: 0x00000000
2>I:(392.9900):I1: DSP_DATA_PROC: Set Task Priority = 42
0>I:(393.0966):N0: DiagsHndlr: MTB DIAG, cmdName: TX_TURN_UP_TIME, accessOp: 2, transNum: 942
0>I:(393.0967):I1: DiagsHndlrCntlr: Writing value 0x000003AE to mailbox id: 9
1>I:(393.1952):I0: RunOnce: iter=2 converged=1 pdx=98.361 pdy=96.958 rfpd=9.474 txpow=3.5190 23062 et=0.243 et=2.112 
1>I:(393.2950):I0: PIC: swTxErVoa control loop Disabled!! 
1>I:(393.2951):I0: MDL: modFormat=4, modFormat_=4, target=-17.5 HiLimit=40 LoLimit=5
1>I:(393.2952):I0: SM_TX0: TX_PWR_OFF, event: 0x00000200
1>I:(393.2953):N0: FecFrameSync SetUniqueWord::Primary 
0>I:(393.2954):I0: SM_MSA0: FCN_ENTER(HighPowerUpExit), LANE_LOPWRs: 0, LANE_RSTs: 0
0>I:(393.2954):I0: SM_MSA0: FCN_EXIT(HighPowerUpExit)
1>I:(393.2955):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA9 (20393) IdarkAdc=0 
0>I:(393.2955):I0: SM_MSA0: TX_OFF, event: 3, general flags: 0x0E20000F, lane flags: 0x00000007
1>I:(393.2956):I0: ITLA0: ReissueFawsEvents: 0x00000000
1>I:(393.2957):N0: ControlLoops::SetLosThresh(-23.00 dBm) uncor=-23.03 dac = 0x4FA9 (20393) IdarkAdc=0 
0>I:(393.3000):N0: AVS Active
0>I:(393.3155):N0: DiagsHndlr: MTB DIAG, cmdName: RX_TURN_UP_TIME, accessOp: 2, transNum: 943
0>I:(393.3155):I1: DiagsHndlrCntlr: Writing value 0x000003AF to mailbox id: 9
0>I:(393.3969):N0: DiagsHndlr: MTB DIAG, cmdName: TX_TURN_UP_TIME, accessOp: 2, transNum: 944
0>I:(393.3969):I0: DiagsHndlrCntlr: Writing value 0x000003B0 to mailbox id: 5
!0>I:(393.6169):N0: DiagsHndlr: MTB DIAG, cmdName: RX_TURN_UP_TIME, accessOp: 2, transNum: 945
0>I:(393.6171):I0: DiagsHndlrCntlr: Writing value 0x000003B1 to mailbox id: 5
0>I:(393.6537):I0: SM_MSA0: TX_TURN_ON, event: 107, general flags: 0x0E20000F, lane flags: 0x0000000F
1>I:(393.6538):I0: SM_TX0: OUTPUT_PWR_ADJ, event: 0x00080000
1>I:(393.6538):N0: ControlLoops::AddPumpLasTmrMsgToTaskQueue e_MSB_START_PUMP_LAS_TIMER 
1>I:(393.6539):N0: TFC: SetTargetOutput to -20.00 dBm step=0
1>I:(393.6542):N0: Dicon: Table Found Idx=66, freq=193.600 THz, f1=6.740V, f2=0.000V Temp=-999.00
1>I:(393.6542):N0: ETOF: Table Next Idx=67, freq=193.610 THz, f1=7.160V, f2=0.000V Temp=-999.00
1>I:(393.6543):N0: Dicon: ditherV=0.0435 lsbsPerGHz=66 dGHz=20.00 dV=0.8700 lsbs=1331 f1=6.740 f2=0.000 
1>I:(393.6543):N0: TFC: ditherStep=(10.000GHz, 3.000GHz)
1>I:(393.7540):N0: TOF: Table: Set F1=6.740000 F2=0.000000 
1>I:(393.7641):N0: TOF: Table: Get F1=6.739728 F2=0.000000 
1>I:(393.8110):N0: VoaPwrCntlTx0 VoaConverged oor=0
1>I:(393.8711):N0: TFC: SetTargetOutput to -20.00 dBm step=1
1>I:(393.8760):N0: VoaPwrCntlTx0 VoaConverged oor=0
1>I:(393.8811):N0: TFC: Dither setup. filter=1 dither[10,20,50] [10.000, 3.000, 1.200] 
1>I:(393.9560):N0: VoaPwrCntlTx0 VoaConverged oor=0
1>I:(394.0412):N0: ControlLoops: Restore to Host output power = 0.000 
1>I:(394.0412):N0: FecFrameSync SetUniqueWord::Primary 
1>I:(394.1630):N0: VoaPwrCntlTx0 VoaConverged oor=0
1>I:(394.1630):N0: VoaPwrCntlTx0 Post OutputPwrAdj PwrSel=0 oor=0
1>I:(394.1632):I0: SM_TX0: TURN_UP_DONE, event: 0x00000800
0>I:(394.1633):I0: SM_MSA0: READY, event: 115, general flags: 0x0E20000F, lane flags: 0x0000001F
1>I:(394.1633):I0: ITLA0: ReissueFawsEvents: 0x00000000
1>I:(394.1641):I0: DSP_DATA_PROC: Set Task Priority = 42
@0>I:(394.1938):N0: DiagsHndlr: MTB DIAG, cmdName: TX_TURN_UP_TIME, accessOp: 2, transNum: 946
0>I:(394.1938):I0: DiagsHndlrCntlr: Writing value 0x000003B2 to mailbox id: 5
0>I:(394.4082):N0: DiagsHndlr: MTB DIAG, cmdName: RX_TURN_UP_TIME, accessOp: 2, transNum: 947
0>I:(394.4082):I0: DiagsHndlrCntlr: Writing value 0x000003B3 to mailbox id: 5
0>I:(395.4744):N0: DiagsHndlr: MTB DIAG, cmdName: ABC_PRODUCT_ID, accessOp: 4, transNum: 948
0>I:(396.5011):N0: DiagsHndlr: MTB DIAG, cmdName: ABC_PRODUCT_ID, accessOp: 4, transNum: 949
0>I:(396.8138):N0: DiagsHndlr: MTB DIAG, cmdName: PICP_SW_CNTL_MDL_OPT, accessOp: 1, transNum: 950
0>I:(396.8138):I1: DiagsHndlrCntlr: Writing value 0x000003B6 to mailbox id: 9
0>I:(397.4739):N0: DiagsHndlr: MTB DIAG, cmdName: PICP_SW_CNTL_MDL_OPT, accessOp: 1, transNum: 951
0>I:(397.4741):I0: DiagsHndlrCntlr: Writing value 0x000003B7 to mailbox id: 5


******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-16QAM / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:15:00 6/21/2023
******************************************************************************


******************************************************************************
* CLEAR CONSOLE:   Calibration - DSP Skew Extended   ( Lane 1 / DP-16QAM / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:27:07 6/21/2023
******************************************************************************


******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-16QAM / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:36:01 6/21/2023
******************************************************************************


******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-QPSK / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:40:29 6/21/2023
******************************************************************************


******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-QPSK / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:40:30 6/21/2023
******************************************************************************


******************************************************************************
* CLEAR CONSOLE:   Calibration - Modulation Specific   ( Lane 1 / DP-QPSK / 193.80 THz / 25 °C / CALIBRATION )     (Chan 1/1)
* 8:40:32 6/21/2023
******************************************************************************

