// Seed: 2609067002
module module_0 (
    output wire id_0,
    output wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input logic id_3,
    input supply1 id_4,
    input wire id_5,
    output logic id_6,
    input tri id_7,
    input tri id_8
);
  assign id_0 = id_7;
  if (1) begin : LABEL_0
    always_latch begin : LABEL_0
      id_6 <= id_3;
    end
    id_10(
        id_7
    );
  end
  rtran (1, 1 + id_2 <-> 1'd0 - 1'b0);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.type_4 = 0;
  tri0 id_12;
  assign id_12 = id_1;
endmodule
