

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri Jun 10 18:37:25 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40009|  2457609|  40009|  2457609|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      1|       0|    248|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     82|
|Register         |        -|      -|     262|     24|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     262|    354|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |                      Instance                     |                     Module                    |      Expression     |
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1_U14  |yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_muladd_10ns_8s_18s_18_1_U15         |yuv_filter_mac_muladd_10ns_8s_18s_18_1         |     i0 * i1 + i2    |
    |yuv_filter_mac_muladd_8s_8s_17ns_17_1_U13          |yuv_filter_mac_muladd_8s_8s_17ns_17_1          |     i0 + i1 * i2    |
    |yuv_filter_mul_mul_16ns_16ns_32_1_U12              |yuv_filter_mul_mul_16ns_16ns_32_1              |       i0 * i1       |
    +---------------------------------------------------+-----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_344_p2               |     *    |      1|  0|   0|           9|           8|
    |indvar_flatten_next_fu_242_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp2_fu_495_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp_13_fu_412_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_17_fu_504_p2               |     +    |      0|  0|  19|          19|          19|
    |tmp_1_fu_309_p2                |     +    |      0|  0|  11|          23|          23|
    |tmp_s_fu_299_p2                |     +    |      0|  0|  11|          23|          23|
    |x_1_fu_248_p2                  |     +    |      0|  0|  16|           1|          16|
    |y_1_fu_315_p2                  |     +    |      0|  0|  16|           1|          16|
    |exitcond5_fu_254_p2            |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_flatten_fu_237_p2     |   icmp   |      0|  0|  11|          32|          32|
    |icmp1_fu_427_p2                |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_520_p2                |   icmp   |      0|  0|   2|           3|           1|
    |icmp_fu_362_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_10_fu_392_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_16_fu_459_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_20_fu_552_p2               |    or    |      0|  0|   1|           1|           1|
    |B_fu_558_p3                    |  select  |      0|  0|   8|           1|           8|
    |G_fu_465_p3                    |  select  |      0|  0|   8|           1|           8|
    |R_fu_398_p3                    |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_451_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_544_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_384_p3             |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_267_p3           |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_259_p3               |  select  |      0|  0|  16|           1|           1|
    |D_fu_329_p2                    |    xor   |      0|  0|  10|           8|           9|
    |E_fu_335_p2                    |    xor   |      0|  0|  10|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      1|  0| 248|         226|         261|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it8   |   1|          2|    1|          2|
    |indvar_flatten_reg_196  |  32|          2|   32|         64|
    |x_phi_fu_211_p4         |  16|          2|   16|         32|
    |x_reg_207               |  16|          2|   16|         32|
    |y_reg_218               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_reg_717                 |   8|   0|    8|          0|
    |D_reg_683                 |   8|   0|    8|          0|
    |E_reg_690                 |   8|   0|    8|          0|
    |G_reg_712                 |   8|   0|    8|          0|
    |R_reg_707                 |   8|   0|    8|          0|
    |V_reg_678                 |   8|   0|    8|          0|
    |Y_reg_673                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8     |   1|   0|    1|          0|
    |bound_reg_621             |  32|   0|   32|          0|
    |exitcond_flatten_reg_626  |   1|   0|    1|          0|
    |indvar_flatten_reg_196    |  32|   0|   32|          0|
    |tmp_12_reg_702            |  17|   0|   17|          0|
    |tmp_1_reg_640             |  23|   0|   23|          0|
    |tmp_21_cast_reg_650       |  23|   0|   64|         41|
    |tmp_3_reg_695             |  18|   0|   18|          0|
    |tmp_mid2_v_reg_635        |  16|   0|   16|          0|
    |x_reg_207                 |  16|   0|   16|          0|
    |y_reg_218                 |  16|   0|   16|          0|
    |exitcond_flatten_reg_626  |   0|   1|    1|          0|
    |tmp_21_cast_reg_650       |   0|  23|   64|         41|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 262|  24|  368|         82|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|out_width                  |  in |   16|   ap_none  |      out_width     |    scalar    |
|out_height                 |  in |   16|   ap_none  |     out_height     |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: in_height_read_1 [1/1] 0.00ns
:0  %in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_1 [1/1] 0.00ns
:1  %in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: cast [1/1] 0.00ns
:2  %cast = zext i16 %in_width_read_1 to i32

ST_1: cast1 [1/1] 0.00ns
:3  %cast1 = zext i16 %in_height_read_1 to i32

ST_1: bound [1/1] 6.38ns
:4  %bound = mul i32 %cast1, %cast

ST_1: stg_17 [1/1] 1.57ns
:5  br label %1


 <State 2>: 7.35ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x [1/1] 0.00ns
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: y [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_1, %.reset ]

ST_2: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: stg_23 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: x_1 [1/1] 1.96ns
.reset:0  %x_1 = add i16 1, %x

ST_2: exitcond5 [1/1] 2.28ns
.reset:3  %exitcond5 = icmp eq i16 %y, %in_height_read_1

ST_2: y_mid2 [1/1] 1.37ns
.reset:4  %y_mid2 = select i1 %exitcond5, i16 0, i16 %y

ST_2: tmp_mid2_v [1/1] 1.37ns
.reset:5  %tmp_mid2_v = select i1 %exitcond5, i16 %x_1, i16 %x

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i16 %tmp_mid2_v to i13

ST_2: p_shl2_cast [1/1] 0.00ns
.reset:7  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_2: tmp_5 [1/1] 0.00ns
.reset:8  %tmp_5 = trunc i16 %tmp_mid2_v to i15

ST_2: p_shl3_cast [1/1] 0.00ns
.reset:9  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_5, i8 0)

ST_2: tmp_s [1/1] 1.85ns
.reset:10  %tmp_s = add i23 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_cast [1/1] 0.00ns
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_2: tmp_1 [1/1] 1.85ns
.reset:15  %tmp_1 = add i23 %tmp_s, %tmp_cast

ST_2: y_1 [1/1] 1.96ns
.reset:76  %y_1 = add i16 1, %y_mid2


 <State 3>: 2.61ns
ST_3: tmp_21_cast [1/1] 0.00ns
.reset:16  %tmp_21_cast = zext i23 %tmp_1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_21_cast

ST_3: in_channels_ch3_addr [1/1] 0.00ns
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_21_cast

ST_3: Y [4/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_3: V [4/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 4>: 2.61ns
ST_4: in_channels_ch2_addr [1/1] 0.00ns
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_21_cast

ST_4: Y [3/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: U [4/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: V [3/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 2.61ns
ST_5: Y [2/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_5: U [3/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_5: V [2/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 2.61ns
ST_6: Y [1/4] 2.61ns
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_6: U [2/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_6: V [1/4] 2.61ns
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 7.75ns
ST_7: U [1/4] 2.61ns
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_7: tmp_3_cast [1/1] 0.00ns
.reset:26  %tmp_3_cast = zext i8 %Y to i9

ST_7: C [1/1] 0.00ns
.reset:27  %C = add i9 -16, %tmp_3_cast

ST_7: D [1/1] 1.37ns
.reset:28  %D = xor i8 %U, -128

ST_7: E [1/1] 1.37ns
.reset:29  %E = xor i8 %V, -128

ST_7: tmp_6_cast [1/1] 0.00ns
.reset:30  %tmp_6_cast = sext i9 %C to i18

ST_7: tmp_7 [1/1] 3.36ns
.reset:31  %tmp_7 = mul i18 298, %tmp_6_cast

ST_7: tmp_8_cast5 [1/1] 0.00ns
.reset:32  %tmp_8_cast5 = sext i8 %E to i17

ST_7: tmp_3 [1/1] 3.02ns
.reset:35  %tmp_3 = add i18 128, %tmp_7

ST_7: tmp_12 [1/1] 6.38ns
.reset:47  %tmp_12 = mul i17 -208, %tmp_8_cast5


 <State 8>: 11.19ns
ST_8: tmp_8_cast [1/1] 0.00ns
.reset:33  %tmp_8_cast = sext i8 %E to i18

ST_8: tmp_9 [1/1] 3.36ns
.reset:34  %tmp_9 = mul i18 409, %tmp_8_cast

ST_8: tmp_4 [1/1] 3.02ns
.reset:36  %tmp_4 = add i18 %tmp_9, %tmp_3

ST_8: tmp_6 [1/1] 0.00ns
.reset:37  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_4, i32 16, i32 17)

ST_8: icmp [1/1] 1.36ns
.reset:38  %icmp = icmp eq i2 %tmp_6, 1

ST_8: tmp_8 [1/1] 0.00ns (grouped into LUT with out node R)
.reset:39  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_4, i32 17)

ST_8: phitmp [1/1] 0.00ns (grouped into LUT with out node R)
.reset:40  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_4, i32 8, i32 15)

ST_8: p_phitmp [1/1] 0.00ns (grouped into LUT with out node R)
.reset:41  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_8: tmp_10 [1/1] 0.00ns (grouped into LUT with out node R)
.reset:42  %tmp_10 = or i1 %icmp, %tmp_8

ST_8: R [1/1] 1.37ns (out node of the LUT)
.reset:43  %R = select i1 %tmp_10, i8 %p_phitmp, i8 %phitmp

ST_8: tmp_16_cast4_cast [1/1] 0.00ns
.reset:44  %tmp_16_cast4_cast = sext i8 %D to i16

ST_8: tmp_11 [1/1] 3.36ns
.reset:45  %tmp_11 = mul i16 -100, %tmp_16_cast4_cast

ST_8: tmp_11_cast [1/1] 0.00ns
.reset:46  %tmp_11_cast = sext i16 %tmp_11 to i17

ST_8: tmp1 [1/1] 3.02ns
.reset:48  %tmp1 = add i17 %tmp_12, %tmp_11_cast

ST_8: tmp1_cast [1/1] 0.00ns
.reset:49  %tmp1_cast = sext i17 %tmp1 to i18

ST_8: tmp_13 [1/1] 2.08ns
.reset:50  %tmp_13 = add i18 %tmp_3, %tmp1_cast

ST_8: tmp_14 [1/1] 0.00ns
.reset:51  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_13, i32 16, i32 17)

ST_8: icmp1 [1/1] 1.36ns
.reset:52  %icmp1 = icmp eq i2 %tmp_14, 1

ST_8: tmp_15 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:53  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_13, i32 17)

ST_8: phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:54  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_13, i32 8, i32 15)

ST_8: p_phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:55  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_8: tmp_16 [1/1] 0.00ns (grouped into LUT with out node G)
.reset:56  %tmp_16 = or i1 %icmp1, %tmp_15

ST_8: G [1/1] 1.37ns (out node of the LUT)
.reset:57  %G = select i1 %tmp_16, i8 %p_phitmp2, i8 %phitmp2

ST_8: p_shl [1/1] 0.00ns
.reset:58  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_8: p_shl_cast [1/1] 0.00ns
.reset:59  %p_shl_cast = sext i17 %p_shl to i19

ST_8: p_shl1 [1/1] 0.00ns
.reset:60  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
.reset:61  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_8: tmp2 [1/1] 2.08ns
.reset:62  %tmp2 = add i18 %tmp_3, %p_shl1_cast

ST_8: tmp2_cast [1/1] 0.00ns
.reset:63  %tmp2_cast = sext i18 %tmp2 to i19

ST_8: tmp_17 [1/1] 2.08ns
.reset:64  %tmp_17 = add i19 %p_shl_cast, %tmp2_cast

ST_8: tmp_18 [1/1] 0.00ns
.reset:65  %tmp_18 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_17, i32 16, i32 18)

ST_8: icmp2 [1/1] 1.62ns
.reset:66  %icmp2 = icmp sgt i3 %tmp_18, 0

ST_8: tmp_19 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:67  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_17, i32 18)

ST_8: phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:68  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_17, i32 8, i32 15)

ST_8: p_phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:69  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_8: tmp_20 [1/1] 0.00ns (grouped into LUT with out node B)
.reset:70  %tmp_20 = or i1 %icmp2, %tmp_19

ST_8: B [1/1] 1.37ns (out node of the LUT)
.reset:71  %B = select i1 %tmp_20, i8 %p_phitmp3, i8 %phitmp3


 <State 9>: 2.61ns
ST_9: out_channels_ch1_addr [1/1] 0.00ns
.reset:20  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch2_addr [1/1] 0.00ns
.reset:21  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch3_addr [1/1] 0.00ns
.reset:22  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_21_cast

ST_9: stg_101 [2/2] 2.61ns
.reset:72  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_9: stg_102 [2/2] 2.61ns
.reset:73  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_9: stg_103 [2/2] 2.61ns
.reset:74  store i8 %B, i8* %out_channels_ch3_addr, align 1


 <State 10>: 2.61ns
ST_10: stg_104 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_s)

ST_10: stg_105 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_10: stg_106 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_10: tmp_2 [1/1] 0.00ns
.reset:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_10: stg_108 [1/1] 0.00ns
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_10: stg_109 [1/2] 2.61ns
.reset:72  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_10: stg_110 [1/2] 2.61ns
.reset:73  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_10: stg_111 [1/2] 2.61ns
.reset:74  store i8 %B, i8* %out_channels_ch3_addr, align 1

ST_10: empty [1/1] 0.00ns
.reset:75  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_10: stg_113 [1/1] 0.00ns
.reset:77  br label %1


 <State 11>: 0.00ns
ST_11: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0

ST_11: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1

ST_11: stg_116 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_1      (read             ) [ 001111111111]
in_width_read_1       (read             ) [ 001111111111]
cast                  (zext             ) [ 000000000000]
cast1                 (zext             ) [ 000000000000]
bound                 (mul              ) [ 001111111110]
stg_17                (br               ) [ 011111111110]
indvar_flatten        (phi              ) [ 001000000000]
x                     (phi              ) [ 001000000000]
y                     (phi              ) [ 001000000000]
exitcond_flatten      (icmp             ) [ 001111111110]
indvar_flatten_next   (add              ) [ 011111111110]
stg_23                (br               ) [ 000000000000]
x_1                   (add              ) [ 000000000000]
exitcond5             (icmp             ) [ 000000000000]
y_mid2                (select           ) [ 000000000000]
tmp_mid2_v            (select           ) [ 011111111110]
tmp                   (trunc            ) [ 000000000000]
p_shl2_cast           (bitconcatenate   ) [ 000000000000]
tmp_5                 (trunc            ) [ 000000000000]
p_shl3_cast           (bitconcatenate   ) [ 000000000000]
tmp_s                 (add              ) [ 000000000000]
tmp_cast              (zext             ) [ 000000000000]
tmp_1                 (add              ) [ 001100000000]
y_1                   (add              ) [ 011111111110]
tmp_21_cast           (zext             ) [ 001011111100]
in_channels_ch1_addr  (getelementptr    ) [ 001011100000]
in_channels_ch3_addr  (getelementptr    ) [ 001011100000]
in_channels_ch2_addr  (getelementptr    ) [ 001001110000]
Y                     (load             ) [ 001000010000]
V                     (load             ) [ 001000010000]
U                     (load             ) [ 000000000000]
tmp_3_cast            (zext             ) [ 000000000000]
C                     (add              ) [ 000000000000]
D                     (xor              ) [ 001000001000]
E                     (xor              ) [ 001000001000]
tmp_6_cast            (sext             ) [ 000000000000]
tmp_7                 (mul              ) [ 000000000000]
tmp_8_cast5           (sext             ) [ 000000000000]
tmp_3                 (add              ) [ 001000001000]
tmp_12                (mul              ) [ 001000001000]
tmp_8_cast            (sext             ) [ 000000000000]
tmp_9                 (mul              ) [ 000000000000]
tmp_4                 (add              ) [ 000000000000]
tmp_6                 (partselect       ) [ 000000000000]
icmp                  (icmp             ) [ 000000000000]
tmp_8                 (bitselect        ) [ 000000000000]
phitmp                (partselect       ) [ 000000000000]
p_phitmp              (select           ) [ 000000000000]
tmp_10                (or               ) [ 000000000000]
R                     (select           ) [ 001000000110]
tmp_16_cast4_cast     (sext             ) [ 000000000000]
tmp_11                (mul              ) [ 000000000000]
tmp_11_cast           (sext             ) [ 000000000000]
tmp1                  (add              ) [ 000000000000]
tmp1_cast             (sext             ) [ 000000000000]
tmp_13                (add              ) [ 000000000000]
tmp_14                (partselect       ) [ 000000000000]
icmp1                 (icmp             ) [ 000000000000]
tmp_15                (bitselect        ) [ 000000000000]
phitmp2               (partselect       ) [ 000000000000]
p_phitmp2             (select           ) [ 000000000000]
tmp_16                (or               ) [ 000000000000]
G                     (select           ) [ 001000000110]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl_cast            (sext             ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (sext             ) [ 000000000000]
tmp2                  (add              ) [ 000000000000]
tmp2_cast             (sext             ) [ 000000000000]
tmp_17                (add              ) [ 000000000000]
tmp_18                (partselect       ) [ 000000000000]
icmp2                 (icmp             ) [ 000000000000]
tmp_19                (bitselect        ) [ 000000000000]
phitmp3               (partselect       ) [ 000000000000]
p_phitmp3             (select           ) [ 000000000000]
tmp_20                (or               ) [ 000000000000]
B                     (select           ) [ 001000000110]
out_channels_ch1_addr (getelementptr    ) [ 001000000010]
out_channels_ch2_addr (getelementptr    ) [ 001000000010]
out_channels_ch3_addr (getelementptr    ) [ 001000000010]
stg_104               (specloopname     ) [ 000000000000]
stg_105               (speclooptripcount) [ 000000000000]
stg_106               (specloopname     ) [ 000000000000]
tmp_2                 (specregionbegin  ) [ 000000000000]
stg_108               (specpipeline     ) [ 000000000000]
stg_109               (store            ) [ 000000000000]
stg_110               (store            ) [ 000000000000]
stg_111               (store            ) [ 000000000000]
empty                 (specregionend    ) [ 000000000000]
stg_113               (br               ) [ 011111111110]
mrv                   (insertvalue      ) [ 000000000000]
mrv_1                 (insertvalue      ) [ 000000000000]
stg_116               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_height_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_width_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_channels_ch1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="23" slack="0"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_channels_ch3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="23" slack="0"/>
<pin id="135" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="22" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="22" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_channels_ch2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="23" slack="1"/>
<pin id="152" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_channels_ch1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="23" slack="6"/>
<pin id="164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="out_channels_ch2_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="23" slack="6"/>
<pin id="171" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_channels_ch3_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="23" slack="6"/>
<pin id="178" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="22" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="1"/>
<pin id="184" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_103/9 "/>
</bind>
</comp>

<comp id="196" class="1005" name="indvar_flatten_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="y_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="cast1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond_flatten_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_next_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="y_mid2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_mid2_v_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_shl2_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="23" slack="0"/>
<pin id="281" dir="0" index="1" bw="13" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl3_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="0" index="1" bw="15" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="23" slack="0"/>
<pin id="301" dir="0" index="1" bw="23" slack="0"/>
<pin id="302" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="y_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_21_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="23" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="D_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="E_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_8_cast5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast5/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_12_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_8_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="18" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="phitmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="18" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_phitmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_10_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="R_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_16_cast4_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast4_cast/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp1_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="17" slack="0"/>
<pin id="411" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_13_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="18" slack="1"/>
<pin id="414" dir="0" index="1" bw="17" slack="0"/>
<pin id="415" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_14_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="18" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="phitmp2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="18" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="5" slack="0"/>
<pin id="446" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_phitmp2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_16_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="G_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="17" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="17" slack="0"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_shl1_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="18" slack="1"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp2_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="0"/>
<pin id="502" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_17_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="19" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_19_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="19" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="phitmp3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="19" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_phitmp3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="8" slack="0"/>
<pin id="548" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_20_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="B_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="mrv_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="2"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="mrv_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="2"/>
<pin id="574" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="576" class="1007" name="bound_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="582" class="1007" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_11/8 tmp_11_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="10" slack="0"/>
<pin id="594" dir="0" index="3" bw="9" slack="0"/>
<pin id="595" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/7 tmp_6_cast/7 tmp_7/7 tmp_3/7 "/>
</bind>
</comp>

<comp id="600" class="1007" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="604" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/8 tmp_4/8 "/>
</bind>
</comp>

<comp id="610" class="1005" name="in_height_read_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="in_width_read_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="2"/>
<pin id="618" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_width_read_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="bound_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="626" class="1005" name="exitcond_flatten_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="630" class="1005" name="indvar_flatten_next_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_mid2_v_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="23" slack="1"/>
<pin id="642" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="y_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_21_cast_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="658" class="1005" name="in_channels_ch1_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="22" slack="1"/>
<pin id="660" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="in_channels_ch3_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="22" slack="1"/>
<pin id="665" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="in_channels_ch2_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="22" slack="1"/>
<pin id="670" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="Y_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="678" class="1005" name="V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="683" class="1005" name="D_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="690" class="1005" name="E_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_3_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="18" slack="1"/>
<pin id="697" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_12_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="17" slack="1"/>
<pin id="704" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="707" class="1005" name="R_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="1"/>
<pin id="709" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="712" class="1005" name="G_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="717" class="1005" name="B_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="1"/>
<pin id="719" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="722" class="1005" name="out_channels_ch1_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="22" slack="1"/>
<pin id="724" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="out_channels_ch2_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="22" slack="1"/>
<pin id="729" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="out_channels_ch3_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="22" slack="1"/>
<pin id="734" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="131" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="160" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="167" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="174" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="118" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="112" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="200" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="200" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="211" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="222" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="222" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="248" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="211" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="279" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="259" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="299" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="259" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="333"><net_src comp="155" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="353" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="362" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="362" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="368" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="384" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="375" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="431"><net_src comp="417" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="56" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="412" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="412" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="427" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="427" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="433" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="451" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="441" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="480" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="78" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="82" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="504" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="540"><net_src comp="84" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="504" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="549"><net_src comp="520" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="32" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="520" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="526" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="544" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="534" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="233" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="229" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="406" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="596"><net_src comp="36" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="326" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="40" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="42" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="350" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="600" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="608"><net_src comp="600" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="609"><net_src comp="600" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="613"><net_src comp="112" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="619"><net_src comp="118" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="624"><net_src comp="576" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="629"><net_src comp="237" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="242" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="638"><net_src comp="267" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="643"><net_src comp="309" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="648"><net_src comp="315" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="653"><net_src comp="321" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="661"><net_src comp="124" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="666"><net_src comp="131" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="671"><net_src comp="148" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="676"><net_src comp="138" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="681"><net_src comp="143" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="686"><net_src comp="329" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="693"><net_src comp="335" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="698"><net_src comp="590" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="705"><net_src comp="344" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="710"><net_src comp="398" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="715"><net_src comp="465" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="720"><net_src comp="558" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="725"><net_src comp="160" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="730"><net_src comp="167" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="735"><net_src comp="174" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {9 10 }
	Port: out_channels_ch2 | {9 10 }
	Port: out_channels_ch3 | {9 10 }
 - Input state : 
	Port: yuv_filter_yuv2rgb : in_channels_ch1 | {3 4 5 6 }
	Port: yuv_filter_yuv2rgb : in_channels_ch2 | {4 5 6 7 }
	Port: yuv_filter_yuv2rgb : in_channels_ch3 | {3 4 5 6 }
	Port: yuv_filter_yuv2rgb : out_width | {1 }
	Port: yuv_filter_yuv2rgb : out_height | {1 }
	Port: yuv_filter_yuv2rgb : out_channels_ch1 | {}
	Port: yuv_filter_yuv2rgb : out_channels_ch2 | {}
	Port: yuv_filter_yuv2rgb : out_channels_ch3 | {}
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_23 : 2
		x_1 : 1
		exitcond5 : 1
		y_mid2 : 2
		tmp_mid2_v : 2
		tmp : 3
		p_shl2_cast : 4
		tmp_5 : 3
		p_shl3_cast : 4
		tmp_s : 5
		tmp_cast : 3
		tmp_1 : 6
		y_1 : 3
	State 3
		in_channels_ch1_addr : 1
		in_channels_ch3_addr : 1
		Y : 2
		V : 2
	State 4
		U : 1
	State 5
	State 6
	State 7
		C : 1
		D : 1
		tmp_6_cast : 2
		tmp_7 : 3
		tmp_3 : 4
		tmp_12 : 1
	State 8
		tmp_9 : 1
		tmp_4 : 2
		tmp_6 : 3
		icmp : 4
		tmp_8 : 3
		phitmp : 3
		p_phitmp : 5
		tmp_10 : 5
		R : 5
		tmp_11 : 1
		tmp_11_cast : 2
		tmp1 : 3
		tmp1_cast : 4
		tmp_13 : 5
		tmp_14 : 6
		icmp1 : 7
		tmp_15 : 6
		phitmp2 : 6
		p_phitmp2 : 8
		tmp_16 : 8
		G : 8
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_17 : 4
		tmp_18 : 5
		icmp2 : 6
		tmp_19 : 5
		phitmp3 : 5
		p_phitmp3 : 7
		tmp_20 : 7
		B : 7
	State 9
		stg_101 : 1
		stg_102 : 1
		stg_103 : 1
	State 10
		empty : 1
	State 11
		mrv_1 : 1
		stg_116 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_242  |    0    |    0    |    32   |
|          |          x_1_fu_248          |    0    |    0    |    16   |
|          |         tmp_s_fu_299         |    0    |    0    |   11.5  |
|    add   |         tmp_1_fu_309         |    0    |    0    |   11.5  |
|          |          y_1_fu_315          |    0    |    0    |    16   |
|          |         tmp_13_fu_412        |    0    |    0    |    18   |
|          |          tmp2_fu_495         |    0    |    0    |    18   |
|          |         tmp_17_fu_504        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |         y_mid2_fu_259        |    0    |    0    |    16   |
|          |       tmp_mid2_v_fu_267      |    0    |    0    |    16   |
|          |        p_phitmp_fu_384       |    0    |    0    |    8    |
|  select  |           R_fu_398           |    0    |    0    |    8    |
|          |       p_phitmp2_fu_451       |    0    |    0    |    8    |
|          |           G_fu_465           |    0    |    0    |    8    |
|          |       p_phitmp3_fu_544       |    0    |    0    |    8    |
|          |           B_fu_558           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_237   |    0    |    0    |    11   |
|          |       exitcond5_fu_254       |    0    |    0    |    6    |
|   icmp   |          icmp_fu_362         |    0    |    0    |    1    |
|          |         icmp1_fu_427         |    0    |    0    |    1    |
|          |         icmp2_fu_520         |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           D_fu_329           |    0    |    0    |    8    |
|          |           E_fu_335           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_392        |    0    |    0    |    1    |
|    or    |         tmp_16_fu_459        |    0    |    0    |    1    |
|          |         tmp_20_fu_552        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_12_fu_344        |    1    |    0    |    0    |
|          |         bound_fu_576         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_582          |    1    |    0    |    0    |
|          |          grp_fu_600          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_590          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_1_read_fu_112 |    0    |    0    |    0    |
|          |  in_width_read_1_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          cast_fu_229         |    0    |    0    |    0    |
|          |         cast1_fu_233         |    0    |    0    |    0    |
|   zext   |        tmp_cast_fu_305       |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_321      |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_326      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_275          |    0    |    0    |    0    |
|          |         tmp_5_fu_287         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_shl2_cast_fu_279      |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_291      |    0    |    0    |    0    |
|          |         p_shl_fu_473         |    0    |    0    |    0    |
|          |         p_shl1_fu_484        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_8_cast5_fu_340      |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_350      |    0    |    0    |    0    |
|          |   tmp_16_cast4_cast_fu_406   |    0    |    0    |    0    |
|   sext   |       tmp1_cast_fu_409       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_480      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_491      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_500       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_353         |    0    |    0    |    0    |
|          |         phitmp_fu_375        |    0    |    0    |    0    |
|partselect|         tmp_14_fu_417        |    0    |    0    |    0    |
|          |        phitmp2_fu_441        |    0    |    0    |    0    |
|          |         tmp_18_fu_510        |    0    |    0    |    0    |
|          |        phitmp3_fu_534        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_368         |    0    |    0    |    0    |
| bitselect|         tmp_15_fu_433        |    0    |    0    |    0    |
|          |         tmp_19_fu_526        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_566          |    0    |    0    |    0    |
|          |         mrv_1_fu_571         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |    0    |   261   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          B_reg_717          |    8   |
|          D_reg_683          |    8   |
|          E_reg_690          |    8   |
|          G_reg_712          |    8   |
|          R_reg_707          |    8   |
|          V_reg_678          |    8   |
|          Y_reg_673          |    8   |
|        bound_reg_621        |   32   |
|   exitcond_flatten_reg_626  |    1   |
| in_channels_ch1_addr_reg_658|   22   |
| in_channels_ch2_addr_reg_668|   22   |
| in_channels_ch3_addr_reg_663|   22   |
|   in_height_read_1_reg_610  |   16   |
|   in_width_read_1_reg_616   |   16   |
| indvar_flatten_next_reg_630 |   32   |
|    indvar_flatten_reg_196   |   32   |
|out_channels_ch1_addr_reg_722|   22   |
|out_channels_ch2_addr_reg_727|   22   |
|out_channels_ch3_addr_reg_732|   22   |
|        tmp_12_reg_702       |   17   |
|        tmp_1_reg_640        |   23   |
|     tmp_21_cast_reg_650     |   64   |
|        tmp_3_reg_695        |   18   |
|      tmp_mid2_v_reg_635     |   16   |
|          x_reg_207          |   16   |
|         y_1_reg_645         |   16   |
|          y_reg_218          |   16   |
+-----------------------------+--------+
|            Total            |   503  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_143 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_155 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_181 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_186 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_191 |  p0  |   2  |  22  |   44   ||    22   |
|     grp_fu_582    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_600    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  ||  12.568 ||   148   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   148  |
|  Register |    -   |    -   |   503  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   503  |   409  |
+-----------+--------+--------+--------+--------+
