
Efinix Static Timing Analysis Report
Version: 2023.2.307
Date: Wed May 08 09:57:57 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: periplex_design_4

SDC Filename: C:/Users/Dell/Downloads/periplex_design_5_write_read (5)/periplex_design_5_write_read/periplex_design_5_write_read/constraints.sdc

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)    Waveform      Targets
    clk1        20.000         50.000     {0.000 10.000}    {clk1}
    clk2        10.000        100.000     {0.000 5.000}     {clk2}

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
    clk1        17.744        56.357         (R-R)
    clk2         6.958       143.719         (R-R)

Geomean max period: 11.111

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk1             clk1            20.000           2.256            (R-R)
      clk1             clk2            10.000           7.465            (R-R)
      clk2             clk1            10.000           7.745            (R-R)
      clk2             clk2            10.000           3.042            (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
      clk1             clk1            0.000            0.086            (R-R)
      clk1             clk2            0.000            0.307            (R-R)
      clk2             clk1            0.000            0.307            (R-R)
      clk2             clk2            0.000            0.301            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk1 vs clk1)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[1]~FF|CLK                        
Path End      : pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|D
Launch Clock  : clk1 (RISE)                                   
Capture Clock : clk1 (RISE)                                   
Slack         : 2.256 (required time - arrival time)          
Delay         : 17.224                                        

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.624
---------------------------------------
End-of-path arrival time       : 22.934

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[1]~FF|CLK    ff           0.000             5.310             3490      (48,51)  

Data Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
pp/w_slv_sel[1]~FF|Q                               ff          0.282             0.282              40       (48,51)  
pp/w_slv_sel[1]                                    net         3.512             3.794              40       (48,51)  
   Routing elements:
      Manhattan distance of X:15, Y:172
LUT__14584|in[0]                                   lut         0.000             3.794              40       (63,223) 
LUT__14584|out                                     lut         0.000             3.794              34       (63,223) 
n9561                                              net         1.547             5.341              34       (63,223) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__14585|in[2]                                   lut         0.000             5.341              34       (70,187) 
LUT__14585|out                                     lut         0.000             5.341              43       (70,187) 
n9562                                              net         4.622             9.963              43       (70,187) 
   Routing elements:
      Manhattan distance of X:265, Y:21
LUT__15116|in[3]                                   lut         0.000             9.963              43       (335,166)
LUT__15116|out                                     lut         0.000             9.963               2       (335,166)
n10081                                             net         0.881            10.844               2       (335,166)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__15118|in[3]                                   lut         0.000            10.844               2       (333,165)
LUT__15118|out                                     lut         0.000            10.844               5       (333,165)
n10083                                             net         5.355            16.199               5       (333,165)
   Routing elements:
      Manhattan distance of X:281, Y:62
LUT__17135|in[2]                                   lut         0.000            16.199               5       (52,103) 
LUT__17135|out                                     lut         0.000            16.199               2       (52,103) 
n12029                                             net         1.307            17.506               2       (52,103) 
   Routing elements:
      Manhattan distance of X:4, Y:8
LUT__17145|in[3]                                   lut         0.000            17.506               2       (48,95)  
LUT__17145|out                                     lut         0.000            17.506               2       (48,95)  
pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|D     ff          0.118            17.624               2       (48,95)  

Capture Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
clk1                                                inpad        0.000             0.000                0      (338,321)
clk1                                                inpad        0.200             0.200                2      (338,321)
clk1                                                net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                         gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                         gbuf         0.000             5.310             3490      (337,321)
clk1~O                                              net          0.000             5.310             3490      (337,321)
pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|CLK    ff           0.000             5.310             3490      (48,95)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[0]~FF|CLK                        
Path End      : pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|D
Launch Clock  : clk1 (RISE)                                   
Capture Clock : clk1 (RISE)                                   
Slack         : 2.433 (required time - arrival time)          
Delay         : 17.047                                        

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.447
---------------------------------------
End-of-path arrival time       : 22.757

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[0]~FF|CLK    ff           0.000             5.310             3490      (32,60)  

Data Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
pp/w_slv_sel[0]~FF|Q                               ff          0.282             0.282              37       (32,60)  
pp/w_slv_sel[0]                                    net         3.335             3.617              37       (32,60)  
   Routing elements:
      Manhattan distance of X:31, Y:163
LUT__14584|in[1]                                   lut         0.000             3.617              37       (63,223) 
LUT__14584|out                                     lut         0.000             3.617              34       (63,223) 
n9561                                              net         1.547             5.164              34       (63,223) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__14585|in[2]                                   lut         0.000             5.164              34       (70,187) 
LUT__14585|out                                     lut         0.000             5.164              43       (70,187) 
n9562                                              net         4.622             9.786              43       (70,187) 
   Routing elements:
      Manhattan distance of X:265, Y:21
LUT__15116|in[3]                                   lut         0.000             9.786              43       (335,166)
LUT__15116|out                                     lut         0.000             9.786               2       (335,166)
n10081                                             net         0.881            10.667               2       (335,166)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__15118|in[3]                                   lut         0.000            10.667               2       (333,165)
LUT__15118|out                                     lut         0.000            10.667               5       (333,165)
n10083                                             net         5.355            16.022               5       (333,165)
   Routing elements:
      Manhattan distance of X:281, Y:62
LUT__17135|in[2]                                   lut         0.000            16.022               5       (52,103) 
LUT__17135|out                                     lut         0.000            16.022               2       (52,103) 
n12029                                             net         1.307            17.329               2       (52,103) 
   Routing elements:
      Manhattan distance of X:4, Y:8
LUT__17145|in[3]                                   lut         0.000            17.329               2       (48,95)  
LUT__17145|out                                     lut         0.000            17.329               2       (48,95)  
pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|D     ff          0.118            17.447               2       (48,95)  

Capture Clock Path
                      name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================
clk1                                                inpad        0.000             0.000                0      (338,321)
clk1                                                inpad        0.200             0.200                2      (338,321)
clk1                                                net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                         gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                         gbuf         0.000             5.310             3490      (337,321)
clk1~O                                              net          0.000             5.310             3490      (337,321)
pp/w_gpio_dt_fifo_data[4]~FF_brt_163_brt_873|CLK    ff           0.000             5.310             3490      (48,95)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[4]~FF|CLK                         
Path End      : pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D
Launch Clock  : clk1 (RISE)                                    
Capture Clock : clk1 (RISE)                                    
Slack         : 2.442 (required time - arrival time)           
Delay         : 17.038                                         

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.438
---------------------------------------
End-of-path arrival time       : 22.748

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[4]~FF|CLK    ff           0.000             5.310             3490      (62,51)  

Data Path
                     name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================
pp/w_slv_sel[4]~FF|Q                                ff          0.282             0.282              27       (62,51)  
pp/w_slv_sel[4]                                     net         4.000             4.282              27       (62,51)  
   Routing elements:
      Manhattan distance of X:17, Y:248
LUT__15436|in[0]                                    lut         0.000             4.282              27       (79,299) 
LUT__15436|out                                      lut         0.000             4.282              76       (79,299) 
n10394                                              net         3.806             8.088              76       (79,299) 
   Routing elements:
      Manhattan distance of X:51, Y:185
LUT__15488|in[1]                                    lut         0.000             8.088              76       (130,114)
LUT__15488|out                                      lut         0.000             8.088              22       (130,114)
n10445                                              net         3.370            11.458              22       (130,114)
   Routing elements:
      Manhattan distance of X:149, Y:26
LUT__16162|in[3]                                    lut         0.000            11.458              22       (279,88) 
LUT__16162|out                                      lut         0.000            11.458               2       (279,88) 
n11104                                              net         1.399            12.857               2       (279,88) 
   Routing elements:
      Manhattan distance of X:23, Y:3
LUT__16166|in[3]                                    lut         0.000            12.857               2       (256,91) 
LUT__16166|out                                      lut         0.000            12.857               5       (256,91) 
n11108                                              net         2.994            15.851               5       (256,91) 
   Routing elements:
      Manhattan distance of X:160, Y:7
LUT__17864|in[0]                                    lut         0.000            15.851               5       (96,84)  
LUT__17864|out                                      lut         0.000            15.851               2       (96,84)  
n12736                                              net         1.469            17.320               2       (96,84)  
   Routing elements:
      Manhattan distance of X:22, Y:8
LUT__17866|in[2]                                    lut         0.000            17.320               2       (74,92)  
LUT__17866|out                                      lut         0.000            17.320               2       (74,92)  
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D     ff          0.118            17.438               2       (74,92)  

Capture Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
clk1                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                               net          0.000             5.310             3490      (337,321)
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|CLK    ff           0.000             5.310             3490      (74,92)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[5]~FF|CLK                         
Path End      : pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D
Launch Clock  : clk1 (RISE)                                    
Capture Clock : clk1 (RISE)                                    
Slack         : 2.461 (required time - arrival time)           
Delay         : 17.019                                         

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.419
---------------------------------------
End-of-path arrival time       : 22.729

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[5]~FF|CLK    ff           0.000             5.310             3490      (58,47)  

Data Path
                     name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================
pp/w_slv_sel[5]~FF|Q                                ff          0.282             0.282              26       (58,47)  
pp/w_slv_sel[5]                                     net         3.981             4.263              26       (58,47)  
   Routing elements:
      Manhattan distance of X:21, Y:252
LUT__15436|in[3]                                    lut         0.000             4.263              26       (79,299) 
LUT__15436|out                                      lut         0.000             4.263              76       (79,299) 
n10394                                              net         3.806             8.069              76       (79,299) 
   Routing elements:
      Manhattan distance of X:51, Y:185
LUT__15488|in[1]                                    lut         0.000             8.069              76       (130,114)
LUT__15488|out                                      lut         0.000             8.069              22       (130,114)
n10445                                              net         3.370            11.439              22       (130,114)
   Routing elements:
      Manhattan distance of X:149, Y:26
LUT__16162|in[3]                                    lut         0.000            11.439              22       (279,88) 
LUT__16162|out                                      lut         0.000            11.439               2       (279,88) 
n11104                                              net         1.399            12.838               2       (279,88) 
   Routing elements:
      Manhattan distance of X:23, Y:3
LUT__16166|in[3]                                    lut         0.000            12.838               2       (256,91) 
LUT__16166|out                                      lut         0.000            12.838               5       (256,91) 
n11108                                              net         2.994            15.832               5       (256,91) 
   Routing elements:
      Manhattan distance of X:160, Y:7
LUT__17864|in[0]                                    lut         0.000            15.832               5       (96,84)  
LUT__17864|out                                      lut         0.000            15.832               2       (96,84)  
n12736                                              net         1.469            17.301               2       (96,84)  
   Routing elements:
      Manhattan distance of X:22, Y:8
LUT__17866|in[2]                                    lut         0.000            17.301               2       (74,92)  
LUT__17866|out                                      lut         0.000            17.301               2       (74,92)  
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D     ff          0.118            17.419               2       (74,92)  

Capture Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
clk1                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                               net          0.000             5.310             3490      (337,321)
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|CLK    ff           0.000             5.310             3490      (74,92)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[6]~FF|CLK                         
Path End      : pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D
Launch Clock  : clk1 (RISE)                                    
Capture Clock : clk1 (RISE)                                    
Slack         : 2.486 (required time - arrival time)           
Delay         : 16.994                                         

Logic Level             : 6
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.394
---------------------------------------
End-of-path arrival time       : 22.704

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[6]~FF|CLK    ff           0.000             5.310             3490      (54,50)  

Data Path
                     name                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================
pp/w_slv_sel[6]~FF|Q                                ff          0.282             0.282              17       (54,50)  
pp/w_slv_sel[6]                                     net         3.956             4.238              17       (54,50)  
   Routing elements:
      Manhattan distance of X:25, Y:249
LUT__15436|in[2]                                    lut         0.000             4.238              17       (79,299) 
LUT__15436|out                                      lut         0.000             4.238              76       (79,299) 
n10394                                              net         3.806             8.044              76       (79,299) 
   Routing elements:
      Manhattan distance of X:51, Y:185
LUT__15488|in[1]                                    lut         0.000             8.044              76       (130,114)
LUT__15488|out                                      lut         0.000             8.044              22       (130,114)
n10445                                              net         3.370            11.414              22       (130,114)
   Routing elements:
      Manhattan distance of X:149, Y:26
LUT__16162|in[3]                                    lut         0.000            11.414              22       (279,88) 
LUT__16162|out                                      lut         0.000            11.414               2       (279,88) 
n11104                                              net         1.399            12.813               2       (279,88) 
   Routing elements:
      Manhattan distance of X:23, Y:3
LUT__16166|in[3]                                    lut         0.000            12.813               2       (256,91) 
LUT__16166|out                                      lut         0.000            12.813               5       (256,91) 
n11108                                              net         2.994            15.807               5       (256,91) 
   Routing elements:
      Manhattan distance of X:160, Y:7
LUT__17864|in[0]                                    lut         0.000            15.807               5       (96,84)  
LUT__17864|out                                      lut         0.000            15.807               2       (96,84)  
n12736                                              net         1.469            17.276               2       (96,84)  
   Routing elements:
      Manhattan distance of X:22, Y:8
LUT__17866|in[2]                                    lut         0.000            17.276               2       (74,92)  
LUT__17866|out                                      lut         0.000            17.276               2       (74,92)  
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|D     ff          0.118            17.394               2       (74,92)  

Capture Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
clk1                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                               net          0.000             5.310             3490      (337,321)
pp/w_gpio_dt_fifo_data[26]~FF_brt_228_brt_977|CLK    ff           0.000             5.310             3490      (74,92)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[0]~FF|CLK                
Path End      : pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D
Launch Clock  : clk1 (RISE)                           
Capture Clock : clk1 (RISE)                           
Slack         : 2.518 (required time - arrival time)  
Delay         : 16.962                                

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.362
---------------------------------------
End-of-path arrival time       : 22.672

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[0]~FF|CLK    ff           0.000             5.310             3490      (32,60)  

Data Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
pp/w_slv_sel[0]~FF|Q                    ff             0.282             0.282              37        (32,60) 
pp/w_slv_sel[0]                         net            2.011             2.293              37        (32,60) 
   Routing elements:
      Manhattan distance of X:34, Y:7
LUT__14528|in[1]                        lut            0.000             2.293              37        (66,67) 
LUT__14528|out                          lut            0.000             2.293              25        (66,67) 
n9519                                   net            1.096             3.389              25        (66,67) 
   Routing elements:
      Manhattan distance of X:4, Y:12
LUT__14823|in[0]                        lut            0.000             3.389              25        (70,55) 
LUT__14823|out                          lut            0.000             3.389              30        (70,55) 
pp/uart_grp/n9195                       net            2.252             5.641              30        (70,55) 
   Routing elements:
      Manhattan distance of X:55, Y:53
pp/PWM_GRP/mult_5956|A[6]               mult_18x18     2.097             7.738              30        (125,2) 
pp/PWM_GRP/mult_5956|O[11]              mult_18x18     0.000             7.738               2        (125,2) 
pp/PWM_GRP/n10345                       net            1.421             9.159               2        (125,2) 
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__18913|in[3]                        lut            0.000             9.159               2        (129,5) 
LUT__18913|out                          lut            0.000             9.159               2        (129,5) 
n13742                                  net            1.266            10.425               2        (129,5) 
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__18914|in[3]                        lut            0.000            10.425               2        (136,7) 
LUT__18914|out                          lut            0.000            10.425              39        (136,7) 
n13743                                  net            1.180            11.605              38        (136,7) 
   Routing elements:
      Manhattan distance of X:13, Y:16
LUT__18915|in[2]                        lut            0.000            11.605              39        (149,23)
LUT__18915|out                          lut            0.000            11.605               8        (149,23)
n13744                                  net            1.312            12.917               8        (149,23)
   Routing elements:
      Manhattan distance of X:15, Y:6
LUT__19203|in[3]                        lut            0.000            12.917               8        (164,29)
LUT__19203|out                          lut            0.000            12.917               7        (164,29)
n14003                                  net            1.524            14.441               7        (164,29)
   Routing elements:
      Manhattan distance of X:15, Y:7
LUT__19205|in[3]                        lut            0.000            14.441               7        (179,22)
LUT__19205|out                          lut            0.000            14.441               4        (179,22)
n14005                                  net            2.803            17.244               4        (179,22)
   Routing elements:
      Manhattan distance of X:115, Y:6
LUT__19208|in[3]                        lut            0.000            17.244               4        (294,16)
LUT__19208|out                          lut            0.000            17.244               2        (294,16)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D  ff             0.118            17.362               2        (294,16)

Capture Clock Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
clk1                                        inpad        0.000             0.000                0      (338,321)
clk1                                        inpad        0.200             0.200                2      (338,321)
clk1                                        net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                 gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                 gbuf         0.000             5.310             3490      (337,321)
clk1~O                                      net          0.000             5.310             3490      (337,321)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|CLK    ff           0.000             5.310             3490      (294,16) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[0]~FF|CLK                
Path End      : pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D
Launch Clock  : clk1 (RISE)                           
Capture Clock : clk1 (RISE)                           
Slack         : 2.538 (required time - arrival time)  
Delay         : 16.942                                

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.342
---------------------------------------
End-of-path arrival time       : 22.652

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[0]~FF|CLK    ff           0.000             5.310             3490      (32,60)  

Data Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
pp/w_slv_sel[0]~FF|Q                    ff             0.282             0.282              37        (32,60) 
pp/w_slv_sel[0]                         net            2.011             2.293              37        (32,60) 
   Routing elements:
      Manhattan distance of X:34, Y:7
LUT__14528|in[1]                        lut            0.000             2.293              37        (66,67) 
LUT__14528|out                          lut            0.000             2.293              25        (66,67) 
n9519                                   net            1.281             3.574              25        (66,67) 
   Routing elements:
      Manhattan distance of X:16, Y:22
LUT__18879|in[3]                        lut            0.000             3.574              25        (82,45) 
LUT__18879|out                          lut            0.000             3.574               4        (82,45) 
pp/uart_grp/n9190                       net            2.047             5.621               4        (82,45) 
   Routing elements:
      Manhattan distance of X:43, Y:43
pp/PWM_GRP/mult_5956|A[5]               mult_18x18     2.097             7.718               4        (125,2) 
pp/PWM_GRP/mult_5956|O[11]              mult_18x18     0.000             7.718               2        (125,2) 
pp/PWM_GRP/n10345                       net            1.421             9.139               2        (125,2) 
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__18913|in[3]                        lut            0.000             9.139               2        (129,5) 
LUT__18913|out                          lut            0.000             9.139               2        (129,5) 
n13742                                  net            1.266            10.405               2        (129,5) 
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__18914|in[3]                        lut            0.000            10.405               2        (136,7) 
LUT__18914|out                          lut            0.000            10.405              39        (136,7) 
n13743                                  net            1.180            11.585              38        (136,7) 
   Routing elements:
      Manhattan distance of X:13, Y:16
LUT__18915|in[2]                        lut            0.000            11.585              39        (149,23)
LUT__18915|out                          lut            0.000            11.585               8        (149,23)
n13744                                  net            1.312            12.897               8        (149,23)
   Routing elements:
      Manhattan distance of X:15, Y:6
LUT__19203|in[3]                        lut            0.000            12.897               8        (164,29)
LUT__19203|out                          lut            0.000            12.897               7        (164,29)
n14003                                  net            1.524            14.421               7        (164,29)
   Routing elements:
      Manhattan distance of X:15, Y:7
LUT__19205|in[3]                        lut            0.000            14.421               7        (179,22)
LUT__19205|out                          lut            0.000            14.421               4        (179,22)
n14005                                  net            2.803            17.224               4        (179,22)
   Routing elements:
      Manhattan distance of X:115, Y:6
LUT__19208|in[3]                        lut            0.000            17.224               4        (294,16)
LUT__19208|out                          lut            0.000            17.224               2        (294,16)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D  ff             0.118            17.342               2        (294,16)

Capture Clock Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
clk1                                        inpad        0.000             0.000                0      (338,321)
clk1                                        inpad        0.200             0.200                2      (338,321)
clk1                                        net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                 gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                 gbuf         0.000             5.310             3490      (337,321)
clk1~O                                      net          0.000             5.310             3490      (337,321)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|CLK    ff           0.000             5.310             3490      (294,16) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[0]~FF|CLK                
Path End      : pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D
Launch Clock  : clk1 (RISE)                           
Capture Clock : clk1 (RISE)                           
Slack         : 2.631 (required time - arrival time)  
Delay         : 16.849                                

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.249
---------------------------------------
End-of-path arrival time       : 22.559

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[0]~FF|CLK    ff           0.000             5.310             3490      (32,60)  

Data Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
pp/w_slv_sel[0]~FF|Q                    ff             0.282             0.282              37        (32,60) 
pp/w_slv_sel[0]                         net            2.011             2.293              37        (32,60) 
   Routing elements:
      Manhattan distance of X:34, Y:7
LUT__14528|in[1]                        lut            0.000             2.293              37        (66,67) 
LUT__14528|out                          lut            0.000             2.293              25        (66,67) 
n9519                                   net            1.096             3.389              25        (66,67) 
   Routing elements:
      Manhattan distance of X:4, Y:12
LUT__14823|in[0]                        lut            0.000             3.389              25        (70,55) 
LUT__14823|out                          lut            0.000             3.389              30        (70,55) 
pp/uart_grp/n9195                       net            2.252             5.641              30        (70,55) 
   Routing elements:
      Manhattan distance of X:55, Y:53
pp/PWM_GRP/mult_5956|A[6]               mult_18x18     2.097             7.738              30        (125,2) 
pp/PWM_GRP/mult_5956|O[8]               mult_18x18     0.000             7.738               2        (125,2) 
pp/PWM_GRP/n10348                       net            1.308             9.046               2        (125,2) 
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__18913|in[1]                        lut            0.000             9.046               2        (129,5) 
LUT__18913|out                          lut            0.000             9.046               2        (129,5) 
n13742                                  net            1.266            10.312               2        (129,5) 
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__18914|in[3]                        lut            0.000            10.312               2        (136,7) 
LUT__18914|out                          lut            0.000            10.312              39        (136,7) 
n13743                                  net            1.180            11.492              38        (136,7) 
   Routing elements:
      Manhattan distance of X:13, Y:16
LUT__18915|in[2]                        lut            0.000            11.492              39        (149,23)
LUT__18915|out                          lut            0.000            11.492               8        (149,23)
n13744                                  net            1.312            12.804               8        (149,23)
   Routing elements:
      Manhattan distance of X:15, Y:6
LUT__19203|in[3]                        lut            0.000            12.804               8        (164,29)
LUT__19203|out                          lut            0.000            12.804               7        (164,29)
n14003                                  net            1.524            14.328               7        (164,29)
   Routing elements:
      Manhattan distance of X:15, Y:7
LUT__19205|in[3]                        lut            0.000            14.328               7        (179,22)
LUT__19205|out                          lut            0.000            14.328               4        (179,22)
n14005                                  net            2.803            17.131               4        (179,22)
   Routing elements:
      Manhattan distance of X:115, Y:6
LUT__19208|in[3]                        lut            0.000            17.131               4        (294,16)
LUT__19208|out                          lut            0.000            17.131               2        (294,16)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D  ff             0.118            17.249               2        (294,16)

Capture Clock Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
clk1                                        inpad        0.000             0.000                0      (338,321)
clk1                                        inpad        0.200             0.200                2      (338,321)
clk1                                        net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                 gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                 gbuf         0.000             5.310             3490      (337,321)
clk1~O                                      net          0.000             5.310             3490      (337,321)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|CLK    ff           0.000             5.310             3490      (294,16) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[0]~FF|CLK                
Path End      : pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D
Launch Clock  : clk1 (RISE)                           
Capture Clock : clk1 (RISE)                           
Slack         : 2.651 (required time - arrival time)  
Delay         : 16.829                                

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.229
---------------------------------------
End-of-path arrival time       : 22.539

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[0]~FF|CLK    ff           0.000             5.310             3490      (32,60)  

Data Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
pp/w_slv_sel[0]~FF|Q                    ff             0.282             0.282              37        (32,60) 
pp/w_slv_sel[0]                         net            2.011             2.293              37        (32,60) 
   Routing elements:
      Manhattan distance of X:34, Y:7
LUT__14528|in[1]                        lut            0.000             2.293              37        (66,67) 
LUT__14528|out                          lut            0.000             2.293              25        (66,67) 
n9519                                   net            1.281             3.574              25        (66,67) 
   Routing elements:
      Manhattan distance of X:16, Y:22
LUT__18879|in[3]                        lut            0.000             3.574              25        (82,45) 
LUT__18879|out                          lut            0.000             3.574               4        (82,45) 
pp/uart_grp/n9190                       net            2.047             5.621               4        (82,45) 
   Routing elements:
      Manhattan distance of X:43, Y:43
pp/PWM_GRP/mult_5956|A[5]               mult_18x18     2.097             7.718               4        (125,2) 
pp/PWM_GRP/mult_5956|O[8]               mult_18x18     0.000             7.718               2        (125,2) 
pp/PWM_GRP/n10348                       net            1.308             9.026               2        (125,2) 
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__18913|in[1]                        lut            0.000             9.026               2        (129,5) 
LUT__18913|out                          lut            0.000             9.026               2        (129,5) 
n13742                                  net            1.266            10.292               2        (129,5) 
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__18914|in[3]                        lut            0.000            10.292               2        (136,7) 
LUT__18914|out                          lut            0.000            10.292              39        (136,7) 
n13743                                  net            1.180            11.472              38        (136,7) 
   Routing elements:
      Manhattan distance of X:13, Y:16
LUT__18915|in[2]                        lut            0.000            11.472              39        (149,23)
LUT__18915|out                          lut            0.000            11.472               8        (149,23)
n13744                                  net            1.312            12.784               8        (149,23)
   Routing elements:
      Manhattan distance of X:15, Y:6
LUT__19203|in[3]                        lut            0.000            12.784               8        (164,29)
LUT__19203|out                          lut            0.000            12.784               7        (164,29)
n14003                                  net            1.524            14.308               7        (164,29)
   Routing elements:
      Manhattan distance of X:15, Y:7
LUT__19205|in[3]                        lut            0.000            14.308               7        (179,22)
LUT__19205|out                          lut            0.000            14.308               4        (179,22)
n14005                                  net            2.803            17.111               4        (179,22)
   Routing elements:
      Manhattan distance of X:115, Y:6
LUT__19208|in[3]                        lut            0.000            17.111               4        (294,16)
LUT__19208|out                          lut            0.000            17.111               2        (294,16)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D  ff             0.118            17.229               2        (294,16)

Capture Clock Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
clk1                                        inpad        0.000             0.000                0      (338,321)
clk1                                        inpad        0.200             0.200                2      (338,321)
clk1                                        net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                 gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                 gbuf         0.000             5.310             3490      (337,321)
clk1~O                                      net          0.000             5.310             3490      (337,321)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|CLK    ff           0.000             5.310             3490      (294,16) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/w_slv_sel[3]~FF|CLK                
Path End      : pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D
Launch Clock  : clk1 (RISE)                           
Capture Clock : clk1 (RISE)                           
Slack         : 2.653 (required time - arrival time)  
Delay         : 16.827                                

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay : 17.227
---------------------------------------
End-of-path arrival time       : 22.537

Constraint                     : 20.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.190

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
clk1                      inpad        0.000             0.000                0      (338,321)
clk1                      inpad        0.200             0.200                2      (338,321)
clk1                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O               gbuf         0.000             5.310             3490      (337,321)
clk1~O                    net          0.000             5.310             3490      (337,321)
pp/w_slv_sel[3]~FF|CLK    ff           0.000             5.310             3490      (56,43)  

Data Path
                 name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================
pp/w_slv_sel[3]~FF|Q                    ff             0.282             0.282              38        (56,43) 
pp/w_slv_sel[3]                         net            1.876             2.158              38        (56,43) 
   Routing elements:
      Manhattan distance of X:10, Y:24
LUT__14528|in[2]                        lut            0.000             2.158              38        (66,67) 
LUT__14528|out                          lut            0.000             2.158              25        (66,67) 
n9519                                   net            1.096             3.254              25        (66,67) 
   Routing elements:
      Manhattan distance of X:4, Y:12
LUT__14823|in[0]                        lut            0.000             3.254              25        (70,55) 
LUT__14823|out                          lut            0.000             3.254              30        (70,55) 
pp/uart_grp/n9195                       net            2.252             5.506              30        (70,55) 
   Routing elements:
      Manhattan distance of X:55, Y:53
pp/PWM_GRP/mult_5956|A[6]               mult_18x18     2.097             7.603              30        (125,2) 
pp/PWM_GRP/mult_5956|O[11]              mult_18x18     0.000             7.603               2        (125,2) 
pp/PWM_GRP/n10345                       net            1.421             9.024               2        (125,2) 
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__18913|in[3]                        lut            0.000             9.024               2        (129,5) 
LUT__18913|out                          lut            0.000             9.024               2        (129,5) 
n13742                                  net            1.266            10.290               2        (129,5) 
   Routing elements:
      Manhattan distance of X:7, Y:2
LUT__18914|in[3]                        lut            0.000            10.290               2        (136,7) 
LUT__18914|out                          lut            0.000            10.290              39        (136,7) 
n13743                                  net            1.180            11.470              38        (136,7) 
   Routing elements:
      Manhattan distance of X:13, Y:16
LUT__18915|in[2]                        lut            0.000            11.470              39        (149,23)
LUT__18915|out                          lut            0.000            11.470               8        (149,23)
n13744                                  net            1.312            12.782               8        (149,23)
   Routing elements:
      Manhattan distance of X:15, Y:6
LUT__19203|in[3]                        lut            0.000            12.782               8        (164,29)
LUT__19203|out                          lut            0.000            12.782               7        (164,29)
n14003                                  net            1.524            14.306               7        (164,29)
   Routing elements:
      Manhattan distance of X:15, Y:7
LUT__19205|in[3]                        lut            0.000            14.306               7        (179,22)
LUT__19205|out                          lut            0.000            14.306               4        (179,22)
n14005                                  net            2.803            17.109               4        (179,22)
   Routing elements:
      Manhattan distance of X:115, Y:6
LUT__19208|in[3]                        lut            0.000            17.109               4        (294,16)
LUT__19208|out                          lut            0.000            17.109               2        (294,16)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|D  ff             0.118            17.227               2        (294,16)

Capture Clock Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
clk1                                        inpad        0.000             0.000                0      (338,321)
clk1                                        inpad        0.200             0.200                2      (338,321)
clk1                                        net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                 gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                 gbuf         0.000             5.310             3490      (337,321)
clk1~O                                      net          0.000             5.310             3490      (337,321)
pp/w_pwm_dt_fifo_data[26]~FF_brt_352|CLK    ff           0.000             5.310             3490      (294,16) 

################################################################################
Path Detail Report (clk1 vs clk2)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.465 (required time - arrival time)                                                                                            
Delay         : 2.015                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 2.415
--------------------------------------
End-of-path arrival time       : 7.725

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             5.310             3490      (148,139)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q                ff          0.282             0.282              2        (148,139)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]                     net         2.015             2.297              2        (148,139)
   Routing elements:
      Manhattan distance of X:24, Y:6
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D     ff          0.118             2.415              2        (124,133)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             5.310             846       (124,133)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK          
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.715 (required time - arrival time)                                                                                            
Delay         : 1.765                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 2.165
--------------------------------------
End-of-path arrival time       : 7.475

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk1                                                                                                                      inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                      inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                               gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                    net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             5.310             3490      (58,130) 

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q                 ff          0.282             0.282              2         (58,130)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                      net         1.765             2.047              2         (58,130)
   Routing elements:
      Manhattan distance of X:12, Y:8
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|D     ff          0.118             2.165              2         (46,138)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|CLK    ff           0.000             5.310             846       (46,138) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.731 (required time - arrival time)                                                                                            
Delay         : 1.749                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 2.149
--------------------------------------
End-of-path arrival time       : 7.459

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             5.310             3490      (172,16) 

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q                ff          0.282             0.282              2         (172,16)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]                     net         1.749             2.031              2         (172,16)
   Routing elements:
      Manhattan distance of X:16, Y:46
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D     ff          0.118             2.149              2         (156,62)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             5.310             846       (156,62) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.883 (required time - arrival time)                                                                                            
Delay         : 1.597                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.997
--------------------------------------
End-of-path arrival time       : 7.307

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             5.310             3490      (162,15) 

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q                ff          0.282             0.282              2         (162,15)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]                     net         1.597             1.879              2         (162,15)
   Routing elements:
      Manhattan distance of X:6, Y:7
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D     ff          0.118             1.997              2         (156,22)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             5.310             846       (156,22) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 7.886 (required time - arrival time)                                                                                                
Delay         : 1.594                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.994
--------------------------------------
End-of-path arrival time       : 7.304

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                          net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                        net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             5.310             3490      (108,145)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|Q                 ff          0.282             0.282              2        (108,145)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]                      net         1.594             1.876              2        (108,145)
   Routing elements:
      Manhattan distance of X:2, Y:13
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|D     ff          0.118             1.994              2        (110,132)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             5.310             846       (110,132)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.896 (required time - arrival time)                                                                                            
Delay         : 1.584                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.984
--------------------------------------
End-of-path arrival time       : 7.294

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             5.310             3490      (164,5)  

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q                ff          0.282             0.282              2         (164,5)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]                     net         1.584             1.866              2         (164,5)
   Routing elements:
      Manhattan distance of X:10, Y:3
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|D     ff          0.118             1.984              2         (154,2)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|CLK    ff           0.000             5.310             846       (154,2)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                       
Capture Clock : clk2 (RISE)                                                                                                                       
Slack         : 7.966 (required time - arrival time)                                                                                              
Delay         : 1.514                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.914
--------------------------------------
End-of-path arrival time       : 7.224

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk1                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                         inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                         net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                  gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                  gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                       net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             5.310             3490      (74,5)   

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q                ff          0.282             0.282              2          (74,5)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]                     net         1.514             1.796              2          (74,5)
   Routing elements:
      Manhattan distance of X:2, Y:3
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D     ff          0.118             1.914              2          (76,2)

Capture Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                  net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             5.310             846       (76,2)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.973 (required time - arrival time)                                                                                            
Delay         : 1.507                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.907
--------------------------------------
End-of-path arrival time       : 7.217

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             5.310             3490      (168,2)  

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q                ff          0.282             0.282              2         (168,2) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]                     net         1.507             1.789              2         (168,2) 
   Routing elements:
      Manhattan distance of X:18, Y:8
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|D     ff          0.118             1.907              2         (150,10)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|CLK    ff           0.000             5.310             846       (150,10) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.984 (required time - arrival time)                                                                                            
Delay         : 1.496                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.896
--------------------------------------
End-of-path arrival time       : 7.206

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                       net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                     net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             5.310             3490      (164,10) 

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q                ff          0.282             0.282              2         (164,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]                     net         1.496             1.778              2         (164,10)
   Routing elements:
      Manhattan distance of X:6, Y:4
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|D     ff          0.118             1.896              2         (158,14)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|CLK    ff           0.000             5.310             846       (158,14) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK          
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 7.991 (required time - arrival time)                                                                                            
Delay         : 1.489                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.889
--------------------------------------
End-of-path arrival time       : 7.199

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk1                                                                                                                      inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                      inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                      net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                               gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                               gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                    net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             5.310             3490      (58,147) 

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|Q                 ff          0.282             0.282              2         (58,147)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]                      net         1.489             1.771              2         (58,147)
   Routing elements:
      Manhattan distance of X:4, Y:23
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D     ff          0.118             1.889              2         (54,124)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                  net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|CLK    ff           0.000             5.310             846       (54,124) 

################################################################################
Path Detail Report (clk2 vs clk1)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 7.745 (required time - arrival time)                                                                                               
Delay         : 1.735                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 2.135
--------------------------------------
End-of-path arrival time       : 7.445

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                          net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                        net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             5.310             846       (190,27) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q                ff          0.282             0.282              2         (190,27)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]                     net         1.735             2.017              2         (190,27)
   Routing elements:
      Manhattan distance of X:18, Y:7
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|D     ff          0.118             2.135              2         (208,20)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                     net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF|CLK    ff           0.000             5.310             3490      (208,20) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                      
Capture Clock : clk1 (RISE)                                                                                                                      
Slack         : 7.908 (required time - arrival time)                                                                                             
Delay         : 1.572                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.972
--------------------------------------
End-of-path arrival time       : 7.282

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk2                                                                                                                       inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                       inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                       net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                     net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|CLK    ff           0.000             5.310             846       (82,143) 

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF|Q                 ff          0.282             0.282              2         (82,143)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]                      net         1.572             1.854              2         (82,143)
   Routing elements:
      Manhattan distance of X:8, Y:1
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|D     ff          0.118             1.972              2         (90,144)

Capture Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
clk1                                                                                                                                   inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                   inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                   net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                            gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                            gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                 net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             5.310             3490      (90,144) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                    
Capture Clock : clk1 (RISE)                                                                                                                    
Slack         : 7.932 (required time - arrival time)                                                                                           
Delay         : 1.548                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.948
--------------------------------------
End-of-path arrival time       : 7.258

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk2                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                    net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             5.310             846       (52,142) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q                ff          0.282             0.282              2         (52,142)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]                     net         1.548             1.830              2         (52,142)
   Routing elements:
      Manhattan distance of X:8, Y:2
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF|D     ff          0.118             1.948              2         (60,144)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
clk1                                                                                                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                               net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF|CLK    ff           0.000             5.310             3490      (60,144) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                    
Capture Clock : clk1 (RISE)                                                                                                                    
Slack         : 7.933 (required time - arrival time)                                                                                           
Delay         : 1.547                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.947
--------------------------------------
End-of-path arrival time       : 7.257

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk2                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                    net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             5.310             846       (52,133) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q                ff          0.282             0.282              2         (52,133)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]                     net         1.547             1.829              2         (52,133)
   Routing elements:
      Manhattan distance of X:6, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|D     ff          0.118             1.947              2         (58,132)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
clk1                                                                                                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                               net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF|CLK    ff           0.000             5.310             3490      (58,132) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                            
Capture Clock : clk1 (RISE)                                                                                                                            
Slack         : 8.020 (required time - arrival time)                                                                                                   
Delay         : 1.460                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.860
--------------------------------------
End-of-path arrival time       : 7.170

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
clk2                                                                                                                              inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                              inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                              net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                       gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                       gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                            net          0.000             5.310             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             5.310             846       (14,116) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q                ff          0.282             0.282              2         (14,116)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]                     net         1.460             1.742              2         (14,116)
   Routing elements:
      Manhattan distance of X:12, Y:6
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|D     ff          0.118             1.860              2         (2,110) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
clk1                                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                         inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                         net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                                  gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                                  gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                       net          0.000             5.310             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF|CLK    ff           0.000             5.310             3490      (2,110)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                            
Capture Clock : clk1 (RISE)                                                                                                                            
Slack         : 8.035 (required time - arrival time)                                                                                                   
Delay         : 1.445                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.845
--------------------------------------
End-of-path arrival time       : 7.155

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
clk2                                                                                                                              inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                              inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                              net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                       gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                       gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                            net          0.000             5.310             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|CLK    ff           0.000             5.310             846       (10,122) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF|Q                ff          0.282             0.282              2         (10,122)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]                     net         1.445             1.727              2         (10,122)
   Routing elements:
      Manhattan distance of X:6, Y:7
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|D     ff          0.118             1.845              2         (4,115) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
clk1                                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                         inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                         net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                                  gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                                  gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                       net          0.000             5.310             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF|CLK    ff           0.000             5.310             3490      (4,115)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 8.048 (required time - arrival time)                                                                                               
Delay         : 1.432                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.832
--------------------------------------
End-of-path arrival time       : 7.142

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                          net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                        net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             5.310             846       (194,36) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q                ff          0.282             0.282              2         (194,36)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]                     net         1.432             1.714              2         (194,36)
   Routing elements:
      Manhattan distance of X:6, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D     ff          0.118             1.832              2         (200,35)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                     net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             5.310             3490      (200,35) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                      
Capture Clock : clk1 (RISE)                                                                                                                      
Slack         : 8.048 (required time - arrival time)                                                                                             
Delay         : 1.432                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.832
--------------------------------------
End-of-path arrival time       : 7.142

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk2                                                                                                                       inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                       inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                       net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                     net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             5.310             846       (148,138)

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q                 ff          0.282             0.282              2        (148,138)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]                      net         1.432             1.714              2        (148,138)
   Routing elements:
      Manhattan distance of X:2, Y:3
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|D     ff          0.118             1.832              2        (150,135)

Capture Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
clk1                                                                                                                                   inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                   inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                   net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                            gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                            gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                 net          0.000             5.310             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             5.310             3490      (150,135)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                    
Capture Clock : clk1 (RISE)                                                                                                                    
Slack         : 8.049 (required time - arrival time)                                                                                           
Delay         : 1.431                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.831
--------------------------------------
End-of-path arrival time       : 7.141

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk2                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                    net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             5.310             846       (50,146) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q                ff          0.282             0.282              2         (50,146)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]                     net         1.431             1.713              2         (50,146)
   Routing elements:
      Manhattan distance of X:2, Y:2
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D     ff          0.118             1.831              2         (52,148)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
clk1                                                                                                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                 inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                 net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                          gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                          gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                               net          0.000             5.310             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             5.310             3490      (52,148) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK          
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 8.121 (required time - arrival time)                                                                                               
Delay         : 1.359                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 5.310
+ Clock To Q + Data Path Delay : 1.759
--------------------------------------
End-of-path arrival time       : 7.069

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk2                                                                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                         inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                         net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                  gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                  gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                       net          0.000             5.310             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             5.310             846       (26,133) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q                 ff          0.282             0.282              2         (26,133)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                      net         1.359             1.641              2         (26,133)
   Routing elements:
      Manhattan distance of X:8, Y:7
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D     ff          0.118             1.759              2         (34,126)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.200             0.200                2      (338,321)
clk1                                                                                                                                     net          0.320             0.520                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         4.790             5.310                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             5.310             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             5.310             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             5.310             3490      (34,126) 

################################################################################
Path Detail Report (clk2 vs clk2)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                                          
Launch Clock  : clk2 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 3.042 (required time - arrival time)                                                                                                
Delay         : 6.381                                                                                                                               

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.838
---------------------------------------
End-of-path arrival time       : 12.148

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             5.310             846       (156,4)  

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|Q    ff           0.282             0.282              2         (156,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]         net          1.249             1.531              2         (156,4) 
   Routing elements:
      Manhattan distance of X:5, Y:4
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|I0                               adder        0.220             1.751              2         (151,8) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CO                               adder        0.000             1.751              2         (151,8) 
n4396                                                                                                                                 net          0.000             1.751              2         (151,8) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CI                               adder        0.048             1.799              2         (151,9) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CO                               adder        0.000             1.799              2         (151,9) 
n4394                                                                                                                                 net          0.000             1.799              2         (151,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CI                               adder        0.048             1.847              2         (151,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                               adder        0.000             1.847              2         (151,10)
n4378                                                                                                                                 net          0.000             1.847              2         (151,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                               adder        0.048             1.895              2         (151,11)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                               adder        0.000             1.895              2         (151,11)
n16969                                                                                                                                net          0.000             1.895              2         (151,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                   adder        0.189             2.084              2         (151,12)
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O                    adder        0.000             2.084              2         (151,12)
n4376                                                                                                                                 net          0.925             3.009              2         (151,12)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__22402|in[2]                                                                                                                      lut          0.000             3.009              2         (149,10)
LUT__22402|out                                                                                                                        lut          0.000             3.009              2         (149,10)
n16673                                                                                                                                net          0.489             3.498              2         (149,10)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22403|in[3]                                                                                                                      lut          0.000             3.498              2         (149,12)
LUT__22403|out                                                                                                                        lut          0.000             3.498              3         (149,12)
n16674                                                                                                                                net          1.428             4.926              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                                                      lut          0.000             4.926              3         (181,25)
LUT__22479|out                                                                                                                        lut          0.000             4.926              3         (181,25)
n16692                                                                                                                                net          0.485             5.411              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__22490|in[3]                                                                                                                      lut          0.000             5.411              3         (181,8) 
LUT__22490|out                                                                                                                        lut          0.000             5.411              2         (181,8) 
ceg_net842                                                                                                                            net          1.252             6.663              2         (181,8) 
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                                            ff           0.175             6.838              2         (184,8) 

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk2                                                           inpad        0.000             0.000               0       (338,323)
clk2                                                           inpad        0.200             0.200               2       (338,323)
clk2                                                           net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                    gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                    gbuf         0.000             5.310             846       (337,323)
clk2~O                                                         net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (184,8)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                           
Capture Clock : clk2 (RISE)                                                                           
Slack         : 3.050 (required time - arrival time)                                                  
Delay         : 6.373                                                                                 

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.830
---------------------------------------
End-of-path arrival time       : 12.140

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|CLK    ff           0.000             5.310             846       (88,117) 

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|Q                       ff           0.282             0.282              8        (88,117) 
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]                            net          1.235             1.517              8        (88,117) 
   Routing elements:
      Manhattan distance of X:9, Y:20
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|I0    adder        0.220             1.737              8        (79,137) 
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO    adder        0.000             1.737              2        (79,137) 
n3827                                                                                                      net          0.000             1.737              2        (79,137) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI    adder        0.048             1.785              2        (79,138) 
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO    adder        0.000             1.785              2        (79,138) 
n3825                                                                                                      net          0.000             1.785              2        (79,138) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI    adder        0.048             1.833              2        (79,139) 
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CO    adder        0.000             1.833              2        (79,139) 
n3698                                                                                                      net          0.000             1.833              2        (79,139) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CI    adder        0.189             2.022              2        (79,140) 
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|O     adder        0.000             2.022              2        (79,140) 
n3695                                                                                                      net          1.393             3.415              2        (79,140) 
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__22846|in[3]                                                                                           lut          0.000             3.415              2        (82,142) 
LUT__22846|out                                                                                             lut          0.000             3.415              2        (82,142) 
n16818                                                                                                     net          0.497             3.912              2        (82,142) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__22847|in[2]                                                                                           lut          0.000             3.912              2        (82,138) 
LUT__22847|out                                                                                             lut          0.000             3.912              3        (82,138) 
n16819                                                                                                     net          0.806             4.718              3        (82,138) 
   Routing elements:
      Manhattan distance of X:20, Y:8
LUT__22969|in[2]                                                                                           lut          0.000             4.718              3        (102,130)
LUT__22969|out                                                                                             lut          0.000             4.718              3        (102,130)
n16837                                                                                                     net          1.004             5.722              3        (102,130)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__22980|in[1]                                                                                           lut          0.000             5.722              3        (108,130)
LUT__22980|out                                                                                             lut          0.000             5.722              2        (108,130)
ceg_net1046                                                                                                net          0.933             6.655              2        (108,130)
   Routing elements:
      Manhattan distance of X:0, Y:2
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                 ff           0.175             6.830              2        (108,132)

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk2                                                           inpad        0.000             0.000               0       (338,323)
clk2                                                           inpad        0.200             0.200               2       (338,323)
clk2                                                           net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                    gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                    gbuf         0.000             5.310             846       (337,323)
clk2~O                                                         net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (108,132)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                             
Capture Clock : clk2 (RISE)                                                                             
Slack         : 3.051 (required time - arrival time)                                                    
Delay         : 6.372                                                                                   

Logic Level             : 14
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.829
---------------------------------------
End-of-path arrival time       : 12.139

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
clk2                                                                                        inpad        0.000             0.000               0       (338,323)
clk2                                                                                        inpad        0.200             0.200               2       (338,323)
clk2                                                                                        net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                 gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                 gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                      net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             5.310             846       (68,3)   

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|Q                                   ff           0.282             0.282              8         (68,3) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]                                        net          0.803             1.085              8         (68,3) 
   Routing elements:
      Manhattan distance of X:1, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|I1                adder        0.220             1.305              8         (69,3) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|CO                adder        0.000             1.305              2         (69,3) 
n749                                                                                                                     net          0.000             1.305              2         (69,3) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CI                adder        0.048             1.353              2         (69,4) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CO                adder        0.000             1.353              2         (69,4) 
n4734                                                                                                                    net          0.000             1.353              2         (69,4) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CI                adder        0.048             1.401              2         (69,5) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO                adder        0.000             1.401              2         (69,5) 
n4725                                                                                                                    net          0.000             1.401              2         (69,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI                adder        0.048             1.449              2         (69,6) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO                adder        0.000             1.449              2         (69,6) 
n4723                                                                                                                    net          0.000             1.449              2         (69,6) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI                adder        0.048             1.497              2         (69,7) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CO                adder        0.000             1.497              2         (69,7) 
n4721                                                                                                                    net          0.000             1.497              2         (69,7) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CI                adder        0.048             1.545              2         (69,8) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CO                adder        0.000             1.545              2         (69,8) 
n4719                                                                                                                    net          0.000             1.545              2         (69,8) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CI                adder        0.048             1.593              2         (69,9) 
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CO                adder        0.000             1.593              2         (69,9) 
n4717                                                                                                                    net          0.000             1.593              2         (69,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CI                adder        0.048             1.641              2         (69,10)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                adder        0.000             1.641              2         (69,10)
n4715                                                                                                                    net          0.000             1.641              2         (69,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                adder        0.048             1.689              2         (69,11)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                adder        0.000             1.689              2         (69,11)
n16975                                                                                                                   net          0.000             1.689              2         (69,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI    adder        0.189             1.878              2         (69,12)
AUX_ADD_CO__pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O     adder        0.000             1.878              2         (69,12)
n4713                                                                                                                    net          1.220             3.098              2         (69,12)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__14392|in[2]                                                                                                         lut          0.000             3.098              2         (67,7) 
LUT__14392|out                                                                                                           lut          0.000             3.098              2         (67,7) 
n9464                                                                                                                    net          0.373             3.471              2         (67,7) 
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__14393|in[3]                                                                                                         lut          0.000             3.471              2         (67,3) 
LUT__14393|out                                                                                                           lut          0.000             3.471              3         (67,3) 
n9465                                                                                                                    net          1.481             4.952              3         (67,3) 
   Routing elements:
      Manhattan distance of X:36, Y:0
LUT__21536|in[1]                                                                                                         lut          0.000             4.952              3         (31,3) 
LUT__21536|out                                                                                                           lut          0.000             4.952              3         (31,3) 
n16169                                                                                                                   net          0.450             5.402              3         (31,3) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__21547|in[3]                                                                                                         lut          0.000             5.402              3         (31,2) 
LUT__21547|out                                                                                                           lut          0.000             5.402              2         (31,2) 
ceg_net570                                                                                                               net          1.252             6.654              2         (31,2) 
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CE                                                             ff           0.175             6.829              2         (34,2) 

Capture Clock Path
                            name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================
clk2                                                             inpad        0.000             0.000               0       (338,323)
clk2                                                             inpad        0.200             0.200               2       (338,323)
clk2                                                             net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                      gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                      gbuf         0.000             5.310             846       (337,323)
clk2~O                                                           net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (34,2)   

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                           
Capture Clock : clk2 (RISE)                                                                           
Slack         : 3.093 (required time - arrival time)                                                  
Delay         : 6.330                                                                                 

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.787
---------------------------------------
End-of-path arrival time       : 12.097

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             5.310             846       (164,3)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|Q                       ff           0.282             0.282              8         (164,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]                            net          0.937             1.219              8         (164,3) 
   Routing elements: feedthru(1)
      Manhattan distance of X:13, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|I0    adder        0.220             1.439              8         (151,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|CO    adder        0.000             1.439              2         (151,3) 
n1926                                                                                                      net          0.000             1.439              2         (151,3) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CI    adder        0.048             1.487              2         (151,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CO    adder        0.000             1.487              2         (151,4) 
n4404                                                                                                      net          0.000             1.487              2         (151,4) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CI    adder        0.048             1.535              2         (151,5) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO    adder        0.000             1.535              2         (151,5) 
n4402                                                                                                      net          0.000             1.535              2         (151,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI    adder        0.048             1.583              2         (151,6) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO    adder        0.000             1.583              2         (151,6) 
n4400                                                                                                      net          0.000             1.583              2         (151,6) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI    adder        0.189             1.772              2         (151,7) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|O     adder        0.000             1.772              2         (151,7) 
n4397                                                                                                      net          1.051             2.823              2         (151,7) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22401|in[0]                                                                                           lut          0.000             2.823              2         (149,7) 
LUT__22401|out                                                                                             lut          0.000             2.823              2         (149,7) 
n16672                                                                                                     net          0.624             3.447              2         (149,7) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22403|in[0]                                                                                           lut          0.000             3.447              2         (149,12)
LUT__22403|out                                                                                             lut          0.000             3.447              3         (149,12)
n16674                                                                                                     net          1.428             4.875              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                           lut          0.000             4.875              3         (181,25)
LUT__22479|out                                                                                             lut          0.000             4.875              3         (181,25)
n16692                                                                                                     net          0.485             5.360              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__22490|in[3]                                                                                           lut          0.000             5.360              3         (181,8) 
LUT__22490|out                                                                                             lut          0.000             5.360              2         (181,8) 
ceg_net842                                                                                                 net          1.252             6.612              2         (181,8) 
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                 ff           0.175             6.787              2         (184,8) 

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk2                                                           inpad        0.000             0.000               0       (338,323)
clk2                                                           inpad        0.200             0.200               2       (338,323)
clk2                                                           net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                    gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                    gbuf         0.000             5.310             846       (337,323)
clk2~O                                                         net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (184,8)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                           
Capture Clock : clk2 (RISE)                                                                           
Slack         : 3.114 (required time - arrival time)                                                  
Delay         : 6.309                                                                                 

Logic Level             : 14
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.766
---------------------------------------
End-of-path arrival time       : 12.076

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             5.310             846       (164,3)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|Q                                   ff           0.282             0.282              8         (164,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]                                        net          0.937             1.219              8         (164,3) 
   Routing elements: feedthru(1)
      Manhattan distance of X:13, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|I0                adder        0.220             1.439              8         (151,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|CO                adder        0.000             1.439              2         (151,3) 
n1926                                                                                                                  net          0.000             1.439              2         (151,3) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CI                adder        0.048             1.487              2         (151,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CO                adder        0.000             1.487              2         (151,4) 
n4404                                                                                                                  net          0.000             1.487              2         (151,4) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CI                adder        0.048             1.535              2         (151,5) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO                adder        0.000             1.535              2         (151,5) 
n4402                                                                                                                  net          0.000             1.535              2         (151,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI                adder        0.048             1.583              2         (151,6) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO                adder        0.000             1.583              2         (151,6) 
n4400                                                                                                                  net          0.000             1.583              2         (151,6) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI                adder        0.048             1.631              2         (151,7) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CO                adder        0.000             1.631              2         (151,7) 
n4398                                                                                                                  net          0.000             1.631              2         (151,7) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CI                adder        0.048             1.679              2         (151,8) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CO                adder        0.000             1.679              2         (151,8) 
n4396                                                                                                                  net          0.000             1.679              2         (151,8) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CI                adder        0.048             1.727              2         (151,9) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CO                adder        0.000             1.727              2         (151,9) 
n4394                                                                                                                  net          0.000             1.727              2         (151,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CI                adder        0.048             1.775              2         (151,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                adder        0.000             1.775              2         (151,10)
n4378                                                                                                                  net          0.000             1.775              2         (151,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                adder        0.048             1.823              2         (151,11)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                adder        0.000             1.823              2         (151,11)
n16969                                                                                                                 net          0.000             1.823              2         (151,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI    adder        0.189             2.012              2         (151,12)
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O     adder        0.000             2.012              2         (151,12)
n4376                                                                                                                  net          0.925             2.937              2         (151,12)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__22402|in[2]                                                                                                       lut          0.000             2.937              2         (149,10)
LUT__22402|out                                                                                                         lut          0.000             2.937              2         (149,10)
n16673                                                                                                                 net          0.489             3.426              2         (149,10)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22403|in[3]                                                                                                       lut          0.000             3.426              2         (149,12)
LUT__22403|out                                                                                                         lut          0.000             3.426              3         (149,12)
n16674                                                                                                                 net          1.428             4.854              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                                       lut          0.000             4.854              3         (181,25)
LUT__22479|out                                                                                                         lut          0.000             4.854              3         (181,25)
n16692                                                                                                                 net          0.485             5.339              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__22490|in[3]                                                                                                       lut          0.000             5.339              3         (181,8) 
LUT__22490|out                                                                                                         lut          0.000             5.339              2         (181,8) 
ceg_net842                                                                                                             net          1.252             6.591              2         (181,8) 
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                             ff           0.175             6.766              2         (184,8) 

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk2                                                           inpad        0.000             0.000               0       (338,323)
clk2                                                           inpad        0.200             0.200               2       (338,323)
clk2                                                           net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                    gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                    gbuf         0.000             5.310             846       (337,323)
clk2~O                                                         net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (184,8)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CE                                                                 
Launch Clock  : clk2 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 3.141 (required time - arrival time)                                                                                                
Delay         : 6.282                                                                                                                               

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.739
---------------------------------------
End-of-path arrival time       : 12.049

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             5.310             846       (156,4)  

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|Q    ff           0.282             0.282              2         (156,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]         net          1.249             1.531              2         (156,4) 
   Routing elements:
      Manhattan distance of X:5, Y:4
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|I0                               adder        0.220             1.751              2         (151,8) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CO                               adder        0.000             1.751              2         (151,8) 
n4396                                                                                                                                 net          0.000             1.751              2         (151,8) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CI                               adder        0.048             1.799              2         (151,9) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CO                               adder        0.000             1.799              2         (151,9) 
n4394                                                                                                                                 net          0.000             1.799              2         (151,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CI                               adder        0.048             1.847              2         (151,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                               adder        0.000             1.847              2         (151,10)
n4378                                                                                                                                 net          0.000             1.847              2         (151,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                               adder        0.048             1.895              2         (151,11)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                               adder        0.000             1.895              2         (151,11)
n16969                                                                                                                                net          0.000             1.895              2         (151,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                   adder        0.189             2.084              2         (151,12)
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O                    adder        0.000             2.084              2         (151,12)
n4376                                                                                                                                 net          0.925             3.009              2         (151,12)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__22402|in[2]                                                                                                                      lut          0.000             3.009              2         (149,10)
LUT__22402|out                                                                                                                        lut          0.000             3.009              2         (149,10)
n16673                                                                                                                                net          0.489             3.498              2         (149,10)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22403|in[3]                                                                                                                      lut          0.000             3.498              2         (149,12)
LUT__22403|out                                                                                                                        lut          0.000             3.498              3         (149,12)
n16674                                                                                                                                net          1.428             4.926              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                                                      lut          0.000             4.926              3         (181,25)
LUT__22479|out                                                                                                                        lut          0.000             4.926              3         (181,25)
n16692                                                                                                                                net          0.806             5.732              3         (181,25)
   Routing elements:
      Manhattan distance of X:1, Y:20
LUT__22480|in[2]                                                                                                                      lut          0.000             5.732              3         (180,5) 
LUT__22480|out                                                                                                                        lut          0.000             5.732              3         (180,5) 
ceg_net847                                                                                                                            net          0.832             6.564              3         (180,5) 
   Routing elements:
      Manhattan distance of X:0, Y:2
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CE                                                                   ff           0.175             6.739              3         (180,7) 

Capture Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk2                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CLK    ff           0.000             5.310             846       (180,7)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CE                                                                 
Launch Clock  : clk2 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 3.141 (required time - arrival time)                                                                                                
Delay         : 6.282                                                                                                                               

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.739
---------------------------------------
End-of-path arrival time       : 12.049

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             5.310             846       (156,4)  

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|Q    ff           0.282             0.282              2         (156,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]         net          1.249             1.531              2         (156,4) 
   Routing elements:
      Manhattan distance of X:5, Y:4
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|I0                               adder        0.220             1.751              2         (151,8) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6|CO                               adder        0.000             1.751              2         (151,8) 
n4396                                                                                                                                 net          0.000             1.751              2         (151,8) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CI                               adder        0.048             1.799              2         (151,9) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7|CO                               adder        0.000             1.799              2         (151,9) 
n4394                                                                                                                                 net          0.000             1.799              2         (151,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CI                               adder        0.048             1.847              2         (151,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                               adder        0.000             1.847              2         (151,10)
n4378                                                                                                                                 net          0.000             1.847              2         (151,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                               adder        0.048             1.895              2         (151,11)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                               adder        0.000             1.895              2         (151,11)
n16969                                                                                                                                net          0.000             1.895              2         (151,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                   adder        0.189             2.084              2         (151,12)
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O                    adder        0.000             2.084              2         (151,12)
n4376                                                                                                                                 net          0.925             3.009              2         (151,12)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__22402|in[2]                                                                                                                      lut          0.000             3.009              2         (149,10)
LUT__22402|out                                                                                                                        lut          0.000             3.009              2         (149,10)
n16673                                                                                                                                net          0.489             3.498              2         (149,10)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22403|in[3]                                                                                                                      lut          0.000             3.498              2         (149,12)
LUT__22403|out                                                                                                                        lut          0.000             3.498              3         (149,12)
n16674                                                                                                                                net          1.428             4.926              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                                                      lut          0.000             4.926              3         (181,25)
LUT__22479|out                                                                                                                        lut          0.000             4.926              3         (181,25)
n16692                                                                                                                                net          0.806             5.732              3         (181,25)
   Routing elements:
      Manhattan distance of X:1, Y:20
LUT__22480|in[2]                                                                                                                      lut          0.000             5.732              3         (180,5) 
LUT__22480|out                                                                                                                        lut          0.000             5.732              3         (180,5) 
ceg_net847                                                                                                                            net          0.832             6.564              3         (180,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CE                                                                   ff           0.175             6.739              3         (180,6) 

Capture Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk2                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CLK    ff           0.000             5.310             846       (180,6)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                             
Capture Clock : clk2 (RISE)                                                                             
Slack         : 3.189 (required time - arrival time)                                                    
Delay         : 6.234                                                                                   

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.691
---------------------------------------
End-of-path arrival time       : 12.001

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
clk2                                                                                        inpad        0.000             0.000               0       (338,323)
clk2                                                                                        inpad        0.200             0.200               2       (338,323)
clk2                                                                                        net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                 gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                                 gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                      net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             5.310             846       (68,3)   

Data Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|Q                       ff           0.282             0.282              8          (68,3)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]                            net          0.803             1.085              8          (68,3)
   Routing elements:
      Manhattan distance of X:1, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|I1    adder        0.220             1.305              8          (69,3)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|CO    adder        0.000             1.305              2          (69,3)
n749                                                                                                         net          0.000             1.305              2          (69,3)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CI    adder        0.048             1.353              2          (69,4)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CO    adder        0.000             1.353              2          (69,4)
n4734                                                                                                        net          0.000             1.353              2          (69,4)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CI    adder        0.048             1.401              2          (69,5)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO    adder        0.000             1.401              2          (69,5)
n4725                                                                                                        net          0.000             1.401              2          (69,5)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI    adder        0.048             1.449              2          (69,6)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO    adder        0.000             1.449              2          (69,6)
n4723                                                                                                        net          0.000             1.449              2          (69,6)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI    adder        0.189             1.638              2          (69,7)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|O     adder        0.000             1.638              2          (69,7)
n4720                                                                                                        net          1.195             2.833              2          (69,7)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__14391|in[2]                                                                                             lut          0.000             2.833              2          (67,4)
LUT__14391|out                                                                                               lut          0.000             2.833              2          (67,4)
n9463                                                                                                        net          0.500             3.333              2          (67,4)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__14393|in[0]                                                                                             lut          0.000             3.333              2          (67,3)
LUT__14393|out                                                                                               lut          0.000             3.333              3          (67,3)
n9465                                                                                                        net          1.481             4.814              3          (67,3)
   Routing elements:
      Manhattan distance of X:36, Y:0
LUT__21536|in[1]                                                                                             lut          0.000             4.814              3          (31,3)
LUT__21536|out                                                                                               lut          0.000             4.814              3          (31,3)
n16169                                                                                                       net          0.450             5.264              3          (31,3)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__21547|in[3]                                                                                             lut          0.000             5.264              3          (31,2)
LUT__21547|out                                                                                               lut          0.000             5.264              2          (31,2)
ceg_net570                                                                                                   net          1.252             6.516              2          (31,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CE                                                 ff           0.175             6.691              2          (34,2)

Capture Clock Path
                            name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================
clk2                                                             inpad        0.000             0.000               0       (338,323)
clk2                                                             inpad        0.200             0.200               2       (338,323)
clk2                                                             net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                      gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                      gbuf         0.000             5.310             846       (337,323)
clk2~O                                                           net          0.000             5.310             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (34,2)   

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CE                   
Launch Clock  : clk2 (RISE)                                                                           
Capture Clock : clk2 (RISE)                                                                           
Slack         : 3.192 (required time - arrival time)                                                  
Delay         : 6.231                                                                                 

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.688
---------------------------------------
End-of-path arrival time       : 11.998

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|CLK    ff           0.000             5.310             846       (164,3)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]~FF|Q                       ff           0.282             0.282              8         (164,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[0]                            net          0.937             1.219              8         (164,3) 
   Routing elements: feedthru(1)
      Manhattan distance of X:13, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|I0    adder        0.220             1.439              8         (151,3) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1|CO    adder        0.000             1.439              2         (151,3) 
n1926                                                                                                      net          0.000             1.439              2         (151,3) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CI    adder        0.048             1.487              2         (151,4) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2|CO    adder        0.000             1.487              2         (151,4) 
n4404                                                                                                      net          0.000             1.487              2         (151,4) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CI    adder        0.048             1.535              2         (151,5) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3|CO    adder        0.000             1.535              2         (151,5) 
n4402                                                                                                      net          0.000             1.535              2         (151,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CI    adder        0.048             1.583              2         (151,6) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4|CO    adder        0.000             1.583              2         (151,6) 
n4400                                                                                                      net          0.000             1.583              2         (151,6) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|CI    adder        0.189             1.772              2         (151,7) 
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5|O     adder        0.000             1.772              2         (151,7) 
n4397                                                                                                      net          1.051             2.823              2         (151,7) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22401|in[0]                                                                                           lut          0.000             2.823              2         (149,7) 
LUT__22401|out                                                                                             lut          0.000             2.823              2         (149,7) 
n16672                                                                                                     net          0.624             3.447              2         (149,7) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__22403|in[0]                                                                                           lut          0.000             3.447              2         (149,12)
LUT__22403|out                                                                                             lut          0.000             3.447              3         (149,12)
n16674                                                                                                     net          1.428             4.875              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                           lut          0.000             4.875              3         (181,25)
LUT__22479|out                                                                                             lut          0.000             4.875              3         (181,25)
n16692                                                                                                     net          0.806             5.681              3         (181,25)
   Routing elements:
      Manhattan distance of X:1, Y:20
LUT__22480|in[2]                                                                                           lut          0.000             5.681              3         (180,5) 
LUT__22480|out                                                                                             lut          0.000             5.681              3         (180,5) 
ceg_net847                                                                                                 net          0.832             6.513              3         (180,5) 
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CE                                        ff           0.175             6.688              3         (180,6) 

Capture Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk2                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                    inpad        0.200             0.200               2       (338,323)
clk2                                                                    net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                             gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                             gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                  net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_ctrl/state[1]~FF|CLK    ff           0.000             5.310             846       (180,6)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[7]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                            
Launch Clock  : clk2 (RISE)                                                                           
Capture Clock : clk2 (RISE)                                                                           
Slack         : 3.192 (required time - arrival time)                                                  
Delay         : 6.231                                                                                 

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        :  5.310
+ Clock To Q + Data Path Delay :  6.688
---------------------------------------
End-of-path arrival time       : 11.998

Constraint                     : 10.000
+ Capture Clock Path Delay     :  5.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 15.190

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.200             0.200               2       (338,323)
clk2                                                                                      net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             5.310             846       (337,323)
clk2~O                                                                                    net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[7]~FF|CLK    ff           0.000             5.310             846       (188,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[7]~FF|Q                                   ff           0.282             0.282              8         (188,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[7]                                        net          1.195             1.477              8         (188,10)
   Routing elements:
      Manhattan distance of X:37, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|I0                adder        0.220             1.697              8         (151,10)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8|CO                adder        0.000             1.697              2         (151,10)
n4378                                                                                                                  net          0.000             1.697              2         (151,10)
   Routing elements:
      Manhattan distance of X:0, Y:1
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI                adder        0.048             1.745              2         (151,11)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CO                adder        0.000             1.745              2         (151,11)
n16969                                                                                                                 net          0.000             1.745              2         (151,11)
   Routing elements:
      Manhattan distance of X:0, Y:1
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|CI    adder        0.189             1.934              2         (151,12)
AUX_ADD_CO__pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9|O     adder        0.000             1.934              2         (151,12)
n4376                                                                                                                  net          0.925             2.859              2         (151,12)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__22402|in[2]                                                                                                       lut          0.000             2.859              2         (149,10)
LUT__22402|out                                                                                                         lut          0.000             2.859              2         (149,10)
n16673                                                                                                                 net          0.489             3.348              2         (149,10)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__22403|in[3]                                                                                                       lut          0.000             3.348              2         (149,12)
LUT__22403|out                                                                                                         lut          0.000             3.348              3         (149,12)
n16674                                                                                                                 net          1.428             4.776              3         (149,12)
   Routing elements:
      Manhattan distance of X:32, Y:13
LUT__22479|in[0]                                                                                                       lut          0.000             4.776              3         (181,25)
LUT__22479|out                                                                                                         lut          0.000             4.776              3         (181,25)
n16692                                                                                                                 net          0.485             5.261              3         (181,25)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__22490|in[3]                                                                                                       lut          0.000             5.261              3         (181,8) 
LUT__22490|out                                                                                                         lut          0.000             5.261              2         (181,8) 
ceg_net842                                                                                                             net          1.252             6.513              2         (181,8) 
   Routing elements:
      Manhattan distance of X:3, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CE                                                             ff           0.175             6.688              2         (184,8) 

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk2                                                           inpad        0.000             0.000               0       (338,323)
clk2                                                           inpad        0.200             0.200               2       (338,323)
clk2                                                           net          0.320             0.520               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                    gbuf         4.790             5.310               2       (337,323)
CLKBUF__1|O                                                    gbuf         0.000             5.310             846       (337,323)
clk2~O                                                         net          0.000             5.310             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/w_rd_en~FF|CLK    ff           0.000             5.310             846       (184,8)  

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk1 vs clk1)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[3]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[2]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[3]~FF|CLK    ff           0.000             2.655             3490      (14,152) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[3]~FF|Q              ff               0.141            0.141              6         (14,152)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[3]                   net              0.170            0.311              6         (14,152)
   Routing elements:
      Manhattan distance of X:3, Y:10
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[2] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[6]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[5]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[6]~FF|CLK    ff           0.000             2.655             3490      (14,155) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[6]~FF|Q              ff               0.141            0.141              6         (14,155)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[6]                   net              0.170            0.311              6         (14,155)
   Routing elements:
      Manhattan distance of X:3, Y:13
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[5] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[2]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[1]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[2]~FF|CLK    ff           0.000             2.655             3490      (14,151) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[2]~FF|Q              ff               0.141            0.141              6         (14,151)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[2]                   net              0.170            0.311              6         (14,151)
   Routing elements:
      Manhattan distance of X:3, Y:9
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[1] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[7]~FF|CLK           
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[6]
Launch Clock  : clk1 (RISE)                                                                                     
Capture Clock : clk1 (RISE)                                                                                     
Slack         : 0.086 (arrival time - required time)                                                            
Delay         : 0.170                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk1                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.655             3490      (16,176) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[7]~FF|Q              ff               0.141            0.141              6         (16,176)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[7]                   net              0.170            0.311              6         (16,176)
   Routing elements:
      Manhattan distance of X:1, Y:14
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[6] ram_4096x20     -0.165            0.146              6         (17,162)

Capture Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk1                                                                                         inpad           0.000             0.000                0      (338,321)
clk1                                                                                         inpad           0.100             0.100                2      (338,321)
clk1                                                                                         net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                  gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                  gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                       net             0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (17,162) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[1]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[0]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[1]~FF|CLK    ff           0.000             2.655             3490      (14,150) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[1]~FF|Q              ff               0.141            0.141              6         (14,150)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[1]                   net              0.170            0.311              6         (14,150)
   Routing elements:
      Manhattan distance of X:3, Y:8
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[0] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[6]~FF|CLK           
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[5]
Launch Clock  : clk1 (RISE)                                                                                     
Capture Clock : clk1 (RISE)                                                                                     
Slack         : 0.086 (arrival time - required time)                                                            
Delay         : 0.170                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk1                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[6]~FF|CLK    ff           0.000             2.655             3490      (16,175) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[6]~FF|Q              ff               0.141            0.141              6         (16,175)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[6]                   net              0.170            0.311              6         (16,175)
   Routing elements:
      Manhattan distance of X:1, Y:13
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[5] ram_4096x20     -0.165            0.146              6         (17,162)

Capture Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk1                                                                                         inpad           0.000             0.000                0      (338,321)
clk1                                                                                         inpad           0.100             0.100                2      (338,321)
clk1                                                                                         net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                  gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                  gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                       net             0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (17,162) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[5]~FF|CLK           
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[4]
Launch Clock  : clk1 (RISE)                                                                                     
Capture Clock : clk1 (RISE)                                                                                     
Slack         : 0.086 (arrival time - required time)                                                            
Delay         : 0.170                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk1                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[5]~FF|CLK    ff           0.000             2.655             3490      (16,174) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[5]~FF|Q              ff               0.141            0.141              6         (16,174)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[5]                   net              0.170            0.311              6         (16,174)
   Routing elements:
      Manhattan distance of X:1, Y:12
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[4] ram_4096x20     -0.165            0.146              6         (17,162)

Capture Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk1                                                                                         inpad           0.000             0.000                0      (338,321)
clk1                                                                                         inpad           0.100             0.100                2      (338,321)
clk1                                                                                         net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                  gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                  gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                       net             0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (17,162) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[8]~FF|CLK           
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[7]
Launch Clock  : clk1 (RISE)                                                                                     
Capture Clock : clk1 (RISE)                                                                                     
Slack         : 0.086 (arrival time - required time)                                                            
Delay         : 0.170                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
clk1                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[8]~FF|CLK    ff           0.000             2.655             3490      (16,177) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[8]~FF|Q              ff               0.141            0.141              6         (16,177)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/waddr[8]                   net              0.170            0.311              6         (16,177)
   Routing elements:
      Manhattan distance of X:1, Y:15
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[7] ram_4096x20     -0.165            0.146              6         (17,162)

Capture Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk1                                                                                         inpad           0.000             0.000                0      (338,321)
clk1                                                                                         inpad           0.100             0.100                2      (338,321)
clk1                                                                                         net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                  gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                  gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                       net             0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (17,162) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[4]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[3]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[4]~FF|CLK    ff           0.000             2.655             3490      (14,153) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[4]~FF|Q              ff               0.141            0.141              6         (14,153)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[4]                   net              0.170            0.311              6         (14,153)
   Routing elements:
      Manhattan distance of X:3, Y:11
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[3] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[7]~FF|CLK           
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[6]
Launch Clock  : clk1 (RISE)                                                                                             
Capture Clock : clk1 (RISE)                                                                                             
Slack         : 0.086 (arrival time - required time)                                                                    
Delay         : 0.170                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 2.801

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk1                                                                                             inpad        0.000             0.000                0      (338,321)
clk1                                                                                             inpad        0.100             0.100                2      (338,321)
clk1                                                                                             net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                      gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                      gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                           net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[7]~FF|CLK    ff           0.000             2.655             3490      (14,156) 

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[7]~FF|Q              ff               0.141            0.141              6         (14,156)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/waddr[7]                   net              0.170            0.311              6         (14,156)
   Routing elements:
      Manhattan distance of X:3, Y:14
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WADDR[6] ram_4096x20     -0.165            0.146              6         (11,142)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk1                                                                                                 inpad           0.000             0.000                0      (338,321)
clk1                                                                                                 inpad           0.100             0.100                2      (338,321)
clk1                                                                                                 net             0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf            2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                          gbuf            0.000             2.655             3490      (337,321)
clk1~O                                                                                               net             0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             3490      (11,142) 

################################################################################
Path Detail Report (clk1 vs clk2)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                       
Capture Clock : clk2 (RISE)                                                                                                                       
Slack         : 0.307 (arrival time - required time)                                                                                              
Delay         : 0.226                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk1                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                         inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                         net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                  gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                  gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                       net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             2.655             3490      (30,129) 

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q                ff          0.141             0.141              2         (30,129)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]                     net         0.226             0.367              2         (30,129)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|D     ff          0.000             0.367              2         (32,129)

Capture Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                    net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                  net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF|CLK    ff           0.000             2.655             846       (32,129) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 0.309 (arrival time - required time)                                                                                                
Delay         : 0.228                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                          net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                        net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             2.655             3490      (108,138)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q                 ff          0.141             0.141              2        (108,138)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                      net         0.228             0.369              2        (108,138)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|D     ff          0.000             0.369              2        (110,138)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF|CLK    ff           0.000             2.655             846       (110,138)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK          
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                             
Capture Clock : clk2 (RISE)                                                                                                                             
Slack         : 0.309 (arrival time - required time)                                                                                                    
Delay         : 0.228                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
clk1                                                                                                                              inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                              inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                              net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                       gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                       gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                            net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             2.655             3490      (16,115) 

Data Path
                                                                  name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q                 ff          0.141             0.141              2         (16,115)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                      net         0.228             0.369              2         (16,115)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF|D     ff          0.000             0.369              2         (18,115)

Capture Clock Path
                                                                   name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================
clk2                                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                        net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF|CLK    ff           0.000             2.655             846       (18,115) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 0.309 (arrival time - required time)                                                                                                
Delay         : 0.228                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                          net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                        net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             2.655             3490      (108,143)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q                 ff          0.141             0.141              2        (108,143)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                      net         0.228             0.369              2        (108,143)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D     ff          0.000             0.369              2        (110,143)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|CLK    ff           0.000             2.655             846       (110,143)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 0.309 (arrival time - required time)                                                                                                
Delay         : 0.228                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                          net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                        net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|CLK    ff           0.000             2.655             3490      (76,172) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF|Q                 ff          0.141             0.141              2         (76,172)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]                      net         0.228             0.369              2         (76,172)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|D     ff          0.000             0.369              2         (78,172)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF|CLK    ff           0.000             2.655             846       (78,172) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                       
Capture Clock : clk2 (RISE)                                                                                                                       
Slack         : 0.329 (arrival time - required time)                                                                                              
Delay         : 0.248                                                                                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 3.044

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk1                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                         inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                         net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                  gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                  gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                       net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             2.655             3490      (30,116) 

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q                ff          0.141             0.141              2         (30,116)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]                     net         0.248             0.389              2         (30,116)
   Routing elements:
      Manhattan distance of X:0, Y:3
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D     ff          0.000             0.389              2         (30,119)

Capture Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                    net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                  net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             2.655             846       (30,119) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                     
Capture Clock : clk2 (RISE)                                                                                                                     
Slack         : 0.329 (arrival time - required time)                                                                                            
Delay         : 0.248                                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 3.044

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk1                                                                                                                       inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                       inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                       net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                     net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             2.655             3490      (178,3)  

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q                ff          0.141             0.141              2         (178,3)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]                     net         0.248             0.389              2         (178,3)
   Routing elements:
      Manhattan distance of X:0, Y:3
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|D     ff          0.000             0.389              2         (178,6)

Capture Clock Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
clk2                                                                                                                                  inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                  inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                  net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                           gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                           gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             2.655             846       (178,6)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 0.329 (arrival time - required time)                                                                                                
Delay         : 0.248                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 3.044

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                          net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                        net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.655             3490      (192,29) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q                 ff          0.141             0.141              2         (192,29)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                      net         0.248             0.389              2         (192,29)
   Routing elements:
      Manhattan distance of X:0, Y:3
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.389              2         (192,32)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.655             846       (192,32) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                         
Capture Clock : clk2 (RISE)                                                                                                                         
Slack         : 0.329 (arrival time - required time)                                                                                                
Delay         : 0.248                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 3.044

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk1                                                                                                                          inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                          inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                          net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                   gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                   gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                        net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             2.655             3490      (192,24) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q                 ff          0.141             0.141              2         (192,24)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                      net         0.248             0.389              2         (192,24)
   Routing elements:
      Manhattan distance of X:0, Y:3
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D     ff          0.000             0.389              2         (192,27)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk2                                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|CLK    ff           0.000             2.655             846       (192,27) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK          
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D
Launch Clock  : clk1 (RISE)                                                                                                                             
Capture Clock : clk2 (RISE)                                                                                                                             
Slack         : 0.330 (arrival time - required time)                                                                                                    
Delay         : 0.249                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.390
--------------------------------------
End-of-path arrival time       : 3.045

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
clk1                                                                                                                              inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                              inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                              net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                       gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                       gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                            net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             2.655             3490      (8,119)  

Data Path
                                                                  name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q                 ff          0.141             0.141              2         (8,119)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                      net         0.249             0.390              2         (8,119)
   Routing elements:
      Manhattan distance of X:0, Y:4
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|D     ff          0.000             0.390              2         (8,115)

Capture Clock Path
                                                                   name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================
clk2                                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                        net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF|CLK    ff           0.000             2.655             846       (8,115)  

################################################################################
Path Detail Report (clk2 vs clk1)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.307 (arrival time - required time)                                                                                               
Delay         : 0.226                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                        net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             2.655             846       (194,35) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q                ff          0.141             0.141              2         (194,35)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]                     net         0.226             0.367              2         (194,35)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D     ff          0.000             0.367              2         (196,35)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             2.655             3490      (196,35) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                    
Capture Clock : clk1 (RISE)                                                                                                                    
Slack         : 0.307 (arrival time - required time)                                                                                           
Delay         : 0.226                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk2                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                    net          0.000             2.655             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             2.655             846       (50,145) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q                ff          0.141             0.141              2         (50,145)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]                     net         0.226             0.367              2         (50,145)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D     ff          0.000             0.367              2         (52,145)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
clk1                                                                                                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                 inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                 net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                          gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                          gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                               net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             2.655             3490      (52,145) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.307 (arrival time - required time)                                                                                               
Delay         : 0.226                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                        net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.655             846       (116,153)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q                ff          0.141             0.141              2        (116,153)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]                     net         0.226             0.367              2        (116,153)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.367              2        (118,153)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.655             3490      (118,153)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.307 (arrival time - required time)                                                                                               
Delay         : 0.226                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                        net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.655             846       (72,178) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q                ff          0.141             0.141              2         (72,178)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]                     net         0.226             0.367              2         (72,178)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.367              2         (74,178)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.655             3490      (74,178) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK         
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.307 (arrival time - required time)                                                                                               
Delay         : 0.226                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                        net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             2.655             846       (118,152)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q                ff          0.141             0.141              2        (118,152)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]                     net         0.226             0.367              2        (118,152)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|D     ff          0.000             0.367              2        (120,152)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/PWM_phy_dut/pwm_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             2.655             3490      (120,152)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK         
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                    
Capture Clock : clk1 (RISE)                                                                                                                    
Slack         : 0.309 (arrival time - required time)                                                                                           
Delay         : 0.228                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk2                                                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                    net          0.000             2.655             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.655             846       (52,147) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q                ff          0.141             0.141              2         (52,147)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]                     net         0.228             0.369              2         (52,147)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.369              2         (54,147)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
clk1                                                                                                                                 inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                 inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                 net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                          gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                          gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                               net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/uart/uart_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.655             3490      (54,147) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                            
Capture Clock : clk1 (RISE)                                                                                                                            
Slack         : 0.329 (arrival time - required time)                                                                                                   
Delay         : 0.248                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 3.044

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
clk2                                                                                                                              inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                              inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                              net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                       gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                       gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                            net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|CLK    ff           0.000             2.655             846       (10,127) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF|Q                ff          0.141             0.141              2         (10,127)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]                     net         0.248             0.389              2         (10,127)
   Routing elements:
      Manhattan distance of X:0, Y:3
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|D     ff          0.000             0.389              2         (10,130)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
clk1                                                                                                                                         inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                         inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                         net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                                  gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                                  gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                       net          0.000             2.655             3490      (337,321)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF|CLK    ff           0.000             2.655             3490      (10,130) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK          
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.330 (arrival time - required time)                                                                                               
Delay         : 0.249                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.390
--------------------------------------
End-of-path arrival time       : 3.045

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk2                                                                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                       net          0.000             2.655             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             2.655             846       (68,2)   

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q                 ff          0.141             0.141              2          (68,2)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]                      net         0.249             0.390              2          (68,2)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|D     ff          0.000             0.390              2          (66,2)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF|CLK    ff           0.000             2.655             3490      (66,2)   

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK          
Path End      : pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                        
Capture Clock : clk1 (RISE)                                                                                                                        
Slack         : 0.330 (arrival time - required time)                                                                                               
Delay         : 0.249                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.390
--------------------------------------
End-of-path arrival time       : 3.045

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
clk2                                                                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                       net          0.000             2.655             846       (337,323)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.655             846       (64,13)  

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF|Q                 ff          0.141             0.141              2         (64,13)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]                      net         0.249             0.390              2         (64,13)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.390              2         (62,13)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk1                                                                                                                                     inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                     inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                     net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                              gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                              gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                   net          0.000             2.655             3490      (337,321)
pp/UART_PERIPHERAL[0].uartperipheral/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.655             3490      (62,13)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK          
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                      
Capture Clock : clk1 (RISE)                                                                                                                      
Slack         : 0.332 (arrival time - required time)                                                                                             
Delay         : 0.251                                                                                                                            

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.392
--------------------------------------
End-of-path arrival time       : 3.047

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk2                                                                                                                       inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                       inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                       net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                     net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             2.655             846       (90,141) 

Data Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|Q                 ff          0.141             0.141              2         (90,141)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]                      net         0.251             0.392              2         (90,141)
   Routing elements:
      Manhattan distance of X:2, Y:0
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|D     ff          0.000             0.392              2         (88,141)

Capture Clock Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
clk1                                                                                                                                   inpad        0.000             0.000                0      (338,321)
clk1                                                                                                                                   inpad        0.100             0.100                2      (338,321)
clk1                                                                                                                                   net          0.160             0.260                2      (338,321)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                                                            gbuf         2.395             2.655                2      (337,321)
CLKBUF__0|O                                                                                                                            gbuf         0.000             2.655             3490      (337,321)
clk1~O                                                                                                                                 net          0.000             2.655             3490      (337,321)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             2.655             3490      (88,141) 

################################################################################
Path Detail Report (clk2 vs clk2)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|CLK                 
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RADDR[2]
Launch Clock  : clk2 (RISE)                                                                                            
Capture Clock : clk2 (RISE)                                                                                            
Slack         : 0.301 (arrival time - required time)                                                                   
Delay         : 0.355                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.361
--------------------------------------
End-of-path arrival time       : 3.016

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|CLK    ff           0.000             2.655             846       (188,5)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]~FF|Q                    ff               0.141            0.141              8         (188,5)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[2]                         net              0.355            0.496              8         (188,5)
   Routing elements:
      Manhattan distance of X:3, Y:3
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RADDR[2] ram_4096x20     -0.135            0.361              8         (191,2)

Capture Clock Path
                                               name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================
clk2                                                                                                inpad           0.000             0.000               0       (338,323)
clk2                                                                                                inpad           0.100             0.100               2       (338,323)
clk2                                                                                                net             0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                         gbuf            2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                         gbuf            0.000             2.655             846       (337,323)
clk2~O                                                                                              net             0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RCLK ram_4096x20     0.000             2.655             846       (191,2)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[4]~FF|CLK                 
Path End      : pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RADDR[4]
Launch Clock  : clk2 (RISE)                                                                                            
Capture Clock : clk2 (RISE)                                                                                            
Slack         : 0.304 (arrival time - required time)                                                                   
Delay         : 0.358                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.364
--------------------------------------
End-of-path arrival time       : 3.019

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[4]~FF|CLK    ff           0.000             2.655             846       (188,7)  

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[4]~FF|Q                    ff               0.141            0.141              8         (188,7)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[4]                         net              0.358            0.499              8         (188,7)
   Routing elements:
      Manhattan distance of X:3, Y:5
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RADDR[4] ram_4096x20     -0.135            0.364              8         (191,2)

Capture Clock Path
                                               name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================
clk2                                                                                                inpad           0.000             0.000               0       (338,323)
clk2                                                                                                inpad           0.100             0.100               2       (338,323)
clk2                                                                                                net             0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                         gbuf            2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                         gbuf            0.000             2.655             846       (337,323)
clk2~O                                                                                              net             0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[0].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ram/ram__D$12|RCLK ram_4096x20     0.000             2.655             846       (191,2)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[3]~FF|CLK                                         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WDATA[3]
Launch Clock  : clk2 (RISE)                                                                                             
Capture Clock : clk2 (RISE)                                                                                             
Slack         : 0.306 (arrival time - required time)                                                                    
Delay         : 0.357                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.366
--------------------------------------
End-of-path arrival time       : 3.021

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
clk2                                                               inpad        0.000             0.000               0       (338,323)
clk2                                                               inpad        0.100             0.100               2       (338,323)
clk2                                                               net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                        gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                        gbuf         0.000             2.655             846       (337,323)
clk2~O                                                             net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[3]~FF|CLK    ff           0.000             2.655             846       (4,107)  

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[3]~FF|Q                                            ff               0.141            0.141              2         (4,107) 
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[3]                                                 net              0.357            0.498              2         (4,107) 
   Routing elements:
      Manhattan distance of X:13, Y:15
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WDATA[3] ram_4096x20     -0.132            0.366              2         (17,122)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk2                                                                                                 inpad           0.000             0.000               0       (338,323)
clk2                                                                                                 inpad           0.100             0.100               2       (338,323)
clk2                                                                                                 net             0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                          gbuf            2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                          gbuf            0.000             2.655             846       (337,323)
clk2~O                                                                                               net             0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             846       (17,122) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[2]~FF|CLK                                         
Path End      : pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WDATA[2]
Launch Clock  : clk2 (RISE)                                                                                             
Capture Clock : clk2 (RISE)                                                                                             
Slack         : 0.306 (arrival time - required time)                                                                    
Delay         : 0.357                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.366
--------------------------------------
End-of-path arrival time       : 3.021

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                             name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================
clk2                                                               inpad        0.000             0.000               0       (338,323)
clk2                                                               inpad        0.100             0.100               2       (338,323)
clk2                                                               net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                        gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                        gbuf         0.000             2.655             846       (337,323)
clk2~O                                                             net          0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[2]~FF|CLK    ff           0.000             2.655             846       (4,106)  

Data Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[2]~FF|Q                                            ff               0.141            0.141              2         (4,106) 
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/w_gpio_data_byte[2]                                                 net              0.357            0.498              2         (4,106) 
   Routing elements:
      Manhattan distance of X:13, Y:16
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WDATA[2] ram_4096x20     -0.132            0.366              2         (17,122)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk2                                                                                                 inpad           0.000             0.000               0       (338,323)
clk2                                                                                                 inpad           0.100             0.100               2       (338,323)
clk2                                                                                                 net             0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                          gbuf            2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                          gbuf            0.000             2.655             846       (337,323)
clk2~O                                                                                               net             0.000             2.655             846       (337,323)
pp/GPIO_PERIPHERAL[0].GPIOPERIPHERAL/GPIO_phy_dut/gpio_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram|WCLK ram_4096x20     0.000             2.655             846       (17,122) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|D  
Launch Clock  : clk2 (RISE)                                                              
Capture Clock : clk2 (RISE)                                                              
Slack         : 0.307 (arrival time - required time)                                     
Delay         : 0.226                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|CLK    ff           0.000             2.655             846       (126,126)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|Q     ff          0.141             0.141              8        (126,126)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]          net         0.226             0.367              8        (126,126)
LUT__22981|in[3]                                                            lut         0.000             0.367              8        (126,126)
LUT__22981|out                                                              lut         0.000             0.367              2        (126,126)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|D     ff          0.000             0.367              2        (126,126)

Capture Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[1]~FF|CLK    ff           0.000             2.655             846       (126,126)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|D  
Launch Clock  : clk2 (RISE)                                                              
Capture Clock : clk2 (RISE)                                                              
Slack         : 0.307 (arrival time - required time)                                     
Delay         : 0.226                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|CLK    ff           0.000             2.655             846       (162,139)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|Q     ff          0.141             0.141              23       (162,139)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]          net         0.226             0.367              23       (162,139)
LUT__22719|in[3]                                                            lut         0.000             0.367              23       (162,139)
LUT__22719|out                                                              lut         0.000             0.367               2       (162,139)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|D     ff          0.000             0.367               2       (162,139)

Capture Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[0]~FF|CLK    ff           0.000             2.655             846       (162,139)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|D  
Launch Clock  : clk2 (RISE)                                                         
Capture Clock : clk2 (RISE)                                                         
Slack         : 0.307 (arrival time - required time)                                
Delay         : 0.226                                                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk2                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                    inpad        0.100             0.100               2       (338,323)
clk2                                                                    net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                             gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                             gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                  net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CLK    ff           0.000             2.655             846       (114,129)

Data Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|Q     ff          0.141             0.141              7        (114,129)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]          net         0.226             0.367              7        (114,129)
LUT__22968|in[3]                                                       lut         0.000             0.367              7        (114,129)
LUT__22968|out                                                         lut         0.000             0.367              2        (114,129)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|D     ff          0.000             0.367              2        (114,129)

Capture Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk2                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                    inpad        0.100             0.100               2       (338,323)
clk2                                                                    net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                             gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                             gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                  net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/state[0]~FF|CLK    ff           0.000             2.655             846       (114,129)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[1]~FF|CLK                               
Path End      : pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                          
Capture Clock : clk2 (RISE)                                                                                                          
Slack         : 0.307 (arrival time - required time)                                                                                 
Delay         : 0.226                                                                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
clk2                                                                                      inpad        0.000             0.000               0       (338,323)
clk2                                                                                      inpad        0.100             0.100               2       (338,323)
clk2                                                                                      net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                               gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                               gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                    net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[1]~FF|CLK    ff           0.000             2.655             846       (140,138)

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[1]~FF|Q                                      ff          0.141             0.141              8        (140,138)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/raddr[1]                                           net         0.226             0.367              8        (140,138)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22689|in[3]                                                                                                          lut         0.000             0.367              8        (142,138)
LUT__22689|out                                                                                                            lut         0.000             0.367              3        (142,138)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|D     ff          0.000             0.367              3        (142,138)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk2                                                                                                                       inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                       inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                       net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                     net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[1].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             2.655             846       (142,138)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF|CLK        
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF|D
Launch Clock  : clk2 (RISE)                                                                                                                       
Capture Clock : clk2 (RISE)                                                                                                                       
Slack         : 0.307 (arrival time - required time)                                                                                              
Delay         : 0.226                                                                                                                             

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
clk2                                                                                                                          inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                          inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                          net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                   gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                   gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                        net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF|CLK    ff           0.000             2.655             846       (78,136) 

Data Path
                                                               name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF|Q               ff          0.141             0.141              2         (78,136)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]                    net         0.226             0.367              2         (78,136)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__22932|in[3]                                                                                                                       lut         0.000             0.367              2         (80,136)
LUT__22932|out                                                                                                                         lut         0.000             0.367              3         (80,136)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF|D     ff          0.000             0.367              3         (80,136)

Capture Clock Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
clk2                                                                                                                                    inpad        0.000             0.000               0       (338,323)
clk2                                                                                                                                    inpad        0.100             0.100               2       (338,323)
clk2                                                                                                                                    net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                                                                             gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                                                                             gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                                                                                  net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_fifo_51/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF|CLK    ff           0.000             2.655             846       (80,136) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|CLK
Path End      : pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|D  
Launch Clock  : clk2 (RISE)                                                              
Capture Clock : clk2 (RISE)                                                              
Slack         : 0.307 (arrival time - required time)                                     
Delay         : 0.226                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.655
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.655
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.715

Launch Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|CLK    ff           0.000             2.655             846       (124,128)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|Q     ff          0.141             0.141              7        (124,128)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]          net         0.226             0.367              7        (124,128)
LUT__22982|in[3]                                                            lut         0.000             0.367              7        (124,128)
LUT__22982|out                                                              lut         0.000             0.367              2        (124,128)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|D     ff          0.000             0.367              2        (124,128)

Capture Clock Path
                                  name                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================
clk2                                                                         inpad        0.000             0.000               0       (338,323)
clk2                                                                         inpad        0.100             0.100               2       (338,323)
clk2                                                                         net          0.160             0.260               2       (338,323)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                  gbuf         2.395             2.655               2       (337,323)
CLKBUF__1|O                                                                  gbuf         0.000             2.655             846       (337,323)
clk2~O                                                                       net          0.000             2.655             846       (337,323)
pp/PWM_PERIPHERAL[2].PWMPERIPHERAL/dt_module/dt_ctrl/byte_count[2]~FF|CLK    ff           0.000             2.655             846       (124,128)

---------- Path Details for Min Critical Paths (end) ---------------

