#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' 'src/internal_stage_fixed.sv' 'src/internal_stage.sv' 'src/memory.sv' 'src/sample_feeder.sv' 'src/sample_pipeline.sv' 'src/summing_tree.sv' 'src/utility.sv' 'tests/connection_fixed_test.sv' 2>&1
