// Seed: 1861741925
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11
);
  wire id_13[1 : -1];
  logic [1  ==  -1 : 1] id_14;
  always @(posedge id_13) begin : LABEL_0
    $unsigned(54);
    ;
  end
  initial assume (~id_10);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    output supply1 id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input supply0 id_10,
    input wand id_11,
    input tri id_12,
    input wor id_13,
    input tri1 id_14,
    output tri1 id_15
    , id_17
);
  assign id_17 = 1;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_13,
      id_6,
      id_10,
      id_11,
      id_10,
      id_5,
      id_15
  );
  logic id_19 = -1;
endmodule
