m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_latch
vD_flip_flop
Z0 !s110 1516208785
!i10b 1
!s100 eb^AhI]KHXaLC@bA>QCAP0
IH;feGXbR3jC<?QQHX<8nH3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_flip_flop
Z3 w1516208776
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_flip_flop/d_flip_flop.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_flip_flop/d_flip_flop.v
L0 3
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1516208785.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_flip_flop/d_flip_flop.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/D_flip_flop/d_flip_flop.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@d_flip_flop
vtest_D_flip_flop
R0
!i10b 1
!s100 F]OJ_>=Fd1=o`Xmc?bJN>0
IUHE149Un`31k[b4nQ=@N^0
R1
R2
R3
R4
R5
L0 10
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
ntest_@d_flip_flop
