{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570833957157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570833957160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:45:56 2019 " "Processing started: Fri Oct 11 19:45:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570833957160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570833957160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570833957161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1570833957460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_timer_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_timer_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_timer_de2_115-top_a3_2019_2 " "Found design unit 1: top_timer_de2_115-top_a3_2019_2" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_timer_de2_115.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958211 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_timer_de2_115 " "Found entity 1: top_timer_de2_115" {  } { { "top_timer_de2_115.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_timer_de2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-arch " "Found design unit 1: bcd2ssd-arch" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958213 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50mhz_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50mhz_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50mhz_10khz-SYN " "Found design unit 1: pll_50mhz_10khz-SYN" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/pll_50mhz_10khz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958215 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50mhz_10khz " "Found entity 1: pll_50mhz_10khz" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/pll_50mhz_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count59-rtl " "Found design unit 1: count59-rtl" {  } { { "count59.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/count59.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958216 ""} { "Info" "ISGN_ENTITY_NAME" "1 count59 " "Found entity 1: count59" {  } { { "count59.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/count59.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count23-rtl " "Found design unit 1: count23-rtl" {  } { { "count23.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/count23.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958217 ""} { "Info" "ISGN_ENTITY_NAME" "1 count23 " "Found entity 1: count23" {  } { { "count23.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/count23.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_comp-rtl " "Found design unit 1: timer_comp-rtl" {  } { { "timer_comp.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/timer_comp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958218 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_comp " "Found entity 1: timer_comp" {  } { { "timer_comp.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/timer_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd_max5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd_max5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd_max5-rtl " "Found design unit 1: bcd2ssd_max5-rtl" {  } { { "bcd2ssd_max5.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd_max5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958219 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd_max5 " "Found entity 1: bcd2ssd_max5" {  } { { "bcd2ssd_max5.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd_max5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd_max2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd_max2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd_max2-rtl " "Found design unit 1: bcd2ssd_max2-rtl" {  } { { "bcd2ssd_max2.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd_max2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958220 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd_max2 " "Found entity 1: bcd2ssd_max2" {  } { { "bcd2ssd_max2.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/bcd2ssd_max2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958221 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countN-rtl " "Found design unit 1: countN-rtl" {  } { { "countN.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/countN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958223 ""} { "Info" "ISGN_ENTITY_NAME" "1 countN " "Found entity 1: countN" {  } { { "countN.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/countN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-rtl " "Found design unit 1: relogio-rtl" {  } { { "relogio.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/relogio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958224 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMux-rtl " "Found design unit 1: contMux-rtl" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958225 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMux " "Found entity 1: contMux" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958225 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1570833958226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958226 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958227 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_mux-rtl " "Found design unit 1: top_level_mux-rtl" {  } { { "top_level_mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958229 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_mux " "Found entity 1: top_level_mux" {  } { { "top_level_mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_mux " "Elaborating entity \"top_level_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570833958324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50mhz_10khz pll_50mhz_10khz:pll0 " "Elaborating entity \"pll_50mhz_10khz\" for hierarchy \"pll_50mhz_10khz:pll0\"" {  } { { "top_level_mux.vhd" "pll0" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50mhz_10khz:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50mhz_10khz:pll0\|altpll:altpll_component\"" {  } { { "pll_50mhz_10khz.vhd" "altpll_component" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/pll_50mhz_10khz.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50mhz_10khz:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50mhz_10khz:pll0\|altpll:altpll_component\"" {  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/pll_50mhz_10khz.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570833958468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50mhz_10khz:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll_50mhz_10khz:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50mhz_10khz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50mhz_10khz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958469 ""}  } { { "pll_50mhz_10khz.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/pll_50mhz_10khz.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570833958469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50mhz_10khz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50mhz_10khz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50mhz_10khz_altpll " "Found entity 1: pll_50mhz_10khz_altpll" {  } { { "db/pll_50mhz_10khz_altpll.v" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/db/pll_50mhz_10khz_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570833958559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570833958559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50mhz_10khz_altpll pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated " "Elaborating entity \"pll_50mhz_10khz_altpll\" for hierarchy \"pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_comp timer_comp:timer " "Elaborating entity \"timer_comp\" for hierarchy \"timer_comp:timer\"" {  } { { "top_level_mux.vhd" "timer" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count59 timer_comp:timer\|count59:segundos " "Elaborating entity \"count59\" for hierarchy \"timer_comp:timer\|count59:segundos\"" {  } { { "timer_comp.vhd" "segundos" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/timer_comp.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count23 timer_comp:timer\|count23:horas " "Elaborating entity \"count23\" for hierarchy \"timer_comp:timer\|count23:horas\"" {  } { { "timer_comp.vhd" "horas" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/timer_comp.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMux contMux:cont3 " "Elaborating entity \"contMux\" for hierarchy \"contMux:cont3\"" {  } { { "top_level_mux.vhd" "cont3" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxFrente " "Elaborating entity \"mux\" for hierarchy \"mux:muxFrente\"" {  } { { "top_level_mux.vhd" "muxFrente" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hourU mux.vhd(18) " "VHDL Process Statement warning at mux.vhd(18): signal \"hourU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958575 "|top_level_mux|mux:muxFrente"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minU mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): signal \"minU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958575 "|top_level_mux|mux:muxFrente"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secU mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"secU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958575 "|top_level_mux|mux:muxFrente"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secU mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"secU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958575 "|top_level_mux|mux:muxFrente"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd bcd2ssd:bcd2ssdMeio " "Elaborating entity \"bcd2ssd\" for hierarchy \"bcd2ssd:bcd2ssdMeio\"" {  } { { "top_level_mux.vhd" "bcd2ssdMeio" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:demuxTras " "Elaborating entity \"demux\" for hierarchy \"demux:demuxTras\"" {  } { { "top_level_mux.vhd" "demuxTras" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958578 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada demux.vhd(18) " "VHDL Process Statement warning at demux.vhd(18): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada demux.vhd(19) " "VHDL Process Statement warning at demux.vhd(19): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada demux.vhd(20) " "VHDL Process Statement warning at demux.vhd(20): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada demux.vhd(21) " "VHDL Process Statement warning at demux.vhd(21): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hourU demux.vhd(23) " "VHDL Process Statement warning at demux.vhd(23): inferring latch(es) for signal or variable \"hourU\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minU demux.vhd(23) " "VHDL Process Statement warning at demux.vhd(23): inferring latch(es) for signal or variable \"minU\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "secU demux.vhd(23) " "VHDL Process Statement warning at demux.vhd(23): inferring latch(es) for signal or variable \"secU\", which holds its previous value in one or more paths through the process" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570833958579 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[0\] demux.vhd(23) " "Inferred latch for \"secU\[0\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[1\] demux.vhd(23) " "Inferred latch for \"secU\[1\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[2\] demux.vhd(23) " "Inferred latch for \"secU\[2\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[3\] demux.vhd(23) " "Inferred latch for \"secU\[3\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[4\] demux.vhd(23) " "Inferred latch for \"secU\[4\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[5\] demux.vhd(23) " "Inferred latch for \"secU\[5\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "secU\[6\] demux.vhd(23) " "Inferred latch for \"secU\[6\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[0\] demux.vhd(23) " "Inferred latch for \"minU\[0\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[1\] demux.vhd(23) " "Inferred latch for \"minU\[1\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[2\] demux.vhd(23) " "Inferred latch for \"minU\[2\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[3\] demux.vhd(23) " "Inferred latch for \"minU\[3\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[4\] demux.vhd(23) " "Inferred latch for \"minU\[4\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[5\] demux.vhd(23) " "Inferred latch for \"minU\[5\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minU\[6\] demux.vhd(23) " "Inferred latch for \"minU\[6\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[0\] demux.vhd(23) " "Inferred latch for \"hourU\[0\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958580 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[1\] demux.vhd(23) " "Inferred latch for \"hourU\[1\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[2\] demux.vhd(23) " "Inferred latch for \"hourU\[2\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[3\] demux.vhd(23) " "Inferred latch for \"hourU\[3\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[4\] demux.vhd(23) " "Inferred latch for \"hourU\[4\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[5\] demux.vhd(23) " "Inferred latch for \"hourU\[5\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourU\[6\] demux.vhd(23) " "Inferred latch for \"hourU\[6\]\" at demux.vhd(23)" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570833958581 "|top_level_mux|demux:demuxTras"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd_max5 bcd2ssd_max5:sec_d " "Elaborating entity \"bcd2ssd_max5\" for hierarchy \"bcd2ssd_max5:sec_d\"" {  } { { "top_level_mux.vhd" "sec_d" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd_max2 bcd2ssd_max2:hour_d " "Elaborating entity \"bcd2ssd_max2\" for hierarchy \"bcd2ssd_max2:hour_d\"" {  } { { "top_level_mux.vhd" "hour_d" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/top_level_mux.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570833958584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[0\] " "Latch demux:demuxTras\|minU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959453 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[1\] " "Latch demux:demuxTras\|minU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959453 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[2\] " "Latch demux:demuxTras\|minU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959453 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[3\] " "Latch demux:demuxTras\|minU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959453 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[4\] " "Latch demux:demuxTras\|minU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959453 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[5\] " "Latch demux:demuxTras\|minU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|minU\[6\] " "Latch demux:demuxTras\|minU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[0\] " "Latch demux:demuxTras\|hourU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[1\] " "Latch demux:demuxTras\|hourU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[2\] " "Latch demux:demuxTras\|hourU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[3\] " "Latch demux:demuxTras\|hourU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959454 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[4\] " "Latch demux:demuxTras\|hourU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959455 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[5\] " "Latch demux:demuxTras\|hourU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959455 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "demux:demuxTras\|hourU\[6\] " "Latch demux:demuxTras\|hourU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contMux:cont3\|uni3_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570833959455 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570833959455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1570833959715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570833960157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570833960157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570833960250 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570833960250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570833960250 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1570833960250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570833960250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570833960270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:46:00 2019 " "Processing ended: Fri Oct 11 19:46:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570833960270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570833960270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570833960270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570833960270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570833963171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570833963172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:46:02 2019 " "Processing started: Fri Oct 11 19:46:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570833963172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570833963172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570833963173 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570833963233 ""}
{ "Info" "0" "" "Project  = bcd_timer_2019_2" {  } {  } 0 0 "Project  = bcd_timer_2019_2" 0 0 "Fitter" 0 0 1570833963235 ""}
{ "Info" "0" "" "Revision = top_timer_de2_115" {  } {  } 0 0 "Revision = top_timer_de2_115" 0 0 "Fitter" 0 0 1570833963235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570833963401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_timer_de2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_timer_de2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570833963532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570833963653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570833963687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570833963687 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50mhz_10khz_altpll.v" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/db/pll_50mhz_10khz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1570833964071 ""}  } { { "db/pll_50mhz_10khz_altpll.v" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/db/pll_50mhz_10khz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1570833964071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570833965349 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1570833966721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570833966721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570833966784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570833966784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570833966784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570833966784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1570833966784 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570833966784 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570833966809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1570833970751 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570833970753 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1570833970756 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1570833970756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570833970757 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_reg\[0\] " "Node: r_reg\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570833970759 "|top_level_mux|r_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "contMux:cont3\|uni3_reg\[1\] " "Node: contMux:cont3\|uni3_reg\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570833970759 "|top_level_mux|contMux:cont3|uni3_reg[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570833970761 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1570833970762 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1570833970762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1570833970762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLK50MHz " "  20.000     CLK50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1570833970762 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "100000.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1570833970762 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570833970762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_50mhz_10khz:pll0\|altpll:altpll_component\|pll_50mhz_10khz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970811 ""}  } { { "db/pll_50mhz_10khz_altpll.v" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/db/pll_50mhz_10khz_altpll.v" 77 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll_50mhz_10khz:pll0|altpll:altpll_component|pll_50mhz_10khz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contMux:cont3\|uni3_reg\[1\]  " "Automatically promoted node contMux:cont3\|uni3_reg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux3~0 " "Destination node mux:muxFrente\|Mux3~0" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux3~1 " "Destination node mux:muxFrente\|Mux3~1" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux2~0 " "Destination node mux:muxFrente\|Mux2~0" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux2~1 " "Destination node mux:muxFrente\|Mux2~1" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux1~0 " "Destination node mux:muxFrente\|Mux1~0" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux1~1 " "Destination node mux:muxFrente\|Mux1~1" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux0~0 " "Destination node mux:muxFrente\|Mux0~0" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:muxFrente\|Mux0~1 " "Destination node mux:muxFrente\|Mux0~1" {  } { { "mux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/mux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mux:muxFrente|Mux0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demux:demuxTras\|Mux7~0 " "Destination node demux:demuxTras\|Mux7~0" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { demux:demuxTras|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demux:demuxTras\|Mux15~0 " "Destination node demux:demuxTras\|Mux15~0" {  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { demux:demuxTras|Mux15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570833970812 ""}  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { contMux:cont3|uni3_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux:demuxTras\|Mux15~0  " "Automatically promoted node demux:demuxTras\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contMux:cont3\|uni3_reg\[0\]~0 " "Destination node contMux:cont3\|uni3_reg\[0\]~0" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { contMux:cont3|uni3_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570833970813 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { demux:demuxTras|Mux15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux:demuxTras\|Mux7~0  " "Automatically promoted node demux:demuxTras\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contMux:cont3\|uni3_reg\[1\] " "Destination node contMux:cont3\|uni3_reg\[1\]" {  } { { "contMux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/contMux.vhd" 34 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { contMux:cont3|uni3_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1570833970814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1570833970814 ""}  } { { "demux.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/demux.vhd" 17 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { demux:demuxTras|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer_comp:timer\|rst  " "Automatically promoted node timer_comp:timer\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1570833970814 ""}  } { { "timer_comp.vhd" "" { Text "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/timer_comp.vhd" 34 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer_comp:timer|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570833970814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570833971505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570833971507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570833971507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570833971510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570833971513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570833971514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570833971514 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570833971519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570833972025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1570833972026 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570833972026 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_LED " "Node \"OUT_LED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OUT_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570833972113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PUSH_BUTTON_SET_ALARM " "Node \"PUSH_BUTTON_SET_ALARM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PUSH_BUTTON_SET_ALARM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570833972113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PUSH_BUTTON_SONECA " "Node \"PUSH_BUTTON_SONECA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PUSH_BUTTON_SONECA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1570833972113 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570833972113 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570833972114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570833976445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570833976999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570833977030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570833978978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570833978978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570833979887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y0 X115_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11" {  } { { "loc" "" { Generic "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} 104 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1570833984223 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570833984223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570833984984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1570833984988 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1570833984988 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570833984988 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1570833985026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570833985117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570833985940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570833986024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570833986759 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570833987380 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570833989410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/output_files/top_timer_de2_115.fit.smsg " "Generated suppressed messages file /home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/output_files/top_timer_de2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570833989688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570833990143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:46:30 2019 " "Processing ended: Fri Oct 11 19:46:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570833990143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570833990143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570833990143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570833990143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570833993910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570833993912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:46:33 2019 " "Processing started: Fri Oct 11 19:46:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570833993912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570833993912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570833993913 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570833999673 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570833999879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570834002484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:46:42 2019 " "Processing ended: Fri Oct 11 19:46:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570834002484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570834002484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570834002484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570834002484 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570834002613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570834004954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570834004955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:46:44 2019 " "Processing started: Fri Oct 11 19:46:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570834004955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570834004955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_sta bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570834004956 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1570834005009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1570834005215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570834005217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570834005314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1570834005315 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1570834005707 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1570834005804 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1570834005807 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1570834005807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1570834005807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_reg\[0\] " "Node: r_reg\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834005810 "|top_level_mux|r_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "contMux:cont3\|uni3_reg\[1\] " "Node: contMux:cont3\|uni3_reg\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834005810 "|top_level_mux|contMux:cont3|uni3_reg[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006343 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1570834006345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1570834006357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 99996.776 " "Worst-case setup slack is 99996.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.776         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99996.776         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834006367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834006369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 99996.827 " "Worst-case recovery slack is 99996.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.827         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99996.827         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834006371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.654 " "Worst-case removal slack is 1.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.654         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.654         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834006373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.891 " "Worst-case minimum pulse width slack is 9.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891         0.000 CLK50MHz  " "    9.891         0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.709         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.709         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834006374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834006374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1570834006473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1570834006549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1570834007657 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_reg\[0\] " "Node: r_reg\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834007713 "|top_level_mux|r_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "contMux:cont3\|uni3_reg\[1\] " "Node: contMux:cont3\|uni3_reg\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834007713 "|top_level_mux|contMux:cont3|uni3_reg[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 99997.090 " "Worst-case setup slack is 99997.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99997.090         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99997.090         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834007725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834007729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 99997.123 " "Worst-case recovery slack is 99997.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99997.123         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99997.123         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834007733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.517 " "Worst-case removal slack is 1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.517         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834007740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.887 " "Worst-case minimum pulse width slack is 9.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887         0.000 CLK50MHz  " "    9.887         0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.710         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.710         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834007744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834007744 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1570834007814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_reg\[0\] " "Node: r_reg\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834008060 "|top_level_mux|r_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "contMux:cont3\|uni3_reg\[1\] " "Node: contMux:cont3\|uni3_reg\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1570834008060 "|top_level_mux|contMux:cont3|uni3_reg[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 99998.407 " "Worst-case setup slack is 99998.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.407         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99998.407         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834008067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.180         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834008073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 99998.409 " "Worst-case recovery slack is 99998.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.409         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "99998.409         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834008078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.782 " "Worst-case removal slack is 0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.782         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834008084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.574 " "Worst-case minimum pulse width slack is 9.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574         0.000 CLK50MHz  " "    9.574         0.000 CLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.780         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.780         0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1570834008088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1570834008088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570834008737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1570834008737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570834008833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:46:48 2019 " "Processing ended: Fri Oct 11 19:46:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570834008833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570834008833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570834008833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570834008833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570834012655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570834012657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:46:52 2019 " "Processing started: Fri Oct 11 19:46:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570834012657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570834012657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bcd_timer_2019_2 -c top_timer_de2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570834012659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_timer_de2_115.vo /home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/simulation/modelsim/ simulation " "Generated file top_timer_de2_115.vo in folder \"/home/aluno/Dlp2_codes/A2_2019_2_restored/bcd_timer_2019_2_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1570834013338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570834013405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:46:53 2019 " "Processing ended: Fri Oct 11 19:46:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570834013405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570834013405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570834013405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570834013405 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570834013557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570834084506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570834084509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:48:04 2019 " "Processing started: Fri Oct 11 19:48:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570834084509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570834084509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp bcd_timer_2019_2 -c top_timer_de2_115 --netlist_type=sgate " "Command: quartus_rpp bcd_timer_2019_2 -c top_timer_de2_115 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570834084510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570834084632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:48:04 2019 " "Processing ended: Fri Oct 11 19:48:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570834084632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570834084632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570834084632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570834084632 ""}
