# 100-days-of-RTL-verilog
Welcome to my 100 Days of RTL Verilog Code Challenge!  I'm  Anushka, VLSI enthusiast, this fantastic repository showcases my dedication to coding Verilog daily for 100 days, all to boost my RTL design skills. Each day, I dove into different Verilog projects and challenges in digital designÂ concepts. <br>
Day 01- NAND gate,NOR gate  <br>
Day 02- Half adder,Full adder <br>
Day 03- Half subtractor,Full subtractor  <br>
Day 04- Ripple carry adder <br>
Day 05- Carry look ahead adder  <br>
Day 06- 4-bit adder subtractor <br>
Day 07- Ripple borrow subtractor <br>
Day 08- Multiplexers - 2 to 1, 4 to 1  <br>
Day 09- Demultiplexers - 1 to 8, 1 to 16 (using 1:2 and 1:8 demultiplexers)  <br>
Day 10- Decimal to BCD Encoder, 8 to 3 Encoder <br>
Day 11- 4 to 16 Decoder <br>
Day 12- 8 to 3 Priority Encoder <br>
Day 13- 2 bit Comparator <br>
Day 14- 4 bit Multiplier <br>
Day 15- SR latch,SR Flipflop <br>
Day 16- JK Flipflop <br>
Day 17- D Flipflop using SR flipflop <br>
Day 18- T Flipflop using JK flipflop <br>
Day 19- Binary to Gray Converter, Gray to Binary Converter <br>
Day 20- BCD to Excess-3 Converter, Excess-3 to BCD Converter <br>
Day 21- Even and Odd parity Generators <br>
Day 22- Even and Odd parity Checkers <br>
