// Seed: 984413330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6;
  ;
  logic id_7, id_8;
endmodule
macromodule module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4,
    output tri0 id_5
    , id_16,
    output uwire id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input supply0 id_14
);
  genvar id_17;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16
  );
endmodule
