### SystemVerilog General Syntax
___
#### Data Types

| Type (Two-state)| Description |
| ------ | ----------- |
| bit   |  |
| byte| |
| shortint    | |
| int | |
| longint | |