//
// Created by manuel on 02.03.20.
//



//const timerHardware_t timerHardware[4 /*USABLE_TIMER_CHANNEL_COUNT*/] = {
////        // TIM2_UP  (DMA1_ST1_CH3, DMA1_ST7_CH3)
////        DEF_TIM(TIM2,  CH3,  PA2,  TIM_USE_MOTOR,               0, 0), // M1
////        DEF_TIM(TIM2,  CH4,  PA3,  TIM_USE_MOTOR,               0, 0), // M4
////        // TIM3_UP (DMA1_ST2_CH5)
////        DEF_TIM(TIM3,  CH1,  PB4,  TIM_USE_MOTOR,               0, 0), // M2
////        DEF_TIM(TIM3,  CH2,  PB5,  TIM_USE_MOTOR,               0, 0), // M3
//
//        { ((TIM_TypeDef *) (((uint32_t)0x40000000) + 0x0000)), ((ioTag_t)((((0) + 1) << 4) | (2))), ((uint16_t)0x0008), TIM_USE_MOTOR, (TIMER_OUTPUT_NONE | 0), ((uint8_t)0x01) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x028)), ((uint32_t)0x06000000) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x0B8)), ((uint32_t)0x06000000), DMA1_ST7_HANDLER },
//        { ((TIM_TypeDef *) (((uint32_t)0x40000000) + 0x0400)), ((ioTag_t)((((1) + 1) << 4) | (4))), ((uint16_t)0x0000), TIM_USE_MOTOR, (TIMER_OUTPUT_NONE | 0), ((uint8_t)0x02) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x070)), ((uint32_t)0x0A000000) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x040)), ((uint32_t)0x0A000000), DMA1_ST2_HANDLER },
//        { ((TIM_TypeDef *) (((uint32_t)0x40000000) + 0x0400)), ((ioTag_t)((((1) + 1) << 4) | (5))), ((uint16_t)0x0004), TIM_USE_MOTOR, (TIMER_OUTPUT_NONE | 0), ((uint8_t)0x02) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x088)), ((uint32_t)0x0A000000) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x040)), ((uint32_t)0x0A000000), DMA1_ST2_HANDLER },
//        { ((TIM_TypeDef *) (((uint32_t)0x40000000) + 0x0000)), ((ioTag_t)((((0) + 1) << 4) | (3))), ((uint16_t)0x000C), TIM_USE_MOTOR, (TIMER_OUTPUT_NONE | 0), ((uint8_t)0x01) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x0B8)), ((uint32_t)0x06000000) , (dmaResource_t *)((DMA_Stream_TypeDef *) (((((uint32_t)0x40000000) + 0x00020000) + 0x6000) + 0x0B8)), ((uint32_t)0x06000000), DMA1_ST7_HANDLER },
//};
