\hypertarget{union__hw__enet__tdsr}{}\section{\+\_\+hw\+\_\+enet\+\_\+tdsr Union Reference}
\label{union__hw__enet__tdsr}\index{\+\_\+hw\+\_\+enet\+\_\+tdsr@{\+\_\+hw\+\_\+enet\+\_\+tdsr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+D\+SR -\/ Transmit Buffer Descriptor Ring Start Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tdsr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tdsr_aba50c35a65be338b35ecb08485c2fab2}{}\label{union__hw__enet__tdsr_aba50c35a65be338b35ecb08485c2fab2}

\item 
struct \hyperlink{struct__hw__enet__tdsr_1_1__hw__enet__tdsr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tdsr\+::\+\_\+hw\+\_\+enet\+\_\+tdsr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tdsr_a62263aac7b7dc3f7e9f1a50c5e9c156c}{}\label{union__hw__enet__tdsr_a62263aac7b7dc3f7e9f1a50c5e9c156c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+D\+SR -\/ Transmit Buffer Descriptor Ring Start Register (RW) 

Reset value\+: 0x00000000U

T\+D\+SR provides a pointer to the beginning of the circular transmit buffer descriptor queue in external memory. This pointer must be 64-\/bit aligned (bits 2-\/0 must be zero); however, it is recommended to be 128-\/bit aligned, that is, evenly divisible by 16. This register must be initialized prior to operation. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
