library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sistema119_tb is
--  Port ( );
end sistema119_tb;

architecture Behavioral of sistema119_tb is

    component sistema119
        port (clk : in std_logic;
              ce : in std_logic;
              reset : in std_logic;
              count : out std_logic_vector (3 downto 0);
              led : out std_logic_vector (6 downto 0));
    end component;
    
    signal clk : std_logic := '0';
    signal ce : std_logic := '0';
    signal reset : std_logic := '0';
    signal count : std_logic_vector (3 downto 0);
    signal led : std_logic_vector (6 downto 0);
    
begin

    dut : sistema119
    port map (clk => clk,
              ce => ce,
              reset => reset,
              count => count,
              led => led);
              
    -- Clock Generation
    clk <= not clk after 10 ns;
    
    stimuli : process
    begin
    
        ce <= '0'; reset <= '1';
        wait for 100 ns;
        reset <= '0';
        wait for 100 ns;
        ce <= '1';
        wait;
    end process;

end Behavioral;