
raspbian-preinstalled/grops:     file format elf32-littlearm


Disassembly of section .init:

00011110 <.init>:
   11110:	push	{r3, lr}
   11114:	bl	11bac <__printf_chk@plt+0x740>
   11118:	pop	{r3, pc}

Disassembly of section .plt:

0001111c <sqrt@plt-0x14>:
   1111c:	push	{lr}		; (str lr, [sp, #-4]!)
   11120:	ldr	lr, [pc, #4]	; 1112c <sqrt@plt-0x4>
   11124:	add	lr, pc, lr
   11128:	ldr	pc, [lr, #8]!
   1112c:	andeq	sl, r2, r8, lsr #27

00011130 <sqrt@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #172032	; 0x2a000
   11138:	ldr	pc, [ip, #3496]!	; 0xda8

0001113c <__aeabi_atexit@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #172032	; 0x2a000
   11144:	ldr	pc, [ip, #3488]!	; 0xda0

00011148 <strcasecmp@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #172032	; 0x2a000
   11150:	ldr	pc, [ip, #3480]!	; 0xd98

00011154 <fdopen@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #172032	; 0x2a000
   1115c:	ldr	pc, [ip, #3472]!	; 0xd90

00011160 <strtol@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #172032	; 0x2a000
   11168:	ldr	pc, [ip, #3464]!	; 0xd88

0001116c <free@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #172032	; 0x2a000
   11174:	ldr	pc, [ip, #3456]!	; 0xd80

00011178 <fseek@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #172032	; 0x2a000
   11180:	ldr	pc, [ip, #3448]!	; 0xd78

00011184 <strncmp@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #172032	; 0x2a000
   1118c:	ldr	pc, [ip, #3440]!	; 0xd70

00011190 <__aeabi_uidivmod@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #172032	; 0x2a000
   11198:	ldr	pc, [ip, #3432]!	; 0xd68

0001119c <asctime@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #172032	; 0x2a000
   111a4:	ldr	pc, [ip, #3424]!	; 0xd60

000111a8 <exit@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #172032	; 0x2a000
   111b0:	ldr	pc, [ip, #3416]!	; 0xd58

000111b4 <strerror@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #172032	; 0x2a000
   111bc:	ldr	pc, [ip, #3408]!	; 0xd50

000111c0 <stpcpy@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #172032	; 0x2a000
   111c8:	ldr	pc, [ip, #3400]!	; 0xd48

000111cc <strtok@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #172032	; 0x2a000
   111d4:	ldr	pc, [ip, #3392]!	; 0xd40

000111d8 <gmtime@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #172032	; 0x2a000
   111e0:	ldr	pc, [ip, #3384]!	; 0xd38

000111e4 <_Znaj@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #172032	; 0x2a000
   111ec:	ldr	pc, [ip, #3376]!	; 0xd30

000111f0 <abort@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #172032	; 0x2a000
   111f8:	ldr	pc, [ip, #3368]!	; 0xd28

000111fc <setbuf@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #172032	; 0x2a000
   11204:	ldr	pc, [ip, #3360]!	; 0xd20

00011208 <wcwidth@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #172032	; 0x2a000
   11210:	ldr	pc, [ip, #3352]!	; 0xd18

00011214 <unlink@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #172032	; 0x2a000
   1121c:	ldr	pc, [ip, #3344]!	; 0xd10

00011220 <realloc@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #172032	; 0x2a000
   11228:	ldr	pc, [ip, #3336]!	; 0xd08

0001122c <strcpy@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #172032	; 0x2a000
   11234:	ldr	pc, [ip, #3328]!	; 0xd00

00011238 <strcat@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #172032	; 0x2a000
   11240:	ldr	pc, [ip, #3320]!	; 0xcf8

00011244 <ungetc@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #172032	; 0x2a000
   1124c:	ldr	pc, [ip, #3312]!	; 0xcf0

00011250 <__stack_chk_fail@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #172032	; 0x2a000
   11258:	ldr	pc, [ip, #3304]!	; 0xce8

0001125c <__cxa_end_cleanup@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #172032	; 0x2a000
   11264:	ldr	pc, [ip, #3296]!	; 0xce0

00011268 <putc@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #172032	; 0x2a000
   11270:	ldr	pc, [ip, #3288]!	; 0xcd8

00011274 <__strcpy_chk@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #172032	; 0x2a000
   1127c:	ldr	pc, [ip, #3280]!	; 0xcd0

00011280 <getc@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #172032	; 0x2a000
   11288:	ldr	pc, [ip, #3272]!	; 0xcc8

0001128c <atan2@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #172032	; 0x2a000
   11294:	ldr	pc, [ip, #3264]!	; 0xcc0

00011298 <strncasecmp@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #172032	; 0x2a000
   112a0:	ldr	pc, [ip, #3256]!	; 0xcb8

000112a4 <_ZdaPv@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #172032	; 0x2a000
   112ac:	ldr	pc, [ip, #3248]!	; 0xcb0

000112b0 <__aeabi_idivmod@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #172032	; 0x2a000
   112b8:	ldr	pc, [ip, #3240]!	; 0xca8

000112bc <__ctype_b_loc@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #172032	; 0x2a000
   112c4:	ldr	pc, [ip, #3232]!	; 0xca0

000112c8 <setlocale@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #172032	; 0x2a000
   112d0:	ldr	pc, [ip, #3224]!	; 0xc98

000112d4 <ferror@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #172032	; 0x2a000
   112dc:	ldr	pc, [ip, #3216]!	; 0xc90

000112e0 <__aeabi_uidiv@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #172032	; 0x2a000
   112e8:	ldr	pc, [ip, #3208]!	; 0xc88

000112ec <fgets@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #172032	; 0x2a000
   112f4:	ldr	pc, [ip, #3200]!	; 0xc80

000112f8 <__aeabi_idiv@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #172032	; 0x2a000
   11300:	ldr	pc, [ip, #3192]!	; 0xc78

00011304 <fputc@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #172032	; 0x2a000
   1130c:	ldr	pc, [ip, #3184]!	; 0xc70

00011310 <mkstemp64@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #172032	; 0x2a000
   11318:	ldr	pc, [ip, #3176]!	; 0xc68

0001131c <fwrite@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #172032	; 0x2a000
   11324:	ldr	pc, [ip, #3168]!	; 0xc60

00011328 <pathconf@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #172032	; 0x2a000
   11330:	ldr	pc, [ip, #3160]!	; 0xc58

00011334 <memcpy@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #172032	; 0x2a000
   1133c:	ldr	pc, [ip, #3152]!	; 0xc50

00011340 <tan@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #172032	; 0x2a000
   11348:	ldr	pc, [ip, #3144]!	; 0xc48

0001134c <malloc@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #172032	; 0x2a000
   11354:	ldr	pc, [ip, #3136]!	; 0xc40

00011358 <strlen@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #172032	; 0x2a000
   11360:	ldr	pc, [ip, #3128]!	; 0xc38

00011364 <__snprintf_chk@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #172032	; 0x2a000
   1136c:	ldr	pc, [ip, #3120]!	; 0xc30

00011370 <fclose@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #172032	; 0x2a000
   11378:	ldr	pc, [ip, #3112]!	; 0xc28

0001137c <write@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #172032	; 0x2a000
   11384:	ldr	pc, [ip, #3104]!	; 0xc20

00011388 <__gxx_personality_v0@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #172032	; 0x2a000
   11390:	ldr	pc, [ip, #3096]!	; 0xc18

00011394 <_exit@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #172032	; 0x2a000
   1139c:	ldr	pc, [ip, #3088]!	; 0xc10

000113a0 <strcmp@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #172032	; 0x2a000
   113a8:	ldr	pc, [ip, #3080]!	; 0xc08

000113ac <time@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #172032	; 0x2a000
   113b4:	ldr	pc, [ip, #3072]!	; 0xc00

000113b8 <__errno_location@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #172032	; 0x2a000
   113c0:	ldr	pc, [ip, #3064]!	; 0xbf8

000113c4 <putenv@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #172032	; 0x2a000
   113cc:	ldr	pc, [ip, #3056]!	; 0xbf0

000113d0 <memchr@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #172032	; 0x2a000
   113d8:	ldr	pc, [ip, #3048]!	; 0xbe8

000113dc <sscanf@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #172032	; 0x2a000
   113e4:	ldr	pc, [ip, #3040]!	; 0xbe0

000113e8 <strncpy@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #172032	; 0x2a000
   113f0:	ldr	pc, [ip, #3032]!	; 0xbd8

000113f4 <fflush@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #172032	; 0x2a000
   113fc:	ldr	pc, [ip, #3024]!	; 0xbd0

00011400 <fopen64@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #172032	; 0x2a000
   11408:	ldr	pc, [ip, #3016]!	; 0xbc8

0001140c <memcmp@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #172032	; 0x2a000
   11414:	ldr	pc, [ip, #3008]!	; 0xbc0

00011418 <__sprintf_chk@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #172032	; 0x2a000
   11420:	ldr	pc, [ip, #3000]!	; 0xbb8

00011424 <fputs@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #172032	; 0x2a000
   1142c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011430 <getenv@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #172032	; 0x2a000
   11438:	ldr	pc, [ip, #2984]!	; 0xba8

0001143c <__libc_start_main@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #172032	; 0x2a000
   11444:	ldr	pc, [ip, #2976]!	; 0xba0

00011448 <__gmon_start__@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #172032	; 0x2a000
   11450:	ldr	pc, [ip, #2968]!	; 0xb98

00011454 <__cxa_pure_virtual@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #172032	; 0x2a000
   1145c:	ldr	pc, [ip, #2960]!	; 0xb90

00011460 <strchr@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #172032	; 0x2a000
   11468:	ldr	pc, [ip, #2952]!	; 0xb88

0001146c <__printf_chk@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #172032	; 0x2a000
   11474:	ldr	pc, [ip, #2944]!	; 0xb80

Disassembly of section .text:

00011478 <_Znwj@@Base-0x11584>:
   11478:	ldr	r3, [pc, #992]	; 11860 <__printf_chk@plt+0x3f4>
   1147c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11480:	sub	sp, sp, #52	; 0x34
   11484:	ldr	r3, [r3]
   11488:	mov	r5, r1
   1148c:	mov	r6, r0
   11490:	ldr	r1, [pc, #972]	; 11864 <__printf_chk@plt+0x3f8>
   11494:	mov	r0, #1
   11498:	str	r3, [sp, #44]	; 0x2c
   1149c:	bl	112c8 <setlocale@plt>
   114a0:	ldr	r2, [pc, #960]	; 11868 <__printf_chk@plt+0x3fc>
   114a4:	ldr	r3, [r5]
   114a8:	add	r0, sp, #12
   114ac:	str	r3, [r2]
   114b0:	bl	23564 <_ZdlPv@@Base+0xb18>
   114b4:	ldr	r3, [pc, #944]	; 1186c <__printf_chk@plt+0x400>
   114b8:	ldr	r1, [pc, #944]	; 11870 <__printf_chk@plt+0x404>
   114bc:	ldr	fp, [pc, #944]	; 11874 <__printf_chk@plt+0x408>
   114c0:	ldr	r0, [r3]
   114c4:	bl	111fc <setbuf@plt>
   114c8:	ldr	r7, [pc, #936]	; 11878 <__printf_chk@plt+0x40c>
   114cc:	ldr	r8, [pc, #936]	; 1187c <__printf_chk@plt+0x410>
   114d0:	ldr	sl, [pc, #936]	; 11880 <__printf_chk@plt+0x414>
   114d4:	mov	r4, #0
   114d8:	str	r4, [sp]
   114dc:	mov	r3, r7
   114e0:	mov	r2, r8
   114e4:	mov	r1, r5
   114e8:	mov	r0, r6
   114ec:	bl	216fc <__printf_chk@plt+0x10290>
   114f0:	cmn	r0, #1
   114f4:	beq	117b8 <__printf_chk@plt+0x34c>
   114f8:	cmp	r0, #103	; 0x67
   114fc:	beq	11700 <__printf_chk@plt+0x294>
   11500:	ble	11538 <__printf_chk@plt+0xcc>
   11504:	cmp	r0, #112	; 0x70
   11508:	beq	116b8 <__printf_chk@plt+0x24c>
   1150c:	ble	115ec <__printf_chk@plt+0x180>
   11510:	cmp	r0, #119	; 0x77
   11514:	beq	11660 <__printf_chk@plt+0x1f4>
   11518:	cmp	r0, #256	; 0x100
   1151c:	beq	11770 <__printf_chk@plt+0x304>
   11520:	cmp	r0, #118	; 0x76
   11524:	beq	11790 <__printf_chk@plt+0x324>
   11528:	ldr	r1, [pc, #852]	; 11884 <__printf_chk@plt+0x418>
   1152c:	mov	r0, #1856	; 0x740
   11530:	bl	1c0cc <__printf_chk@plt+0xac60>
   11534:	b	114d4 <__printf_chk@plt+0x68>
   11538:	cmp	r0, #73	; 0x49
   1153c:	beq	1164c <__printf_chk@plt+0x1e0>
   11540:	ble	11608 <__printf_chk@plt+0x19c>
   11544:	cmp	r0, #98	; 0x62
   11548:	beq	11628 <__printf_chk@plt+0x1bc>
   1154c:	cmp	r0, #99	; 0x63
   11550:	beq	11718 <__printf_chk@plt+0x2ac>
   11554:	cmp	r0, #80	; 0x50
   11558:	bne	11528 <__printf_chk@plt+0xbc>
   1155c:	ldr	r1, [pc, #804]	; 11888 <__printf_chk@plt+0x41c>
   11560:	add	r0, sp, #12
   11564:	bl	23728 <_ZdlPv@@Base+0xcdc>
   11568:	ldr	r3, [sp, #16]
   1156c:	ldr	r2, [sp, #20]
   11570:	cmp	r3, r2
   11574:	bge	117a8 <__printf_chk@plt+0x33c>
   11578:	ldr	r1, [sp, #12]
   1157c:	ldr	r2, [pc, #776]	; 1188c <__printf_chk@plt+0x420>
   11580:	add	r0, r3, #1
   11584:	str	r0, [sp, #16]
   11588:	mov	r0, #61	; 0x3d
   1158c:	strb	r0, [r1, r3]
   11590:	add	r0, sp, #12
   11594:	ldr	r1, [r2]
   11598:	bl	2385c <_ZdlPv@@Base+0xe10>
   1159c:	ldr	r3, [sp, #16]
   115a0:	ldr	r2, [sp, #20]
   115a4:	cmp	r3, r2
   115a8:	bge	11814 <__printf_chk@plt+0x3a8>
   115ac:	ldr	r2, [sp, #12]
   115b0:	add	r0, r3, #1
   115b4:	mov	r1, #0
   115b8:	str	r0, [sp, #16]
   115bc:	strb	r1, [r2, r3]
   115c0:	ldr	r0, [sp, #12]
   115c4:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   115c8:	bl	113c4 <putenv@plt>
   115cc:	cmp	r0, #0
   115d0:	beq	114d4 <__printf_chk@plt+0x68>
   115d4:	ldr	r3, [pc, #692]	; 11890 <__printf_chk@plt+0x424>
   115d8:	ldr	r0, [pc, #692]	; 11894 <__printf_chk@plt+0x428>
   115dc:	mov	r2, r3
   115e0:	mov	r1, r3
   115e4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   115e8:	b	114d4 <__printf_chk@plt+0x68>
   115ec:	cmp	r0, #108	; 0x6c
   115f0:	beq	1170c <__printf_chk@plt+0x2a0>
   115f4:	cmp	r0, #109	; 0x6d
   115f8:	moveq	r3, #1
   115fc:	streq	r3, [sl, #72]	; 0x48
   11600:	beq	114d4 <__printf_chk@plt+0x68>
   11604:	b	11528 <__printf_chk@plt+0xbc>
   11608:	cmp	r0, #63	; 0x3f
   1160c:	beq	11830 <__printf_chk@plt+0x3c4>
   11610:	cmp	r0, #70	; 0x46
   11614:	bne	11528 <__printf_chk@plt+0xbc>
   11618:	ldr	r3, [pc, #620]	; 1188c <__printf_chk@plt+0x420>
   1161c:	ldr	r0, [r3]
   11620:	bl	206e8 <__printf_chk@plt+0xf27c>
   11624:	b	114d4 <__printf_chk@plt+0x68>
   11628:	ldr	r3, [pc, #604]	; 1188c <__printf_chk@plt+0x420>
   1162c:	mov	r1, r4
   11630:	mov	r2, #10
   11634:	ldr	r0, [r3]
   11638:	bl	11160 <strtol@plt>
   1163c:	mov	r3, #1
   11640:	str	r3, [sl]
   11644:	str	r0, [sl, #4]
   11648:	b	114d4 <__printf_chk@plt+0x68>
   1164c:	ldr	r3, [pc, #568]	; 1188c <__printf_chk@plt+0x420>
   11650:	ldr	r0, [pc, #576]	; 11898 <__printf_chk@plt+0x42c>
   11654:	ldr	r1, [r3]
   11658:	bl	22fe4 <_ZdlPv@@Base+0x598>
   1165c:	b	114d4 <__printf_chk@plt+0x68>
   11660:	ldr	r9, [pc, #548]	; 1188c <__printf_chk@plt+0x420>
   11664:	ldr	r2, [pc, #520]	; 11874 <__printf_chk@plt+0x408>
   11668:	ldr	r1, [pc, #556]	; 1189c <__printf_chk@plt+0x430>
   1166c:	ldr	r0, [r9]
   11670:	bl	113dc <sscanf@plt>
   11674:	cmp	r0, #1
   11678:	bne	11688 <__printf_chk@plt+0x21c>
   1167c:	ldr	r3, [fp]
   11680:	cmp	r3, #0
   11684:	bge	114d4 <__printf_chk@plt+0x68>
   11688:	add	r4, sp, #24
   1168c:	ldr	r1, [r9]
   11690:	mov	r0, r4
   11694:	bl	1cfdc <__printf_chk@plt+0xbb70>
   11698:	ldr	r3, [pc, #496]	; 11890 <__printf_chk@plt+0x424>
   1169c:	mov	r1, r4
   116a0:	mov	r2, r3
   116a4:	ldr	r0, [pc, #500]	; 118a0 <__printf_chk@plt+0x434>
   116a8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   116ac:	mvn	r3, #0
   116b0:	str	r3, [fp]
   116b4:	b	114d4 <__printf_chk@plt+0x68>
   116b8:	ldr	r9, [pc, #460]	; 1188c <__printf_chk@plt+0x420>
   116bc:	ldr	r3, [pc, #480]	; 118a4 <__printf_chk@plt+0x438>
   116c0:	mov	r1, r4
   116c4:	ldr	r0, [r9]
   116c8:	add	r2, r3, #8
   116cc:	bl	1ed14 <__printf_chk@plt+0xd8a8>
   116d0:	cmp	r0, #0
   116d4:	bne	114d4 <__printf_chk@plt+0x68>
   116d8:	add	r4, sp, #24
   116dc:	ldr	r1, [r9]
   116e0:	mov	r0, r4
   116e4:	bl	1cfdc <__printf_chk@plt+0xbb70>
   116e8:	ldr	r3, [pc, #416]	; 11890 <__printf_chk@plt+0x424>
   116ec:	mov	r1, r4
   116f0:	mov	r2, r3
   116f4:	ldr	r0, [pc, #428]	; 118a8 <__printf_chk@plt+0x43c>
   116f8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   116fc:	b	114d4 <__printf_chk@plt+0x68>
   11700:	mov	r3, #1
   11704:	str	r3, [sl, #68]	; 0x44
   11708:	b	114d4 <__printf_chk@plt+0x68>
   1170c:	mov	r3, #1
   11710:	str	r3, [sl, #64]	; 0x40
   11714:	b	114d4 <__printf_chk@plt+0x68>
   11718:	ldr	r9, [pc, #364]	; 1188c <__printf_chk@plt+0x420>
   1171c:	ldr	r2, [pc, #392]	; 118ac <__printf_chk@plt+0x440>
   11720:	ldr	r1, [pc, #372]	; 1189c <__printf_chk@plt+0x430>
   11724:	ldr	r0, [r9]
   11728:	bl	113dc <sscanf@plt>
   1172c:	cmp	r0, #1
   11730:	bne	11740 <__printf_chk@plt+0x2d4>
   11734:	ldr	r3, [fp, #4]
   11738:	cmp	r3, #0
   1173c:	bgt	114d4 <__printf_chk@plt+0x68>
   11740:	add	r4, sp, #24
   11744:	ldr	r1, [r9]
   11748:	mov	r0, r4
   1174c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   11750:	ldr	r3, [pc, #312]	; 11890 <__printf_chk@plt+0x424>
   11754:	mov	r1, r4
   11758:	mov	r2, r3
   1175c:	ldr	r0, [pc, #332]	; 118b0 <__printf_chk@plt+0x444>
   11760:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   11764:	mov	r3, #1
   11768:	str	r3, [fp, #4]
   1176c:	b	114d4 <__printf_chk@plt+0x68>
   11770:	ldr	r3, [pc, #316]	; 118b4 <__printf_chk@plt+0x448>
   11774:	ldr	r2, [pc, #236]	; 11868 <__printf_chk@plt+0x3fc>
   11778:	ldr	r1, [pc, #312]	; 118b8 <__printf_chk@plt+0x44c>
   1177c:	ldr	r0, [r3]
   11780:	ldr	r2, [r2]
   11784:	bl	24864 <_ZdlPv@@Base+0x1e18>
   11788:	mov	r0, #0
   1178c:	bl	111a8 <exit@plt>
   11790:	ldr	r3, [pc, #292]	; 118bc <__printf_chk@plt+0x450>
   11794:	ldr	r1, [pc, #292]	; 118c0 <__printf_chk@plt+0x454>
   11798:	mov	r0, #1
   1179c:	ldr	r2, [r3]
   117a0:	bl	1146c <__printf_chk@plt>
   117a4:	b	11788 <__printf_chk@plt+0x31c>
   117a8:	add	r0, sp, #12
   117ac:	bl	23828 <_ZdlPv@@Base+0xddc>
   117b0:	ldr	r3, [sp, #16]
   117b4:	b	11578 <__printf_chk@plt+0x10c>
   117b8:	ldr	r0, [pc, #260]	; 118c4 <__printf_chk@plt+0x458>
   117bc:	bl	206d0 <__printf_chk@plt+0xf264>
   117c0:	ldr	r3, [pc, #256]	; 118c8 <__printf_chk@plt+0x45c>
   117c4:	ldr	r4, [r3]
   117c8:	cmp	r4, r6
   117cc:	sublt	r3, r4, #-1073741823	; 0xc0000001
   117d0:	addlt	r5, r5, r3, lsl #2
   117d4:	bge	11824 <__printf_chk@plt+0x3b8>
   117d8:	ldr	r0, [r5, #4]!
   117dc:	bl	1aef0 <__printf_chk@plt+0x9a84>
   117e0:	add	r4, r4, #1
   117e4:	cmp	r6, r4
   117e8:	bne	117d8 <__printf_chk@plt+0x36c>
   117ec:	add	r0, sp, #12
   117f0:	bl	236c0 <_ZdlPv@@Base+0xc74>
   117f4:	ldr	r3, [pc, #100]	; 11860 <__printf_chk@plt+0x3f4>
   117f8:	ldr	r2, [sp, #44]	; 0x2c
   117fc:	mov	r0, #0
   11800:	ldr	r3, [r3]
   11804:	cmp	r2, r3
   11808:	bne	11850 <__printf_chk@plt+0x3e4>
   1180c:	add	sp, sp, #52	; 0x34
   11810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11814:	add	r0, sp, #12
   11818:	bl	23828 <_ZdlPv@@Base+0xddc>
   1181c:	ldr	r3, [sp, #16]
   11820:	b	115ac <__printf_chk@plt+0x140>
   11824:	ldr	r0, [pc, #160]	; 118cc <__printf_chk@plt+0x460>
   11828:	bl	1aef0 <__printf_chk@plt+0x9a84>
   1182c:	b	117ec <__printf_chk@plt+0x380>
   11830:	ldr	r3, [pc, #48]	; 11868 <__printf_chk@plt+0x3fc>
   11834:	ldr	r1, [pc, #124]	; 118b8 <__printf_chk@plt+0x44c>
   11838:	ldr	r2, [r3]
   1183c:	ldr	r3, [pc, #40]	; 1186c <__printf_chk@plt+0x400>
   11840:	ldr	r0, [r3]
   11844:	bl	24864 <_ZdlPv@@Base+0x1e18>
   11848:	mov	r0, #1
   1184c:	bl	111a8 <exit@plt>
   11850:	bl	11250 <__stack_chk_fail@plt>
   11854:	add	r0, sp, #12
   11858:	bl	236c0 <_ZdlPv@@Base+0xc74>
   1185c:	bl	1125c <__cxa_end_cleanup@plt>
   11860:	andeq	fp, r3, r0, ror #26
   11864:	andeq	r8, r2, r8, asr lr
   11868:	andeq	r0, r4, r4, lsr #19
   1186c:	andeq	sp, r3, r0
   11870:	andeq	sp, r3, ip, rrx
   11874:	andeq	ip, r3, r8
   11878:	muleq	r2, ip, r6
   1187c:	andeq	r7, r2, r0, ror #2
   11880:	andeq	sp, r3, r0, lsl r0
   11884:	ldrdeq	r6, [r2], -r8
   11888:			; <UNDEFINED> instruction: 0x000271b8
   1188c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   11890:	andeq	pc, r3, r0, asr #25
   11894:	andeq	r7, r2, r8, asr #3
   11898:	andeq	sp, r3, ip, asr r0
   1189c:	andeq	r6, r2, r4, lsr ip
   118a0:	strdeq	r7, [r2], -r8
   118a4:	andeq	sp, r3, r8, lsl r0
   118a8:	muleq	r2, r0, r1
   118ac:	andeq	ip, r3, ip
   118b0:	andeq	r7, r2, r4, ror r1
   118b4:	andeq	sp, r3, r4
   118b8:	andeq	r7, r2, ip, lsl #4
   118bc:	andeq	ip, r3, r8, ror #31
   118c0:	ldrdeq	r7, [r2], -r8
   118c4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   118c8:	andeq	ip, r3, ip, asr r1
   118cc:	andeq	r7, r2, r8, ror #4
   118d0:	push	{r4, lr}
   118d4:	sub	sp, sp, #8
   118d8:	ldr	r4, [pc, #68]	; 11924 <__printf_chk@plt+0x4b8>
   118dc:	add	r0, r4, #84	; 0x54
   118e0:	bl	1ce78 <__printf_chk@plt+0xba0c>
   118e4:	add	r0, r4, #88	; 0x58
   118e8:	bl	22d34 <_ZdlPv@@Base+0x2e8>
   118ec:	add	r4, r4, #76	; 0x4c
   118f0:	mov	r3, #0
   118f4:	mov	r2, #1
   118f8:	str	r2, [sp]
   118fc:	mov	r1, r3
   11900:	mov	r2, r3
   11904:	mov	r0, r4
   11908:	bl	22e10 <_ZdlPv@@Base+0x3c4>
   1190c:	mov	r0, r4
   11910:	ldr	r2, [pc, #16]	; 11928 <__printf_chk@plt+0x4bc>
   11914:	ldr	r1, [pc, #16]	; 1192c <__printf_chk@plt+0x4c0>
   11918:	add	sp, sp, #8
   1191c:	pop	{r4, lr}
   11920:	b	1113c <__aeabi_atexit@plt>
   11924:	andeq	sp, r3, r0, lsl r0
   11928:	andeq	ip, r3, r4
   1192c:	andeq	r2, r2, r4, asr #31
   11930:	push	{r4, r5, r6, lr}
   11934:	ldr	r4, [pc, #48]	; 1196c <__printf_chk@plt+0x500>
   11938:	add	r0, r4, #268	; 0x10c
   1193c:	bl	1ce78 <__printf_chk@plt+0xba0c>
   11940:	add	r5, r4, #256	; 0x100
   11944:	ldr	r1, [pc, #36]	; 11970 <__printf_chk@plt+0x504>
   11948:	mov	r0, r4
   1194c:	bl	1cdcc <__printf_chk@plt+0xb960>
   11950:	mov	r0, r5
   11954:	bl	23564 <_ZdlPv@@Base+0xb18>
   11958:	mov	r0, r5
   1195c:	ldr	r2, [pc, #16]	; 11974 <__printf_chk@plt+0x508>
   11960:	ldr	r1, [pc, #16]	; 11978 <__printf_chk@plt+0x50c>
   11964:	pop	{r4, r5, r6, lr}
   11968:	b	1113c <__aeabi_atexit@plt>
   1196c:	andeq	pc, r3, ip, rrx
   11970:	ldrdeq	r7, [r2], -r0
   11974:	andeq	ip, r3, r4
   11978:	andeq	r3, r2, r0, asr #13
   1197c:	push	{r4, lr}
   11980:	ldr	r4, [pc, #44]	; 119b4 <__printf_chk@plt+0x548>
   11984:	mov	r0, r4
   11988:	bl	1ce78 <__printf_chk@plt+0xba0c>
   1198c:	ldr	r3, [pc, #36]	; 119b8 <__printf_chk@plt+0x54c>
   11990:	mov	ip, #0
   11994:	add	r0, r4, #4
   11998:	ldr	r3, [r3]
   1199c:	str	ip, [r4, #4]
   119a0:	str	r3, [r4, #28]
   119a4:	ldr	r2, [pc, #16]	; 119bc <__printf_chk@plt+0x550>
   119a8:	ldr	r1, [pc, #16]	; 119c0 <__printf_chk@plt+0x554>
   119ac:	pop	{r4, lr}
   119b0:	b	1113c <__aeabi_atexit@plt>
   119b4:	muleq	r3, ip, r1
   119b8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   119bc:	andeq	ip, r3, r4
   119c0:	andeq	ip, r1, r8, lsr #2
   119c4:	ldr	r3, [pc, #12]	; 119d8 <__printf_chk@plt+0x56c>
   119c8:	ldr	r3, [r3]
   119cc:	cmp	r3, #0
   119d0:	bxne	lr
   119d4:	b	1cb2c <__printf_chk@plt+0xb6c0>
   119d8:			; <UNDEFINED> instruction: 0x0003f1bc
   119dc:	ldr	r3, [pc, #8]	; 119ec <__printf_chk@plt+0x580>
   119e0:	mov	r2, #0
   119e4:	str	r2, [r3]
   119e8:	bx	lr
   119ec:	andeq	pc, r3, r0, asr #25
   119f0:	push	{r4, lr}
   119f4:	ldr	r4, [pc, #16]	; 11a0c <__printf_chk@plt+0x5a0>
   119f8:	mov	r0, r4
   119fc:	bl	1ce78 <__printf_chk@plt+0xba0c>
   11a00:	add	r0, r4, #4
   11a04:	pop	{r4, lr}
   11a08:	b	22d34 <_ZdlPv@@Base+0x2e8>
   11a0c:	ldrdeq	pc, [r3], -r0
   11a10:	push	{r4, lr}
   11a14:	sub	sp, sp, #8
   11a18:	ldr	r4, [pc, #44]	; 11a4c <__printf_chk@plt+0x5e0>
   11a1c:	mov	r3, #0
   11a20:	mov	r0, r4
   11a24:	str	r3, [sp]
   11a28:	ldr	r2, [pc, #32]	; 11a50 <__printf_chk@plt+0x5e4>
   11a2c:	ldr	r1, [pc, #32]	; 11a54 <__printf_chk@plt+0x5e8>
   11a30:	bl	22e10 <_ZdlPv@@Base+0x3c4>
   11a34:	mov	r0, r4
   11a38:	ldr	r2, [pc, #24]	; 11a58 <__printf_chk@plt+0x5ec>
   11a3c:	ldr	r1, [pc, #24]	; 11a5c <__printf_chk@plt+0x5f0>
   11a40:	add	sp, sp, #8
   11a44:	pop	{r4, lr}
   11a48:	b	1113c <__aeabi_atexit@plt>
   11a4c:	ldrdeq	pc, [r3], -r8
   11a50:	andeq	r8, r2, r8, lsr #17
   11a54:	strdeq	r8, [r2], -r0
   11a58:	andeq	ip, r3, r4
   11a5c:	andeq	r2, r2, r4, asr #31
   11a60:	push	{r4, lr}
   11a64:	ldr	r4, [pc, #32]	; 11a8c <__printf_chk@plt+0x620>
   11a68:	mov	r0, r4
   11a6c:	bl	21808 <__printf_chk@plt+0x1039c>
   11a70:	mov	r0, r4
   11a74:	ldr	r2, [pc, #20]	; 11a90 <__printf_chk@plt+0x624>
   11a78:	ldr	r1, [pc, #20]	; 11a94 <__printf_chk@plt+0x628>
   11a7c:	bl	1113c <__aeabi_atexit@plt>
   11a80:	add	r0, r4, #12
   11a84:	pop	{r4, lr}
   11a88:	b	21c14 <__printf_chk@plt+0x107a8>
   11a8c:	andeq	pc, r3, r0, asr sp	; <UNPREDICTABLE>
   11a90:	andeq	ip, r3, r4
   11a94:	andeq	r1, r2, ip, lsr #15
   11a98:	push	{r4, lr}
   11a9c:	ldr	r4, [pc, #24]	; 11abc <__printf_chk@plt+0x650>
   11aa0:	mov	r0, r4
   11aa4:	bl	226c8 <__printf_chk@plt+0x1125c>
   11aa8:	mov	r0, r4
   11aac:	ldr	r2, [pc, #12]	; 11ac0 <__printf_chk@plt+0x654>
   11ab0:	ldr	r1, [pc, #12]	; 11ac4 <__printf_chk@plt+0x658>
   11ab4:	pop	{r4, lr}
   11ab8:	b	1113c <__aeabi_atexit@plt>
   11abc:	andeq	pc, r3, r8, lsr #27
   11ac0:	andeq	ip, r3, r4
   11ac4:	andeq	r2, r2, r8, lsr #7
   11ac8:	ldr	r3, [pc, #12]	; 11adc <__printf_chk@plt+0x670>
   11acc:	ldr	r3, [r3, #984]	; 0x3d8
   11ad0:	cmp	r3, #0
   11ad4:	bxne	lr
   11ad8:	b	22b5c <_ZdlPv@@Base+0x110>
   11adc:	andeq	r0, r4, r8, asr #11
   11ae0:	ldr	r3, [pc, #36]	; 11b0c <__printf_chk@plt+0x6a0>
   11ae4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ae8:	mov	ip, #0
   11aec:	ldr	lr, [pc, #28]	; 11b10 <__printf_chk@plt+0x6a4>
   11af0:	add	r0, r3, #28
   11af4:	str	lr, [r3, #24]
   11af8:	mov	r2, ip
   11afc:	ldr	r1, [pc, #16]	; 11b14 <__printf_chk@plt+0x6a8>
   11b00:	pop	{lr}		; (ldr lr, [sp], #4)
   11b04:	str	ip, [r3, #20]
   11b08:	b	23f5c <_ZdlPv@@Base+0x1510>
   11b0c:			; <UNDEFINED> instruction: 0x000409b4
   11b10:			; <UNDEFINED> instruction: 0x000277b8
   11b14:	andeq	r8, r2, r8, lsr #32
   11b18:	push	{r4, r5, r6, lr}
   11b1c:	ldr	r4, [pc, #48]	; 11b54 <__printf_chk@plt+0x6e8>
   11b20:	ldr	r5, [pc, #48]	; 11b58 <__printf_chk@plt+0x6ec>
   11b24:	add	r6, r4, #16
   11b28:	mov	r0, r6
   11b2c:	bl	24444 <_ZdlPv@@Base+0x19f8>
   11b30:	mov	r2, r5
   11b34:	mov	r0, r6
   11b38:	ldr	r1, [pc, #28]	; 11b5c <__printf_chk@plt+0x6f0>
   11b3c:	bl	1113c <__aeabi_atexit@plt>
   11b40:	mov	r2, r5
   11b44:	add	r0, r4, #20
   11b48:	ldr	r1, [pc, #16]	; 11b60 <__printf_chk@plt+0x6f4>
   11b4c:	pop	{r4, r5, r6, lr}
   11b50:	b	1113c <__aeabi_atexit@plt>
   11b54:	ldrdeq	r0, [r4], -r4
   11b58:	andeq	ip, r3, r4
   11b5c:	andeq	r4, r2, r8, asr #6
   11b60:	andeq	r4, r2, r0, ror r3
   11b64:	ldr	r0, [pc]	; 11b6c <__printf_chk@plt+0x700>
   11b68:	b	1ce78 <__printf_chk@plt+0xba0c>
   11b6c:	andeq	r0, r4, ip, ror #19
   11b70:	mov	fp, #0
   11b74:	mov	lr, #0
   11b78:	pop	{r1}		; (ldr r1, [sp], #4)
   11b7c:	mov	r2, sp
   11b80:	push	{r2}		; (str r2, [sp, #-4]!)
   11b84:	push	{r0}		; (str r0, [sp, #-4]!)
   11b88:	ldr	ip, [pc, #16]	; 11ba0 <__printf_chk@plt+0x734>
   11b8c:	push	{ip}		; (str ip, [sp, #-4]!)
   11b90:	ldr	r0, [pc, #12]	; 11ba4 <__printf_chk@plt+0x738>
   11b94:	ldr	r3, [pc, #12]	; 11ba8 <__printf_chk@plt+0x73c>
   11b98:	bl	1143c <__libc_start_main@plt>
   11b9c:	bl	111f0 <abort@plt>
   11ba0:	ldrdeq	r6, [r2], -r4
   11ba4:	andeq	r1, r1, r8, ror r4
   11ba8:	andeq	r6, r2, r4, ror r5
   11bac:	ldr	r3, [pc, #20]	; 11bc8 <__printf_chk@plt+0x75c>
   11bb0:	ldr	r2, [pc, #20]	; 11bcc <__printf_chk@plt+0x760>
   11bb4:	add	r3, pc, r3
   11bb8:	ldr	r2, [r3, r2]
   11bbc:	cmp	r2, #0
   11bc0:	bxeq	lr
   11bc4:	b	11448 <__gmon_start__@plt>
   11bc8:	andeq	sl, r2, r8, lsl r3
   11bcc:	andeq	r0, r0, r4, lsr #2
   11bd0:	ldr	r0, [pc, #24]	; 11bf0 <__printf_chk@plt+0x784>
   11bd4:	ldr	r3, [pc, #24]	; 11bf4 <__printf_chk@plt+0x788>
   11bd8:	cmp	r3, r0
   11bdc:	bxeq	lr
   11be0:	ldr	r3, [pc, #16]	; 11bf8 <__printf_chk@plt+0x78c>
   11be4:	cmp	r3, #0
   11be8:	bxeq	lr
   11bec:	bx	r3
   11bf0:	strdeq	ip, [r3], -r4
   11bf4:	strdeq	ip, [r3], -r4
   11bf8:	andeq	r0, r0, r0
   11bfc:	ldr	r0, [pc, #36]	; 11c28 <__printf_chk@plt+0x7bc>
   11c00:	ldr	r1, [pc, #36]	; 11c2c <__printf_chk@plt+0x7c0>
   11c04:	sub	r1, r1, r0
   11c08:	asr	r1, r1, #2
   11c0c:	add	r1, r1, r1, lsr #31
   11c10:	asrs	r1, r1, #1
   11c14:	bxeq	lr
   11c18:	ldr	r3, [pc, #16]	; 11c30 <__printf_chk@plt+0x7c4>
   11c1c:	cmp	r3, #0
   11c20:	bxeq	lr
   11c24:	bx	r3
   11c28:	strdeq	ip, [r3], -r4
   11c2c:	strdeq	ip, [r3], -r4
   11c30:	andeq	r0, r0, r0
   11c34:	push	{r4, lr}
   11c38:	ldr	r4, [pc, #24]	; 11c58 <__printf_chk@plt+0x7ec>
   11c3c:	ldrb	r3, [r4]
   11c40:	cmp	r3, #0
   11c44:	popne	{r4, pc}
   11c48:	bl	11bd0 <__printf_chk@plt+0x764>
   11c4c:	mov	r3, #1
   11c50:	strb	r3, [r4]
   11c54:	pop	{r4, pc}
   11c58:	andeq	sp, r3, r8
   11c5c:	b	11bfc <__printf_chk@plt+0x790>
   11c60:	ldr	r3, [r0, #1512]	; 0x5e8
   11c64:	add	r3, r3, #1
   11c68:	str	r3, [r0, #1512]	; 0x5e8
   11c6c:	bx	lr
   11c70:	push	{r4, lr}
   11c74:	mov	r4, r0
   11c78:	ldr	r3, [pc, #40]	; 11ca8 <__printf_chk@plt+0x83c>
   11c7c:	ldr	r0, [r0, #72]	; 0x48
   11c80:	str	r3, [r4]
   11c84:	bl	1116c <free@plt>
   11c88:	ldr	r0, [r4, #76]	; 0x4c
   11c8c:	cmp	r0, #0
   11c90:	beq	11c98 <__printf_chk@plt+0x82c>
   11c94:	bl	112a4 <_ZdaPv@plt>
   11c98:	mov	r0, r4
   11c9c:	bl	1d544 <__printf_chk@plt+0xc0d8>
   11ca0:	mov	r0, r4
   11ca4:	pop	{r4, pc}
   11ca8:	andeq	r6, r2, ip, ror #11
   11cac:	push	{r4, lr}
   11cb0:	mov	r4, r0
   11cb4:	bl	11c70 <__printf_chk@plt+0x804>
   11cb8:	mov	r0, r4
   11cbc:	bl	22a4c <_ZdlPv@@Base>
   11cc0:	mov	r0, r4
   11cc4:	pop	{r4, pc}
   11cc8:	mov	r0, r4
   11ccc:	bl	22a4c <_ZdlPv@@Base>
   11cd0:	bl	1125c <__cxa_end_cleanup@plt>
   11cd4:	push	{r4, lr}
   11cd8:	mov	r4, r0
   11cdc:	b	11cfc <__printf_chk@plt+0x890>
   11ce0:	sub	r4, r0, r4
   11ce4:	cmp	r4, #255	; 0xff
   11ce8:	bgt	11d28 <__printf_chk@plt+0x8bc>
   11cec:	ldrb	r3, [r0]
   11cf0:	add	r4, r0, #1
   11cf4:	cmp	r3, #0
   11cf8:	beq	11d30 <__printf_chk@plt+0x8c4>
   11cfc:	mov	r1, #10
   11d00:	mov	r0, r4
   11d04:	bl	11460 <strchr@plt>
   11d08:	cmp	r0, #0
   11d0c:	bne	11ce0 <__printf_chk@plt+0x874>
   11d10:	mov	r0, r4
   11d14:	bl	11358 <strlen@plt>
   11d18:	add	r0, r4, r0
   11d1c:	sub	r4, r0, r4
   11d20:	cmp	r4, #255	; 0xff
   11d24:	ble	11cec <__printf_chk@plt+0x880>
   11d28:	mov	r0, #0
   11d2c:	pop	{r4, pc}
   11d30:	mov	r0, #1
   11d34:	pop	{r4, pc}
   11d38:	push	{r4, r5, r6, lr}
   11d3c:	mov	r4, r1
   11d40:	ldrb	r3, [r1]
   11d44:	ldr	r2, [pc, #192]	; 11e0c <__printf_chk@plt+0x9a0>
   11d48:	mov	r5, r0
   11d4c:	ldrb	r3, [r2, r3]
   11d50:	cmp	r3, #0
   11d54:	beq	11d68 <__printf_chk@plt+0x8fc>
   11d58:	ldrb	r3, [r4, #1]!
   11d5c:	ldrb	r3, [r2, r3]
   11d60:	cmp	r3, #0
   11d64:	bne	11d58 <__printf_chk@plt+0x8ec>
   11d68:	mov	r0, r4
   11d6c:	bl	11cd4 <__printf_chk@plt+0x868>
   11d70:	cmp	r0, #0
   11d74:	beq	11de4 <__printf_chk@plt+0x978>
   11d78:	add	r6, r5, #1472	; 0x5c0
   11d7c:	add	r6, r6, #8
   11d80:	mov	r0, r6
   11d84:	mov	r1, r4
   11d88:	bl	2385c <_ZdlPv@@Base+0xe10>
   11d8c:	ldrb	r3, [r4]
   11d90:	cmp	r3, #0
   11d94:	beq	11dd4 <__printf_chk@plt+0x968>
   11d98:	mov	r0, r4
   11d9c:	bl	11358 <strlen@plt>
   11da0:	add	r0, r4, r0
   11da4:	ldrb	r3, [r0, #-1]
   11da8:	cmp	r3, #10
   11dac:	beq	11dd4 <__printf_chk@plt+0x968>
   11db0:	ldr	r3, [r5, #1484]	; 0x5cc
   11db4:	ldr	r2, [r5, #1488]	; 0x5d0
   11db8:	cmp	r3, r2
   11dbc:	bge	11dfc <__printf_chk@plt+0x990>
   11dc0:	ldr	r2, [r5, #1480]	; 0x5c8
   11dc4:	add	r0, r3, #1
   11dc8:	mov	r1, #10
   11dcc:	str	r0, [r5, #1484]	; 0x5cc
   11dd0:	strb	r1, [r2, r3]
   11dd4:	ldr	r3, [r5, #1492]	; 0x5d4
   11dd8:	add	r3, r3, #1
   11ddc:	str	r3, [r5, #1492]	; 0x5d4
   11de0:	pop	{r4, r5, r6, pc}
   11de4:	ldr	r3, [pc, #36]	; 11e10 <__printf_chk@plt+0x9a4>
   11de8:	ldr	r0, [pc, #36]	; 11e14 <__printf_chk@plt+0x9a8>
   11dec:	mov	r2, r3
   11df0:	mov	r1, r3
   11df4:	bl	1d40c <__printf_chk@plt+0xbfa0>
   11df8:	b	11d78 <__printf_chk@plt+0x90c>
   11dfc:	mov	r0, r6
   11e00:	bl	23828 <_ZdlPv@@Base+0xddc>
   11e04:	ldr	r3, [r5, #1484]	; 0x5cc
   11e08:	b	11dc0 <__printf_chk@plt+0x954>
   11e0c:	andeq	pc, r3, r0, asr #13
   11e10:	andeq	pc, r3, r0, asr #25
   11e14:	andeq	r6, r2, r0, lsl #14
   11e18:	push	{r4, r5, r6, r7, r8, lr}
   11e1c:	sub	sp, sp, #32
   11e20:	ldr	r6, [pc, #348]	; 11f84 <__printf_chk@plt+0xb18>
   11e24:	mov	r8, r1
   11e28:	mov	r5, r0
   11e2c:	ldr	r3, [r6]
   11e30:	mov	r0, r1
   11e34:	mov	r2, #10
   11e38:	add	r1, sp, #4
   11e3c:	str	r3, [sp, #28]
   11e40:	bl	11160 <strtol@plt>
   11e44:	subs	r7, r0, #0
   11e48:	bne	11ed0 <__printf_chk@plt+0xa64>
   11e4c:	ldr	r4, [sp, #4]
   11e50:	cmp	r4, r8
   11e54:	beq	11f68 <__printf_chk@plt+0xafc>
   11e58:	ldrb	r3, [r4]
   11e5c:	ldr	r2, [pc, #292]	; 11f88 <__printf_chk@plt+0xb1c>
   11e60:	ldrb	r3, [r2, r3]
   11e64:	cmp	r3, #0
   11e68:	beq	11e7c <__printf_chk@plt+0xa10>
   11e6c:	ldrb	r3, [r4, #1]!
   11e70:	ldrb	r3, [r2, r3]
   11e74:	cmp	r3, #0
   11e78:	bne	11e6c <__printf_chk@plt+0xa00>
   11e7c:	mov	r0, r4
   11e80:	bl	11cd4 <__printf_chk@plt+0x868>
   11e84:	cmp	r0, #0
   11e88:	beq	11f1c <__printf_chk@plt+0xab0>
   11e8c:	add	r8, r5, #1472	; 0x5c0
   11e90:	add	r8, r8, #8
   11e94:	mov	r0, r8
   11e98:	mov	r1, r4
   11e9c:	bl	2385c <_ZdlPv@@Base+0xe10>
   11ea0:	ldrb	r3, [r4]
   11ea4:	cmp	r3, #0
   11ea8:	bne	11edc <__printf_chk@plt+0xa70>
   11eac:	ldr	r3, [r5, #1492]	; 0x5d4
   11eb0:	add	r7, r3, r7
   11eb4:	str	r7, [r5, #1492]	; 0x5d4
   11eb8:	ldr	r2, [sp, #28]
   11ebc:	ldr	r3, [r6]
   11ec0:	cmp	r2, r3
   11ec4:	bne	11f80 <__printf_chk@plt+0xb14>
   11ec8:	add	sp, sp, #32
   11ecc:	pop	{r4, r5, r6, r7, r8, pc}
   11ed0:	blt	11f34 <__printf_chk@plt+0xac8>
   11ed4:	ldr	r4, [sp, #4]
   11ed8:	b	11e58 <__printf_chk@plt+0x9ec>
   11edc:	mov	r0, r4
   11ee0:	bl	11358 <strlen@plt>
   11ee4:	add	r0, r4, r0
   11ee8:	ldrb	r3, [r0, #-1]
   11eec:	cmp	r3, #10
   11ef0:	beq	11eac <__printf_chk@plt+0xa40>
   11ef4:	ldr	r3, [r5, #1484]	; 0x5cc
   11ef8:	ldr	r2, [r5, #1488]	; 0x5d0
   11efc:	cmp	r3, r2
   11f00:	bge	11f58 <__printf_chk@plt+0xaec>
   11f04:	ldr	r2, [r5, #1480]	; 0x5c8
   11f08:	add	r0, r3, #1
   11f0c:	mov	r1, #10
   11f10:	str	r0, [r5, #1484]	; 0x5cc
   11f14:	strb	r1, [r2, r3]
   11f18:	b	11eac <__printf_chk@plt+0xa40>
   11f1c:	ldr	r3, [pc, #104]	; 11f8c <__printf_chk@plt+0xb20>
   11f20:	ldr	r0, [pc, #104]	; 11f90 <__printf_chk@plt+0xb24>
   11f24:	mov	r2, r3
   11f28:	mov	r1, r3
   11f2c:	bl	1d40c <__printf_chk@plt+0xbfa0>
   11f30:	b	11e8c <__printf_chk@plt+0xa20>
   11f34:	mov	r1, r7
   11f38:	add	r0, sp, #8
   11f3c:	bl	1d008 <__printf_chk@plt+0xbb9c>
   11f40:	ldr	r3, [pc, #68]	; 11f8c <__printf_chk@plt+0xb20>
   11f44:	add	r1, sp, #8
   11f48:	mov	r2, r3
   11f4c:	ldr	r0, [pc, #64]	; 11f94 <__printf_chk@plt+0xb28>
   11f50:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   11f54:	b	11eb8 <__printf_chk@plt+0xa4c>
   11f58:	mov	r0, r8
   11f5c:	bl	23828 <_ZdlPv@@Base+0xddc>
   11f60:	ldr	r3, [r5, #1484]	; 0x5cc
   11f64:	b	11f04 <__printf_chk@plt+0xa98>
   11f68:	ldr	r3, [pc, #28]	; 11f8c <__printf_chk@plt+0xb20>
   11f6c:	ldr	r0, [pc, #36]	; 11f98 <__printf_chk@plt+0xb2c>
   11f70:	mov	r2, r3
   11f74:	mov	r1, r3
   11f78:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   11f7c:	b	11eb8 <__printf_chk@plt+0xa4c>
   11f80:	bl	11250 <__stack_chk_fail@plt>
   11f84:	andeq	fp, r3, r0, ror #26
   11f88:	andeq	pc, r3, r0, asr #13
   11f8c:	andeq	pc, r3, r0, asr #25
   11f90:	andeq	r6, r2, r0, lsr #15
   11f94:	andeq	r6, r2, r0, ror r7
   11f98:	andeq	r6, r2, r4, asr #14
   11f9c:	push	{r4, r5, r6, lr}
   11fa0:	mov	r4, r1
   11fa4:	sub	sp, sp, #8
   11fa8:	ldr	r1, [pc, #104]	; 12018 <__printf_chk@plt+0xbac>
   11fac:	mov	r5, r2
   11fb0:	mov	r6, r3
   11fb4:	bl	113a0 <strcmp@plt>
   11fb8:	cmp	r0, #0
   11fbc:	bne	11fd8 <__printf_chk@plt+0xb6c>
   11fc0:	cmp	r4, #0
   11fc4:	beq	11ff8 <__printf_chk@plt+0xb8c>
   11fc8:	ldr	r5, [pc, #76]	; 1201c <__printf_chk@plt+0xbb0>
   11fcc:	ldr	r1, [r5]
   11fd0:	cmp	r1, #0
   11fd4:	beq	11fe0 <__printf_chk@plt+0xb74>
   11fd8:	add	sp, sp, #8
   11fdc:	pop	{r4, r5, r6, pc}
   11fe0:	mov	r0, r4
   11fe4:	mov	r2, #10
   11fe8:	bl	11160 <strtol@plt>
   11fec:	str	r0, [r5, #4]
   11ff0:	add	sp, sp, #8
   11ff4:	pop	{r4, r5, r6, pc}
   11ff8:	ldr	r3, [pc, #32]	; 12020 <__printf_chk@plt+0xbb4>
   11ffc:	mov	r1, r6
   12000:	mov	r0, r5
   12004:	str	r3, [sp, #4]
   12008:	str	r3, [sp]
   1200c:	ldr	r2, [pc, #16]	; 12024 <__printf_chk@plt+0xbb8>
   12010:	bl	1d494 <__printf_chk@plt+0xc028>
   12014:	b	11fd8 <__printf_chk@plt+0xb6c>
   12018:	andeq	r6, r2, r4, ror #15
   1201c:	andeq	sp, r3, r0, lsl r0
   12020:	andeq	pc, r3, r0, asr #25
   12024:	andeq	r6, r2, ip, ror #15
   12028:	mov	ip, r1
   1202c:	push	{r4, r5, r6, lr}
   12030:	mov	r5, r0
   12034:	sub	sp, sp, #8
   12038:	ldr	r1, [pc, #84]	; 12094 <__printf_chk@plt+0xc28>
   1203c:	mov	r0, ip
   12040:	mov	r4, r2
   12044:	mov	r6, r3
   12048:	bl	113a0 <strcmp@plt>
   1204c:	cmp	r0, #0
   12050:	bne	12068 <__printf_chk@plt+0xbfc>
   12054:	cmp	r4, #0
   12058:	beq	12070 <__printf_chk@plt+0xc04>
   1205c:	mov	r0, r4
   12060:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   12064:	str	r0, [r5, #72]	; 0x48
   12068:	add	sp, sp, #8
   1206c:	pop	{r4, r5, r6, pc}
   12070:	ldr	r3, [pc, #32]	; 12098 <__printf_chk@plt+0xc2c>
   12074:	mov	r0, r6
   12078:	str	r3, [sp, #4]
   1207c:	str	r3, [sp]
   12080:	ldr	r2, [pc, #20]	; 1209c <__printf_chk@plt+0xc30>
   12084:	ldr	r1, [sp, #24]
   12088:	bl	1d494 <__printf_chk@plt+0xc028>
   1208c:	add	sp, sp, #8
   12090:	pop	{r4, r5, r6, pc}
   12094:	andeq	r6, r2, r4, lsl r8
   12098:	andeq	pc, r3, r0, asr #25
   1209c:	andeq	r6, r2, r0, lsr #16
   120a0:	ldr	r3, [r0, #1512]	; 0x5e8
   120a4:	cmp	r3, #0
   120a8:	beq	120b8 <__printf_chk@plt+0xc4c>
   120ac:	sub	r3, r3, #1
   120b0:	str	r3, [r0, #1512]	; 0x5e8
   120b4:	bx	lr
   120b8:	ldr	r3, [pc, #12]	; 120cc <__printf_chk@plt+0xc60>
   120bc:	ldr	r0, [pc, #12]	; 120d0 <__printf_chk@plt+0xc64>
   120c0:	mov	r2, r3
   120c4:	mov	r1, r3
   120c8:	b	1d3c8 <__printf_chk@plt+0xbf5c>
   120cc:	andeq	pc, r3, r0, asr #25
   120d0:	andeq	r6, r2, r8, asr #16
   120d4:	push	{r4, r5, r6, lr}
   120d8:	mov	r4, r1
   120dc:	ldm	r0, {r1, r3}
   120e0:	mov	r5, r0
   120e4:	cmp	r3, #0
   120e8:	bne	12124 <__printf_chk@plt+0xcb8>
   120ec:	mov	r0, r4
   120f0:	bl	11424 <fputs@plt>
   120f4:	mov	r0, r4
   120f8:	bl	11358 <strlen@plt>
   120fc:	add	r0, r4, r0
   12100:	ldrb	r3, [r0, #-1]
   12104:	cmp	r3, #10
   12108:	beq	12118 <__printf_chk@plt+0xcac>
   1210c:	ldr	r1, [r5]
   12110:	mov	r0, #10
   12114:	bl	11268 <putc@plt>
   12118:	mov	r3, #0
   1211c:	str	r3, [r5, #12]
   12120:	pop	{r4, r5, r6, pc}
   12124:	mov	r0, #10
   12128:	bl	11268 <putc@plt>
   1212c:	mov	r3, #0
   12130:	ldr	r1, [r5]
   12134:	str	r3, [r5, #4]
   12138:	b	120ec <__printf_chk@plt+0xc80>
   1213c:	push	{r4, r5, r6, r7, r8, lr}
   12140:	mov	r7, r0
   12144:	ldr	r4, [r0, #4]
   12148:	mov	r6, r1
   1214c:	cmp	r4, #0
   12150:	beq	1219c <__printf_chk@plt+0xd30>
   12154:	ldr	r3, [r4]
   12158:	cmp	r3, r6
   1215c:	beq	12190 <__printf_chk@plt+0xd24>
   12160:	ldr	r5, [r3, #68]	; 0x44
   12164:	ldr	r2, [r3, #72]	; 0x48
   12168:	mvn	r3, r5
   1216c:	subs	r1, r2, #0
   12170:	lsr	r3, r3, #31
   12174:	moveq	r3, #0
   12178:	cmp	r3, #0
   1217c:	beq	12190 <__printf_chk@plt+0xd24>
   12180:	ldr	r0, [r6, #72]	; 0x48
   12184:	bl	113a0 <strcmp@plt>
   12188:	cmp	r0, #0
   1218c:	beq	121a8 <__printf_chk@plt+0xd3c>
   12190:	ldr	r4, [r4, #4]
   12194:	cmp	r4, #0
   12198:	bne	12154 <__printf_chk@plt+0xce8>
   1219c:	ldr	r5, [r7, #1472]	; 0x5c0
   121a0:	add	r3, r5, #1
   121a4:	str	r3, [r7, #1472]	; 0x5c0
   121a8:	str	r5, [r6, #68]	; 0x44
   121ac:	mov	r0, r5
   121b0:	pop	{r4, r5, r6, r7, r8, pc}
   121b4:	ldr	r2, [pc, #68]	; 12200 <__printf_chk@plt+0xd94>
   121b8:	ldr	r3, [pc, #68]	; 12204 <__printf_chk@plt+0xd98>
   121bc:	vldr	d6, [pc, #44]	; 121f0 <__printf_chk@plt+0xd84>
   121c0:	vldr	s14, [r2]
   121c4:	vldr	s10, [r3]
   121c8:	vldr	d4, [pc, #40]	; 121f8 <__printf_chk@plt+0xd8c>
   121cc:	vcvt.f64.s32	d7, s14
   121d0:	vcvt.f64.s32	d5, s10
   121d4:	vmul.f64	d7, d7, d6
   121d8:	vdiv.f64	d6, d7, d5
   121dc:	vadd.f64	d6, d6, d4
   121e0:	vcvt.s32.f64	s15, d6
   121e4:	vmov	r0, s15
   121e8:	bx	lr
   121ec:	nop			; (mov r0, r0)
   121f0:	andeq	r0, r0, r0
   121f4:	subsmi	r0, r2, r0
   121f8:	andeq	r0, r0, r0
   121fc:	svccc	0x00e00000
   12200:	andeq	pc, r3, ip, lsl sp	; <UNPREDICTABLE>
   12204:	andeq	pc, r3, r4, lsr #26
   12208:	vldr	s14, [r0, #72]	; 0x48
   1220c:	ldr	r3, [pc, #60]	; 12250 <__printf_chk@plt+0xde4>
   12210:	vldr	d6, [pc, #40]	; 12240 <__printf_chk@plt+0xdd4>
   12214:	vldr	d4, [pc, #44]	; 12248 <__printf_chk@plt+0xddc>
   12218:	vcvt.f64.s32	d7, s14
   1221c:	vldr	s10, [r3]
   12220:	vcvt.f64.s32	d5, s10
   12224:	vmul.f64	d7, d7, d6
   12228:	vdiv.f64	d6, d7, d5
   1222c:	vadd.f64	d6, d6, d4
   12230:	vcvt.s32.f64	s15, d6
   12234:	vmov	r0, s15
   12238:	bx	lr
   1223c:	nop			; (mov r0, r0)
   12240:	andeq	r0, r0, r0
   12244:	subsmi	r0, r2, r0
   12248:	andeq	r0, r0, r0
   1224c:	svccc	0x00e00000
   12250:	andeq	pc, r3, r4, lsr #26
   12254:	vldr	d7, [pc, #12]	; 12268 <__printf_chk@plt+0xdfc>
   12258:	vldr	d6, [pc, #16]	; 12270 <__printf_chk@plt+0xe04>
   1225c:	vmul.f64	d0, d0, d7
   12260:	vdiv.f64	d0, d0, d6
   12264:	bx	lr
   12268:	andeq	r0, r0, r0
   1226c:	rsbmi	r8, r6, r0
   12270:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   12274:	strdmi	r2, [r9], -fp
   12278:	vldr	d7, [pc, #16]	; 12290 <__printf_chk@plt+0xe24>
   1227c:	vldr	d6, [pc, #20]	; 12298 <__printf_chk@plt+0xe2c>
   12280:	vmul.f64	d0, d0, d7
   12284:	vdiv.f64	d0, d0, d6
   12288:	bx	lr
   1228c:	nop			; (mov r0, r0)
   12290:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   12294:	strdmi	r2, [r9], -fp
   12298:	andeq	r0, r0, r0
   1229c:	rsbmi	r8, r6, r0
   122a0:	mov	ip, #0
   122a4:	str	r1, [r0]
   122a8:	str	r2, [r0, #8]
   122ac:	str	ip, [r0, #4]
   122b0:	str	ip, [r0, #12]
   122b4:	str	ip, [r0, #16]
   122b8:	bx	lr
   122bc:	mov	r2, #0
   122c0:	stm	r0, {r1, r2}
   122c4:	bx	lr
   122c8:	push	{r4, r5, r6, lr}
   122cc:	mov	r4, r0
   122d0:	mov	r5, r1
   122d4:	b	122e0 <__printf_chk@plt+0xe74>
   122d8:	ldr	r1, [r4]
   122dc:	bl	11268 <putc@plt>
   122e0:	mov	r0, r5
   122e4:	bl	11280 <getc@plt>
   122e8:	cmn	r0, #1
   122ec:	bne	122d8 <__printf_chk@plt+0xe6c>
   122f0:	mov	r0, r4
   122f4:	pop	{r4, r5, r6, pc}
   122f8:	ldr	r3, [r0, #4]
   122fc:	push	{r4, lr}
   12300:	cmp	r3, #0
   12304:	mov	r4, r0
   12308:	bne	12314 <__printf_chk@plt+0xea8>
   1230c:	mov	r0, r4
   12310:	pop	{r4, pc}
   12314:	ldr	r1, [r0]
   12318:	mov	r0, #10
   1231c:	bl	11268 <putc@plt>
   12320:	mov	r3, #0
   12324:	str	r3, [r4, #4]
   12328:	str	r3, [r4, #12]
   1232c:	mov	r0, r4
   12330:	pop	{r4, pc}
   12334:	subs	r3, r1, #0
   12338:	push	{r4, lr}
   1233c:	mov	r4, r0
   12340:	beq	12354 <__printf_chk@plt+0xee8>
   12344:	ldrb	r3, [r3]
   12348:	cmp	r3, #0
   1234c:	beq	12354 <__printf_chk@plt+0xee8>
   12350:	bl	120d4 <__printf_chk@plt+0xc68>
   12354:	mov	r0, r4
   12358:	pop	{r4, pc}
   1235c:	push	{r4, r5, r6, lr}
   12360:	mov	r5, r1
   12364:	ldm	r0, {r1, r3}
   12368:	mov	r4, r0
   1236c:	cmp	r3, #0
   12370:	bne	123b4 <__printf_chk@plt+0xf48>
   12374:	mov	r0, #37	; 0x25
   12378:	bl	11268 <putc@plt>
   1237c:	ldr	r1, [r4]
   12380:	mov	r0, #37	; 0x25
   12384:	bl	11268 <putc@plt>
   12388:	ldr	r1, [r4]
   1238c:	mov	r0, r5
   12390:	bl	11424 <fputs@plt>
   12394:	ldr	r1, [r4]
   12398:	mov	r0, #10
   1239c:	bl	11268 <putc@plt>
   123a0:	mov	r3, #0
   123a4:	str	r3, [r4, #4]
   123a8:	str	r3, [r4, #12]
   123ac:	mov	r0, r4
   123b0:	pop	{r4, r5, r6, pc}
   123b4:	mov	r0, #10
   123b8:	bl	11268 <putc@plt>
   123bc:	ldr	r1, [r4]
   123c0:	b	12374 <__printf_chk@plt+0xf08>
   123c4:	push	{r4, r5, r6, lr}
   123c8:	mov	r5, r1
   123cc:	ldm	r0, {r1, r3}
   123d0:	mov	r4, r0
   123d4:	cmp	r3, #0
   123d8:	bne	12414 <__printf_chk@plt+0xfa8>
   123dc:	mov	r0, #37	; 0x25
   123e0:	bl	11268 <putc@plt>
   123e4:	ldr	r1, [r4]
   123e8:	mov	r0, #37	; 0x25
   123ec:	bl	11268 <putc@plt>
   123f0:	ldr	r1, [r4]
   123f4:	mov	r0, r5
   123f8:	bl	11424 <fputs@plt>
   123fc:	mov	r0, r5
   12400:	bl	11358 <strlen@plt>
   12404:	add	r0, r0, #2
   12408:	str	r0, [r4, #4]
   1240c:	mov	r0, r4
   12410:	pop	{r4, r5, r6, pc}
   12414:	mov	r0, #10
   12418:	bl	11268 <putc@plt>
   1241c:	ldr	r1, [r4]
   12420:	b	123dc <__printf_chk@plt+0xf70>
   12424:	ldr	r3, [r0, #4]
   12428:	push	{r4, lr}
   1242c:	cmp	r3, #0
   12430:	mov	r4, r0
   12434:	bne	12448 <__printf_chk@plt+0xfdc>
   12438:	mov	r3, #0
   1243c:	str	r3, [r4, #12]
   12440:	mov	r0, r4
   12444:	pop	{r4, pc}
   12448:	ldr	r1, [r0]
   1244c:	mov	r0, #10
   12450:	bl	11268 <putc@plt>
   12454:	mov	r3, #0
   12458:	str	r3, [r4, #4]
   1245c:	b	12438 <__printf_chk@plt+0xfcc>
   12460:	push	{r4, r5, r6, lr}
   12464:	mov	r4, r0
   12468:	mov	r0, r1
   1246c:	mov	r6, r1
   12470:	bl	11358 <strlen@plt>
   12474:	ldr	r3, [r4, #4]
   12478:	ldr	r2, [r4, #8]
   1247c:	ldr	r1, [r4]
   12480:	add	r3, r0, r3
   12484:	cmp	r3, r2
   12488:	mov	r5, r0
   1248c:	bge	124bc <__printf_chk@plt+0x1050>
   12490:	mov	r0, #32
   12494:	bl	11268 <putc@plt>
   12498:	mov	r0, r6
   1249c:	ldr	r1, [r4]
   124a0:	bl	11424 <fputs@plt>
   124a4:	ldr	r3, [r4, #4]
   124a8:	add	r5, r5, #1
   124ac:	add	r5, r3, r5
   124b0:	str	r5, [r4, #4]
   124b4:	mov	r0, r4
   124b8:	pop	{r4, r5, r6, pc}
   124bc:	mov	r0, #10
   124c0:	bl	11268 <putc@plt>
   124c4:	ldr	r3, [r4]
   124c8:	mov	r1, #1
   124cc:	mov	r2, #3
   124d0:	ldr	r0, [pc, #16]	; 124e8 <__printf_chk@plt+0x107c>
   124d4:	bl	1131c <fwrite@plt>
   124d8:	mov	r3, #3
   124dc:	ldr	r1, [r4]
   124e0:	str	r3, [r4, #4]
   124e4:	b	12490 <__printf_chk@plt+0x1024>
   124e8:	andeq	r6, r2, r8, ror #16
   124ec:	push	{r4, r5, r6, lr}
   124f0:	add	r5, r0, #40	; 0x28
   124f4:	ldr	r1, [pc, #268]	; 12608 <__printf_chk@plt+0x119c>
   124f8:	mov	r6, r0
   124fc:	mov	r0, r5
   12500:	bl	123c4 <__printf_chk@plt+0xf58>
   12504:	ldr	r1, [pc, #256]	; 1260c <__printf_chk@plt+0x11a0>
   12508:	bl	12460 <__printf_chk@plt+0xff4>
   1250c:	ldr	r1, [pc, #252]	; 12610 <__printf_chk@plt+0x11a4>
   12510:	bl	12460 <__printf_chk@plt+0xff4>
   12514:	ldr	r3, [r0, #4]
   12518:	mov	r4, r0
   1251c:	cmp	r3, #0
   12520:	bne	125e0 <__printf_chk@plt+0x1174>
   12524:	ldr	r1, [pc, #232]	; 12614 <__printf_chk@plt+0x11a8>
   12528:	mov	r3, #0
   1252c:	str	r3, [r4, #12]
   12530:	vldr	d6, [r1, #8]
   12534:	vcmp.f64	d6, #0.0
   12538:	vmrs	APSR_nzcv, fpscr
   1253c:	bne	12588 <__printf_chk@plt+0x111c>
   12540:	bl	121b4 <__printf_chk@plt+0xd48>
   12544:	vldr	d6, [r1, #16]
   12548:	mov	r2, r0
   1254c:	vcmp.f64	d6, #0.0
   12550:	vmrs	APSR_nzcv, fpscr
   12554:	beq	125ac <__printf_chk@plt+0x1140>
   12558:	vldr	d5, [pc, #152]	; 125f8 <__printf_chk@plt+0x118c>
   1255c:	vldr	d7, [pc, #156]	; 12600 <__printf_chk@plt+0x1194>
   12560:	vmla.f64	d7, d6, d5
   12564:	vcvt.s32.f64	s15, d7
   12568:	vmov	r0, s15
   1256c:	cmp	r2, #0
   12570:	cmpgt	r0, #0
   12574:	bgt	125c0 <__printf_chk@plt+0x1154>
   12578:	mov	r0, r5
   1257c:	ldr	r1, [pc, #148]	; 12618 <__printf_chk@plt+0x11ac>
   12580:	pop	{r4, r5, r6, lr}
   12584:	b	1235c <__printf_chk@plt+0xef0>
   12588:	vldr	d5, [pc, #104]	; 125f8 <__printf_chk@plt+0x118c>
   1258c:	vldr	d7, [pc, #108]	; 12600 <__printf_chk@plt+0x1194>
   12590:	vmla.f64	d7, d6, d5
   12594:	vldr	d6, [r1, #16]
   12598:	vcmp.f64	d6, #0.0
   1259c:	vcvt.s32.f64	s15, d7
   125a0:	vmrs	APSR_nzcv, fpscr
   125a4:	vmov	r2, s15
   125a8:	bne	12558 <__printf_chk@plt+0x10ec>
   125ac:	mov	r0, r6
   125b0:	bl	12208 <__printf_chk@plt+0xd9c>
   125b4:	cmp	r2, #0
   125b8:	cmpgt	r0, #0
   125bc:	ble	12578 <__printf_chk@plt+0x110c>
   125c0:	mov	r3, r0
   125c4:	ldr	r1, [pc, #80]	; 1261c <__printf_chk@plt+0x11b0>
   125c8:	ldr	r0, [r6, #40]	; 0x28
   125cc:	bl	24864 <_ZdlPv@@Base+0x1e18>
   125d0:	mov	r0, r5
   125d4:	ldr	r1, [pc, #60]	; 12618 <__printf_chk@plt+0x11ac>
   125d8:	pop	{r4, r5, r6, lr}
   125dc:	b	1235c <__printf_chk@plt+0xef0>
   125e0:	ldr	r1, [r0]
   125e4:	mov	r0, #10
   125e8:	bl	11268 <putc@plt>
   125ec:	mov	r3, #0
   125f0:	str	r3, [r4, #4]
   125f4:	b	12524 <__printf_chk@plt+0x10b8>
   125f8:	andeq	r0, r0, r0
   125fc:	subsmi	r0, r2, r0
   12600:	andeq	r0, r0, r0
   12604:	svccc	0x00e00000
   12608:	andeq	r6, r2, ip, ror #16
   1260c:	andeq	r6, r2, ip, ror r8
   12610:	andeq	r6, r2, r8, lsl #17
   12614:	andeq	sp, r3, r0, lsl r0
   12618:	andeq	r6, r2, ip, asr #17
   1261c:	muleq	r2, r0, r8
   12620:	cmp	r1, #10
   12624:	push	{r4, r5, r6, lr}
   12628:	mov	r5, r1
   1262c:	mov	r4, r0
   12630:	bhi	12640 <__printf_chk@plt+0x11d4>
   12634:	str	r5, [r4, #16]
   12638:	mov	r0, r4
   1263c:	pop	{r4, r5, r6, pc}
   12640:	ldr	r1, [pc, #8]	; 12650 <__printf_chk@plt+0x11e4>
   12644:	mov	r0, #186	; 0xba
   12648:	bl	1c0cc <__printf_chk@plt+0xac60>
   1264c:	b	12634 <__printf_chk@plt+0x11c8>
   12650:	ldrdeq	r6, [r2], -r8
   12654:	ldrd	r2, [r0, #4]
   12658:	push	{r4, r5, r6, lr}
   1265c:	mov	r5, r1
   12660:	cmp	r2, r3
   12664:	mov	r4, r0
   12668:	ldr	r1, [r0]
   1266c:	bge	12694 <__printf_chk@plt+0x1228>
   12670:	mov	r0, r5
   12674:	bl	11268 <putc@plt>
   12678:	ldr	r3, [r4, #4]
   1267c:	mov	r2, #0
   12680:	add	r3, r3, #1
   12684:	str	r3, [r4, #4]
   12688:	str	r2, [r4, #12]
   1268c:	mov	r0, r4
   12690:	pop	{r4, r5, r6, pc}
   12694:	mov	r0, #10
   12698:	bl	11268 <putc@plt>
   1269c:	mov	r3, #0
   126a0:	ldr	r1, [r4]
   126a4:	str	r3, [r4, #4]
   126a8:	b	12670 <__printf_chk@plt+0x1204>
   126ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   126b0:	subs	r5, r2, #0
   126b4:	mov	r4, r0
   126b8:	mov	r8, r1
   126bc:	ble	129cc <__printf_chk@plt+0x1560>
   126c0:	sub	r2, r1, #1
   126c4:	ldr	r6, [pc, #808]	; 129f4 <__printf_chk@plt+0x1588>
   126c8:	add	ip, r2, r5
   126cc:	mov	r0, #0
   126d0:	b	126fc <__printf_chk@plt+0x1290>
   126d4:	ldrb	r1, [r6, r3]
   126d8:	sub	lr, r3, #40	; 0x28
   126dc:	cmp	r1, #0
   126e0:	beq	12708 <__printf_chk@plt+0x129c>
   126e4:	cmp	r3, #92	; 0x5c
   126e8:	cmpne	lr, #1
   126ec:	addls	r0, r0, #2
   126f0:	addhi	r0, r0, #1
   126f4:	cmp	ip, r2
   126f8:	beq	12714 <__printf_chk@plt+0x12a8>
   126fc:	ldrb	r3, [r2, #1]!
   12700:	tst	r3, #128	; 0x80
   12704:	beq	126d4 <__printf_chk@plt+0x1268>
   12708:	cmp	ip, r2
   1270c:	add	r0, r0, #4
   12710:	bne	126fc <__printf_chk@plt+0x1290>
   12714:	lsl	ip, r5, #1
   12718:	cmp	ip, r0
   1271c:	ldr	r3, [r4, #4]
   12720:	ldr	r2, [r4, #8]
   12724:	ldr	r1, [r4]
   12728:	bge	12814 <__printf_chk@plt+0x13a8>
   1272c:	add	r0, ip, r3
   12730:	add	r0, r0, #1
   12734:	cmp	r0, r2
   12738:	bge	127c0 <__printf_chk@plt+0x1354>
   1273c:	cmp	r3, r2
   12740:	bge	1299c <__printf_chk@plt+0x1530>
   12744:	mov	r0, #60	; 0x3c
   12748:	bl	11268 <putc@plt>
   1274c:	ldr	r3, [r4, #4]
   12750:	cmp	r5, #0
   12754:	add	r3, r3, #1
   12758:	str	r3, [r4, #4]
   1275c:	ble	127ec <__printf_chk@plt+0x1380>
   12760:	sub	r8, r8, #1
   12764:	ldr	r6, [pc, #652]	; 129f8 <__printf_chk@plt+0x158c>
   12768:	add	r5, r8, r5
   1276c:	mov	r7, #0
   12770:	b	12794 <__printf_chk@plt+0x1328>
   12774:	ldrb	r2, [r8, #1]!
   12778:	mov	r1, r6
   1277c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   12780:	ldr	r3, [r4, #4]
   12784:	cmp	r5, r8
   12788:	add	r3, r3, #2
   1278c:	str	r3, [r4, #4]
   12790:	beq	127ec <__printf_chk@plt+0x1380>
   12794:	ldr	r2, [r4, #8]
   12798:	add	r3, r3, #1
   1279c:	cmp	r3, r2
   127a0:	ldr	r0, [r4]
   127a4:	blt	12774 <__printf_chk@plt+0x1308>
   127a8:	mov	r1, r0
   127ac:	mov	r0, #10
   127b0:	bl	11268 <putc@plt>
   127b4:	ldr	r0, [r4]
   127b8:	str	r7, [r4, #4]
   127bc:	b	12774 <__printf_chk@plt+0x1308>
   127c0:	add	ip, ip, #2
   127c4:	cmp	ip, r2
   127c8:	bgt	1273c <__printf_chk@plt+0x12d0>
   127cc:	mov	r0, #10
   127d0:	bl	11268 <putc@plt>
   127d4:	mov	r0, #0
   127d8:	ldr	r2, [r4, #8]
   127dc:	ldr	r1, [r4]
   127e0:	mov	r3, r0
   127e4:	str	r0, [r4, #4]
   127e8:	b	1273c <__printf_chk@plt+0x12d0>
   127ec:	ldr	r1, [r4]
   127f0:	mov	r0, #62	; 0x3e
   127f4:	bl	11268 <putc@plt>
   127f8:	ldr	r3, [r4, #4]
   127fc:	add	r3, r3, #1
   12800:	str	r3, [r4, #4]
   12804:	mov	r3, #0
   12808:	str	r3, [r4, #12]
   1280c:	mov	r0, r4
   12810:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12814:	add	ip, r0, r3
   12818:	add	ip, ip, #1
   1281c:	cmp	ip, r2
   12820:	blt	12830 <__printf_chk@plt+0x13c4>
   12824:	add	r0, r0, #1
   12828:	cmp	r0, r2
   1282c:	blt	12958 <__printf_chk@plt+0x14ec>
   12830:	add	r3, r3, #1
   12834:	cmp	r2, r3
   12838:	ble	129b4 <__printf_chk@plt+0x1548>
   1283c:	mov	r0, #40	; 0x28
   12840:	bl	11268 <putc@plt>
   12844:	ldr	r3, [r4, #4]
   12848:	cmp	r5, #0
   1284c:	add	r3, r3, #1
   12850:	str	r3, [r4, #4]
   12854:	ble	1293c <__printf_chk@plt+0x14d0>
   12858:	sub	r8, r8, #1
   1285c:	ldr	r7, [pc, #408]	; 129fc <__printf_chk@plt+0x1590>
   12860:	ldr	r6, [pc, #396]	; 129f4 <__printf_chk@plt+0x1588>
   12864:	add	r5, r8, r5
   12868:	b	128c8 <__printf_chk@plt+0x145c>
   1286c:	ldrb	r0, [r6, r9]
   12870:	cmp	r0, #0
   12874:	beq	128dc <__printf_chk@plt+0x1470>
   12878:	sub	sl, r9, #40	; 0x28
   1287c:	cmp	r9, #92	; 0x5c
   12880:	cmpne	sl, #1
   12884:	movls	sl, #1
   12888:	movhi	sl, #0
   1288c:	bhi	12920 <__printf_chk@plt+0x14b4>
   12890:	add	r3, r3, #2
   12894:	cmp	r3, r2
   12898:	bge	12978 <__printf_chk@plt+0x150c>
   1289c:	mov	r0, #92	; 0x5c
   128a0:	bl	11268 <putc@plt>
   128a4:	mov	r0, r9
   128a8:	ldr	r1, [r4]
   128ac:	bl	11268 <putc@plt>
   128b0:	mov	r3, #2
   128b4:	ldr	r2, [r4, #4]
   128b8:	cmp	r8, r5
   128bc:	add	r3, r3, r2
   128c0:	str	r3, [r4, #4]
   128c4:	beq	1293c <__printf_chk@plt+0x14d0>
   128c8:	ldrb	r9, [r8, #1]!
   128cc:	ldr	r2, [r4, #8]
   128d0:	ldr	r1, [r4]
   128d4:	tst	r9, #128	; 0x80
   128d8:	beq	1286c <__printf_chk@plt+0x1400>
   128dc:	add	r3, r3, #4
   128e0:	cmp	r3, r2
   128e4:	blt	12908 <__printf_chk@plt+0x149c>
   128e8:	mov	r0, #92	; 0x5c
   128ec:	bl	11268 <putc@plt>
   128f0:	ldr	r1, [r4]
   128f4:	mov	r0, #10
   128f8:	bl	11268 <putc@plt>
   128fc:	ldr	r1, [r4]
   12900:	mov	r3, #0
   12904:	str	r3, [r4, #4]
   12908:	mov	r0, r1
   1290c:	mov	r2, r9
   12910:	mov	r1, r7
   12914:	bl	24864 <_ZdlPv@@Base+0x1e18>
   12918:	mov	r3, #4
   1291c:	b	128b4 <__printf_chk@plt+0x1448>
   12920:	add	r3, r3, #1
   12924:	cmp	r3, r2
   12928:	bge	129d4 <__printf_chk@plt+0x1568>
   1292c:	mov	r0, r9
   12930:	bl	11268 <putc@plt>
   12934:	mov	r3, #1
   12938:	b	128b4 <__printf_chk@plt+0x1448>
   1293c:	ldr	r1, [r4]
   12940:	mov	r0, #41	; 0x29
   12944:	bl	11268 <putc@plt>
   12948:	ldr	r3, [r4, #4]
   1294c:	add	r3, r3, #1
   12950:	str	r3, [r4, #4]
   12954:	b	12804 <__printf_chk@plt+0x1398>
   12958:	mov	r0, #10
   1295c:	bl	11268 <putc@plt>
   12960:	mov	r0, #0
   12964:	ldr	r2, [r4, #8]
   12968:	ldr	r1, [r4]
   1296c:	mov	r3, #1
   12970:	str	r0, [r4, #4]
   12974:	b	12834 <__printf_chk@plt+0x13c8>
   12978:	mov	r0, #92	; 0x5c
   1297c:	bl	11268 <putc@plt>
   12980:	ldr	r1, [r4]
   12984:	mov	r0, #10
   12988:	bl	11268 <putc@plt>
   1298c:	mov	r3, #0
   12990:	str	r3, [r4, #4]
   12994:	ldr	r1, [r4]
   12998:	b	1289c <__printf_chk@plt+0x1430>
   1299c:	mov	r0, #10
   129a0:	bl	11268 <putc@plt>
   129a4:	mov	r3, #0
   129a8:	ldr	r1, [r4]
   129ac:	str	r3, [r4, #4]
   129b0:	b	12744 <__printf_chk@plt+0x12d8>
   129b4:	mov	r0, #10
   129b8:	bl	11268 <putc@plt>
   129bc:	mov	r3, #0
   129c0:	ldr	r1, [r4]
   129c4:	str	r3, [r4, #4]
   129c8:	b	1283c <__printf_chk@plt+0x13d0>
   129cc:	mov	r0, #0
   129d0:	b	12714 <__printf_chk@plt+0x12a8>
   129d4:	mov	r0, #92	; 0x5c
   129d8:	bl	11268 <putc@plt>
   129dc:	ldr	r1, [r4]
   129e0:	mov	r0, #10
   129e4:	bl	11268 <putc@plt>
   129e8:	str	sl, [r4, #4]
   129ec:	ldr	r1, [r4]
   129f0:	b	1292c <__printf_chk@plt+0x14c0>
   129f4:	andeq	pc, r3, r0, asr #21
   129f8:	strdeq	r6, [r2], -r8
   129fc:	andeq	r6, r2, r0, lsl #18
   12a00:	push	{r4, r5, r6, lr}
   12a04:	sub	sp, sp, #24
   12a08:	ldr	r5, [pc, #220]	; 12aec <__printf_chk@plt+0x1680>
   12a0c:	mov	r4, r0
   12a10:	ldr	r3, [pc, #216]	; 12af0 <__printf_chk@plt+0x1684>
   12a14:	ldr	ip, [r5]
   12a18:	mov	r2, #12
   12a1c:	str	r1, [sp]
   12a20:	add	r0, sp, #8
   12a24:	mov	r1, #1
   12a28:	str	ip, [sp, #20]
   12a2c:	bl	11418 <__sprintf_chk@plt>
   12a30:	add	r0, sp, #8
   12a34:	bl	11358 <strlen@plt>
   12a38:	ldr	r3, [r4, #4]
   12a3c:	ldr	r2, [r4, #12]
   12a40:	cmp	r3, #0
   12a44:	mov	r6, r0
   12a48:	ble	12abc <__printf_chk@plt+0x1650>
   12a4c:	ldr	r1, [r4, #8]
   12a50:	add	r3, r3, r0
   12a54:	add	r3, r3, r2
   12a58:	cmp	r3, r1
   12a5c:	ldr	r1, [r4]
   12a60:	bgt	12acc <__printf_chk@plt+0x1660>
   12a64:	cmp	r2, #0
   12a68:	bne	12aa4 <__printf_chk@plt+0x1638>
   12a6c:	add	r0, sp, #8
   12a70:	bl	11424 <fputs@plt>
   12a74:	ldr	r0, [r4, #4]
   12a78:	ldr	r2, [sp, #20]
   12a7c:	ldr	r3, [r5]
   12a80:	add	r0, r0, r6
   12a84:	cmp	r2, r3
   12a88:	mov	r3, #1
   12a8c:	str	r0, [r4, #4]
   12a90:	str	r3, [r4, #12]
   12a94:	mov	r0, r4
   12a98:	bne	12ae8 <__printf_chk@plt+0x167c>
   12a9c:	add	sp, sp, #24
   12aa0:	pop	{r4, r5, r6, pc}
   12aa4:	mov	r0, #32
   12aa8:	bl	11268 <putc@plt>
   12aac:	ldm	r4, {r1, r3}
   12ab0:	add	r3, r3, #1
   12ab4:	str	r3, [r4, #4]
   12ab8:	b	12a6c <__printf_chk@plt+0x1600>
   12abc:	cmp	r2, #0
   12ac0:	ldr	r1, [r4]
   12ac4:	beq	12a6c <__printf_chk@plt+0x1600>
   12ac8:	b	12aa4 <__printf_chk@plt+0x1638>
   12acc:	mov	r0, #10
   12ad0:	bl	11268 <putc@plt>
   12ad4:	mov	r3, #0
   12ad8:	str	r3, [r4, #4]
   12adc:	str	r3, [r4, #12]
   12ae0:	ldr	r1, [r4]
   12ae4:	b	12a6c <__printf_chk@plt+0x1600>
   12ae8:	bl	11250 <__stack_chk_fail@plt>
   12aec:	andeq	fp, r3, r0, ror #26
   12af0:	andeq	r6, r2, r4, lsr ip
   12af4:	push	{r4, r5, r6, lr}
   12af8:	mov	r4, r0
   12afc:	mov	r0, r1
   12b00:	ldr	r1, [r4, #16]
   12b04:	bl	21c84 <__printf_chk@plt+0x10818>
   12b08:	mov	r6, r0
   12b0c:	bl	11358 <strlen@plt>
   12b10:	ldr	r3, [r4, #4]
   12b14:	ldr	r2, [r4, #12]
   12b18:	cmp	r3, #0
   12b1c:	mov	r5, r0
   12b20:	ble	12b80 <__printf_chk@plt+0x1714>
   12b24:	ldr	r1, [r4, #8]
   12b28:	add	r3, r3, r0
   12b2c:	add	r3, r3, r2
   12b30:	cmp	r3, r1
   12b34:	ldr	r1, [r4]
   12b38:	bgt	12b90 <__printf_chk@plt+0x1724>
   12b3c:	cmp	r2, #0
   12b40:	bne	12b68 <__printf_chk@plt+0x16fc>
   12b44:	mov	r0, r6
   12b48:	bl	11424 <fputs@plt>
   12b4c:	ldr	r0, [r4, #4]
   12b50:	mov	r3, #1
   12b54:	add	r0, r0, r5
   12b58:	str	r0, [r4, #4]
   12b5c:	str	r3, [r4, #12]
   12b60:	mov	r0, r4
   12b64:	pop	{r4, r5, r6, pc}
   12b68:	mov	r0, #32
   12b6c:	bl	11268 <putc@plt>
   12b70:	ldm	r4, {r1, r3}
   12b74:	add	r3, r3, #1
   12b78:	str	r3, [r4, #4]
   12b7c:	b	12b44 <__printf_chk@plt+0x16d8>
   12b80:	cmp	r2, #0
   12b84:	ldr	r1, [r4]
   12b88:	beq	12b44 <__printf_chk@plt+0x16d8>
   12b8c:	b	12b68 <__printf_chk@plt+0x16fc>
   12b90:	mov	r0, #10
   12b94:	bl	11268 <putc@plt>
   12b98:	mov	r3, #0
   12b9c:	str	r3, [r4, #4]
   12ba0:	str	r3, [r4, #12]
   12ba4:	ldr	r1, [r4]
   12ba8:	b	12b44 <__printf_chk@plt+0x16d8>
   12bac:	push	{r4, r5, r6, r7, lr}
   12bb0:	sub	sp, sp, #148	; 0x94
   12bb4:	ldr	r6, [pc, #268]	; 12cc8 <__printf_chk@plt+0x185c>
   12bb8:	ldr	r3, [pc, #268]	; 12ccc <__printf_chk@plt+0x1860>
   12bbc:	vstr	d0, [sp]
   12bc0:	ldr	ip, [r6]
   12bc4:	mov	r2, #128	; 0x80
   12bc8:	mov	r1, #1
   12bcc:	mov	r5, r0
   12bd0:	add	r0, sp, #12
   12bd4:	str	ip, [sp, #140]	; 0x8c
   12bd8:	bl	11418 <__sprintf_chk@plt>
   12bdc:	add	r0, sp, #12
   12be0:	bl	11358 <strlen@plt>
   12be4:	add	r3, sp, #144	; 0x90
   12be8:	sub	r4, r0, #1
   12bec:	add	r3, r3, r4
   12bf0:	ldrb	r3, [r3, #-132]	; 0xffffff7c
   12bf4:	cmp	r3, #48	; 0x30
   12bf8:	bne	12c14 <__printf_chk@plt+0x17a8>
   12bfc:	add	r3, sp, #12
   12c00:	add	r2, r3, r4
   12c04:	ldrb	r3, [r2, #-1]!
   12c08:	sub	r4, r4, #1
   12c0c:	cmp	r3, #48	; 0x30
   12c10:	beq	12c04 <__printf_chk@plt+0x1798>
   12c14:	cmp	r3, #46	; 0x2e
   12c18:	addne	r4, r4, #1
   12c1c:	ldr	r3, [r5, #4]
   12c20:	add	r2, sp, #144	; 0x90
   12c24:	add	r2, r2, r4
   12c28:	mov	r7, #0
   12c2c:	cmp	r3, #0
   12c30:	strb	r7, [r2, #-132]	; 0xffffff7c
   12c34:	ldr	r1, [r5]
   12c38:	ldr	r2, [r5, #12]
   12c3c:	ble	12c54 <__printf_chk@plt+0x17e8>
   12c40:	add	r3, r3, r4
   12c44:	ldr	r0, [r5, #8]
   12c48:	add	r3, r3, r2
   12c4c:	cmp	r3, r0
   12c50:	bgt	12cac <__printf_chk@plt+0x1840>
   12c54:	cmp	r2, #0
   12c58:	bne	12c94 <__printf_chk@plt+0x1828>
   12c5c:	add	r0, sp, #12
   12c60:	bl	11424 <fputs@plt>
   12c64:	ldr	r3, [r5, #4]
   12c68:	ldr	r1, [sp, #140]	; 0x8c
   12c6c:	ldr	r2, [r6]
   12c70:	add	r4, r3, r4
   12c74:	cmp	r1, r2
   12c78:	mov	r3, #1
   12c7c:	str	r4, [r5, #4]
   12c80:	str	r3, [r5, #12]
   12c84:	mov	r0, r5
   12c88:	bne	12cc4 <__printf_chk@plt+0x1858>
   12c8c:	add	sp, sp, #148	; 0x94
   12c90:	pop	{r4, r5, r6, r7, pc}
   12c94:	mov	r0, #32
   12c98:	bl	11268 <putc@plt>
   12c9c:	ldm	r5, {r1, r3}
   12ca0:	add	r3, r3, #1
   12ca4:	str	r3, [r5, #4]
   12ca8:	b	12c5c <__printf_chk@plt+0x17f0>
   12cac:	mov	r0, #10
   12cb0:	bl	11268 <putc@plt>
   12cb4:	str	r7, [r5, #4]
   12cb8:	str	r7, [r5, #12]
   12cbc:	ldr	r1, [r5]
   12cc0:	b	12c5c <__printf_chk@plt+0x17f0>
   12cc4:	bl	11250 <__stack_chk_fail@plt>
   12cc8:	andeq	fp, r3, r0, ror #26
   12ccc:	andeq	r6, r2, r8, lsl #18
   12cd0:	push	{r4, r5, r6, lr}
   12cd4:	mov	r4, r0
   12cd8:	mov	r0, r1
   12cdc:	mov	r5, r1
   12ce0:	bl	11358 <strlen@plt>
   12ce4:	ldr	r3, [r4, #4]
   12ce8:	ldr	r2, [r4, #12]
   12cec:	cmp	r3, #0
   12cf0:	ldr	r1, [r4]
   12cf4:	mov	r6, r0
   12cf8:	ble	12d10 <__printf_chk@plt+0x18a4>
   12cfc:	add	r3, r3, r0
   12d00:	ldr	r0, [r4, #8]
   12d04:	add	r3, r3, r2
   12d08:	cmp	r3, r0
   12d0c:	bgt	12d54 <__printf_chk@plt+0x18e8>
   12d10:	cmp	r2, #0
   12d14:	bne	12d3c <__printf_chk@plt+0x18d0>
   12d18:	mov	r0, r5
   12d1c:	bl	11424 <fputs@plt>
   12d20:	ldr	r0, [r4, #4]
   12d24:	mov	r3, #1
   12d28:	add	r0, r0, r6
   12d2c:	str	r0, [r4, #4]
   12d30:	str	r3, [r4, #12]
   12d34:	mov	r0, r4
   12d38:	pop	{r4, r5, r6, pc}
   12d3c:	mov	r0, #32
   12d40:	bl	11268 <putc@plt>
   12d44:	ldm	r4, {r1, r3}
   12d48:	add	r3, r3, #1
   12d4c:	str	r3, [r4, #4]
   12d50:	b	12d18 <__printf_chk@plt+0x18ac>
   12d54:	mov	r0, #10
   12d58:	bl	11268 <putc@plt>
   12d5c:	mov	r3, #0
   12d60:	str	r3, [r4, #4]
   12d64:	str	r3, [r4, #12]
   12d68:	ldr	r1, [r4]
   12d6c:	b	12d18 <__printf_chk@plt+0x18ac>
   12d70:	push	{r4, r5, r6, lr}
   12d74:	mov	r4, r1
   12d78:	ldr	r1, [pc, #224]	; 12e60 <__printf_chk@plt+0x19f4>
   12d7c:	ldrb	r3, [r4]
   12d80:	mov	r6, r2
   12d84:	mov	r5, r0
   12d88:	ldrb	r2, [r1, r3]
   12d8c:	cmp	r2, #0
   12d90:	beq	12da4 <__printf_chk@plt+0x1938>
   12d94:	ldrb	r3, [r4, #1]!
   12d98:	ldrb	r2, [r1, r3]
   12d9c:	cmp	r2, #0
   12da0:	bne	12d94 <__printf_chk@plt+0x1928>
   12da4:	cmp	r3, #0
   12da8:	beq	12e48 <__printf_chk@plt+0x19dc>
   12dac:	mov	r0, r4
   12db0:	bl	11cd4 <__printf_chk@plt+0x868>
   12db4:	cmp	r0, #0
   12db8:	beq	12e30 <__printf_chk@plt+0x19c4>
   12dbc:	ldr	r1, [r6, #8]
   12dc0:	add	r0, r5, #40	; 0x28
   12dc4:	bl	12af4 <__printf_chk@plt+0x1688>
   12dc8:	ldr	r1, [r6, #12]
   12dcc:	bl	12af4 <__printf_chk@plt+0x1688>
   12dd0:	ldr	r1, [pc, #140]	; 12e64 <__printf_chk@plt+0x19f8>
   12dd4:	bl	12cd0 <__printf_chk@plt+0x1864>
   12dd8:	ldrb	r3, [r4]
   12ddc:	cmp	r3, #0
   12de0:	mov	r6, r0
   12de4:	beq	12df0 <__printf_chk@plt+0x1984>
   12de8:	mov	r1, r4
   12dec:	bl	120d4 <__printf_chk@plt+0xc68>
   12df0:	mov	r0, r6
   12df4:	ldr	r1, [pc, #108]	; 12e68 <__printf_chk@plt+0x19fc>
   12df8:	bl	12cd0 <__printf_chk@plt+0x1864>
   12dfc:	ldr	r2, [r5, #1492]	; 0x5d4
   12e00:	mvn	r3, #0
   12e04:	cmp	r2, #0
   12e08:	mov	r2, #0
   12e0c:	str	r3, [r5, #448]	; 0x1c0
   12e10:	str	r3, [r5, #444]	; 0x1bc
   12e14:	str	r3, [r5, #452]	; 0x1c4
   12e18:	str	r3, [r5, #460]	; 0x1cc
   12e1c:	str	r2, [r5, #420]	; 0x1a4
   12e20:	str	r2, [r5, #1468]	; 0x5bc
   12e24:	moveq	r3, #1
   12e28:	streq	r3, [r5, #1492]	; 0x5d4
   12e2c:	pop	{r4, r5, r6, pc}
   12e30:	ldr	r3, [pc, #52]	; 12e6c <__printf_chk@plt+0x1a00>
   12e34:	ldr	r0, [pc, #52]	; 12e70 <__printf_chk@plt+0x1a04>
   12e38:	mov	r2, r3
   12e3c:	mov	r1, r3
   12e40:	bl	1d40c <__printf_chk@plt+0xbfa0>
   12e44:	b	12dbc <__printf_chk@plt+0x1950>
   12e48:	ldr	r3, [pc, #28]	; 12e6c <__printf_chk@plt+0x1a00>
   12e4c:	ldr	r0, [pc, #32]	; 12e74 <__printf_chk@plt+0x1a08>
   12e50:	mov	r2, r3
   12e54:	mov	r1, r3
   12e58:	pop	{r4, r5, r6, lr}
   12e5c:	b	1d3c8 <__printf_chk@plt+0xbf5c>
   12e60:	andeq	pc, r3, r0, asr #13
   12e64:	andeq	r6, r2, r8, ror r9
   12e68:	andeq	r6, r2, r0, lsl #19
   12e6c:	andeq	pc, r3, r0, asr #25
   12e70:	andeq	r6, r2, r4, lsr r9
   12e74:	andeq	r6, r2, r0, lsl r9
   12e78:	push	{r4, r5, r6, r7, r8, lr}
   12e7c:	mov	r7, r2
   12e80:	ldrb	r3, [r1]
   12e84:	ldr	ip, [pc, #204]	; 12f58 <__printf_chk@plt+0x1aec>
   12e88:	mov	r4, r1
   12e8c:	mov	r5, r0
   12e90:	ldrb	r2, [ip, r3]
   12e94:	cmp	r2, #0
   12e98:	beq	12eac <__printf_chk@plt+0x1a40>
   12e9c:	ldrb	r3, [r4, #1]!
   12ea0:	ldrb	r1, [ip, r3]
   12ea4:	cmp	r1, #0
   12ea8:	bne	12e9c <__printf_chk@plt+0x1a30>
   12eac:	cmp	r3, #0
   12eb0:	movne	r1, r4
   12eb4:	beq	12f40 <__printf_chk@plt+0x1ad4>
   12eb8:	ldrb	r3, [r1, #1]!
   12ebc:	and	r0, r3, #223	; 0xdf
   12ec0:	cmp	r0, #0
   12ec4:	cmpne	r3, #10
   12ec8:	bne	12eb8 <__printf_chk@plt+0x1a4c>
   12ecc:	add	r6, r5, #40	; 0x28
   12ed0:	ldr	r1, [r7, #8]
   12ed4:	mov	r0, r6
   12ed8:	bl	12af4 <__printf_chk@plt+0x1688>
   12edc:	ldr	r1, [r7, #12]
   12ee0:	bl	12af4 <__printf_chk@plt+0x1688>
   12ee4:	ldr	r1, [pc, #112]	; 12f5c <__printf_chk@plt+0x1af0>
   12ee8:	bl	12cd0 <__printf_chk@plt+0x1864>
   12eec:	add	r0, r5, #1488	; 0x5d0
   12ef0:	mov	r2, r6
   12ef4:	mov	r1, r4
   12ef8:	add	r0, r0, #8
   12efc:	bl	18de0 <__printf_chk@plt+0x7974>
   12f00:	mov	r0, r6
   12f04:	ldr	r1, [pc, #84]	; 12f60 <__printf_chk@plt+0x1af4>
   12f08:	bl	12cd0 <__printf_chk@plt+0x1864>
   12f0c:	ldr	r2, [r5, #1492]	; 0x5d4
   12f10:	mvn	r3, #0
   12f14:	cmp	r2, #0
   12f18:	mov	r2, #0
   12f1c:	str	r3, [r5, #448]	; 0x1c0
   12f20:	str	r3, [r5, #444]	; 0x1bc
   12f24:	str	r3, [r5, #452]	; 0x1c4
   12f28:	str	r3, [r5, #460]	; 0x1cc
   12f2c:	str	r2, [r5, #420]	; 0x1a4
   12f30:	str	r2, [r5, #1468]	; 0x5bc
   12f34:	moveq	r3, #1
   12f38:	streq	r3, [r5, #1492]	; 0x5d4
   12f3c:	pop	{r4, r5, r6, r7, r8, pc}
   12f40:	ldr	r3, [pc, #28]	; 12f64 <__printf_chk@plt+0x1af8>
   12f44:	ldr	r0, [pc, #28]	; 12f68 <__printf_chk@plt+0x1afc>
   12f48:	mov	r2, r3
   12f4c:	mov	r1, r3
   12f50:	pop	{r4, r5, r6, r7, r8, lr}
   12f54:	b	1d3c8 <__printf_chk@plt+0xbf5c>
   12f58:	andeq	pc, r3, r0, asr #13
   12f5c:	andeq	r6, r2, r8, ror r9
   12f60:	andeq	r6, r2, r0, lsl #19
   12f64:	andeq	pc, r3, r0, asr #25
   12f68:	andeq	r6, r2, r8, lsl #19
   12f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f70:	mov	r4, r1
   12f74:	ldr	r5, [pc, #900]	; 13300 <__printf_chk@plt+0x1e94>
   12f78:	ldrb	r3, [r1]
   12f7c:	sub	sp, sp, #68	; 0x44
   12f80:	ldr	r1, [r5]
   12f84:	cmp	r3, #10
   12f88:	cmpne	r3, #32
   12f8c:	mov	r8, r0
   12f90:	mov	r6, r2
   12f94:	str	r1, [sp, #60]	; 0x3c
   12f98:	bne	12fac <__printf_chk@plt+0x1b40>
   12f9c:	ldrb	r3, [r4, #1]!
   12fa0:	cmp	r3, #32
   12fa4:	cmpne	r3, #10
   12fa8:	beq	12f9c <__printf_chk@plt+0x1b30>
   12fac:	tst	r3, #223	; 0xdf
   12fb0:	mov	r7, r4
   12fb4:	bne	12fc4 <__printf_chk@plt+0x1b58>
   12fb8:	b	12fd0 <__printf_chk@plt+0x1b64>
   12fbc:	cmp	r3, #10
   12fc0:	beq	1319c <__printf_chk@plt+0x1d30>
   12fc4:	ldrb	r3, [r7, #1]!
   12fc8:	tst	r3, #223	; 0xdf
   12fcc:	bne	12fbc <__printf_chk@plt+0x1b50>
   12fd0:	cmp	r3, #0
   12fd4:	bne	1319c <__printf_chk@plt+0x1d30>
   12fd8:	add	r9, sp, #32
   12fdc:	mov	fp, #0
   12fe0:	b	12ff8 <__printf_chk@plt+0x1b8c>
   12fe4:	add	fp, fp, #1
   12fe8:	cmp	fp, #6
   12fec:	ldr	r7, [sp, #16]
   12ff0:	str	r0, [r9, #4]!
   12ff4:	beq	13030 <__printf_chk@plt+0x1bc4>
   12ff8:	mov	r2, #10
   12ffc:	add	r1, sp, #16
   13000:	mov	r0, r7
   13004:	bl	11160 <strtol@plt>
   13008:	cmp	r0, #0
   1300c:	bne	12fe4 <__printf_chk@plt+0x1b78>
   13010:	ldr	r3, [sp, #16]
   13014:	cmp	r3, r7
   13018:	beq	13030 <__printf_chk@plt+0x1bc4>
   1301c:	add	fp, fp, #1
   13020:	cmp	fp, #6
   13024:	mov	r7, r3
   13028:	str	r0, [r9, #4]!
   1302c:	bne	12ff8 <__printf_chk@plt+0x1b8c>
   13030:	ldrb	r2, [r7]
   13034:	ldr	r1, [pc, #712]	; 13304 <__printf_chk@plt+0x1e98>
   13038:	ldrb	r1, [r1, r2]
   1303c:	cmp	r1, #0
   13040:	beq	13074 <__printf_chk@plt+0x1c08>
   13044:	ldrb	r1, [r7, #1]
   13048:	and	r0, r1, #223	; 0xdf
   1304c:	cmp	r0, #0
   13050:	cmpne	r1, #10
   13054:	bne	13074 <__printf_chk@plt+0x1c08>
   13058:	ldr	r3, [pc, #680]	; 13308 <__printf_chk@plt+0x1e9c>
   1305c:	ldr	r0, [pc, #680]	; 1330c <__printf_chk@plt+0x1ea0>
   13060:	mov	r2, r3
   13064:	mov	r1, r3
   13068:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1306c:	b	13184 <__printf_chk@plt+0x1d18>
   13070:	ldrb	r2, [r7, #1]!
   13074:	cmp	r2, #32
   13078:	cmpne	r2, #10
   1307c:	beq	13070 <__printf_chk@plt+0x1c04>
   13080:	cmp	fp, #4
   13084:	ble	131a8 <__printf_chk@plt+0x1d3c>
   13088:	cmp	r2, #0
   1308c:	bne	131ec <__printf_chk@plt+0x1d80>
   13090:	ldr	r9, [sp, #52]	; 0x34
   13094:	ldr	r7, [sp, #56]	; 0x38
   13098:	cmp	r9, #0
   1309c:	ble	132a0 <__printf_chk@plt+0x1e34>
   130a0:	cmp	r7, #0
   130a4:	cmple	fp, #6
   130a8:	beq	1327c <__printf_chk@plt+0x1e10>
   130ac:	ldr	sl, [sp, #36]	; 0x24
   130b0:	ldr	r2, [sp, #44]	; 0x2c
   130b4:	cmp	sl, r2
   130b8:	beq	132c4 <__printf_chk@plt+0x1e58>
   130bc:	ldr	r3, [sp, #40]	; 0x28
   130c0:	ldr	r1, [sp, #48]	; 0x30
   130c4:	str	r3, [sp, #4]
   130c8:	cmp	r3, r1
   130cc:	beq	132dc <__printf_chk@plt+0x1e70>
   130d0:	sub	r3, r2, sl
   130d4:	cmp	fp, #5
   130d8:	mov	fp, r3
   130dc:	ldr	r3, [sp, #4]
   130e0:	sub	r3, r1, r3
   130e4:	str	r3, [sp, #8]
   130e8:	beq	13210 <__printf_chk@plt+0x1da4>
   130ec:	ldr	r3, [r6, #12]
   130f0:	sub	r3, r3, r7
   130f4:	cmp	r3, #0
   130f8:	blt	13264 <__printf_chk@plt+0x1df8>
   130fc:	add	r3, r8, #40	; 0x28
   13100:	mov	r0, r3
   13104:	mov	r1, sl
   13108:	str	r3, [sp, #12]
   1310c:	bl	12a00 <__printf_chk@plt+0x1594>
   13110:	ldr	r1, [sp, #4]
   13114:	bl	12a00 <__printf_chk@plt+0x1594>
   13118:	mov	r1, r9
   1311c:	bl	12af4 <__printf_chk@plt+0x1688>
   13120:	mov	r1, fp
   13124:	bl	12a00 <__printf_chk@plt+0x1594>
   13128:	rsb	r1, r7, #0
   1312c:	bl	12af4 <__printf_chk@plt+0x1688>
   13130:	ldr	r1, [sp, #8]
   13134:	bl	12a00 <__printf_chk@plt+0x1594>
   13138:	ldr	r1, [r6, #8]
   1313c:	bl	12af4 <__printf_chk@plt+0x1688>
   13140:	ldr	r1, [r6, #12]
   13144:	bl	12af4 <__printf_chk@plt+0x1688>
   13148:	ldr	r1, [pc, #448]	; 13310 <__printf_chk@plt+0x1ea4>
   1314c:	bl	12cd0 <__printf_chk@plt+0x1864>
   13150:	ldr	r3, [sp, #12]
   13154:	add	r0, r8, #1488	; 0x5d0
   13158:	mov	r2, r3
   1315c:	mov	r1, r4
   13160:	add	r0, r0, #8
   13164:	str	r3, [sp, #4]
   13168:	bl	18de0 <__printf_chk@plt+0x7974>
   1316c:	ldr	r3, [sp, #4]
   13170:	ldr	r1, [pc, #412]	; 13314 <__printf_chk@plt+0x1ea8>
   13174:	mov	r0, r3
   13178:	bl	12cd0 <__printf_chk@plt+0x1864>
   1317c:	ldr	r1, [pc, #404]	; 13318 <__printf_chk@plt+0x1eac>
   13180:	bl	12cd0 <__printf_chk@plt+0x1864>
   13184:	ldr	r2, [sp, #60]	; 0x3c
   13188:	ldr	r3, [r5]
   1318c:	cmp	r2, r3
   13190:	bne	132f4 <__printf_chk@plt+0x1e88>
   13194:	add	sp, sp, #68	; 0x44
   13198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1319c:	mov	r3, #0
   131a0:	strb	r3, [r7], #1
   131a4:	b	12fd8 <__printf_chk@plt+0x1b6c>
   131a8:	cmp	r2, #0
   131ac:	bne	131c8 <__printf_chk@plt+0x1d5c>
   131b0:	ldr	r3, [pc, #336]	; 13308 <__printf_chk@plt+0x1e9c>
   131b4:	ldr	r0, [pc, #352]	; 1331c <__printf_chk@plt+0x1eb0>
   131b8:	mov	r2, r3
   131bc:	mov	r1, r3
   131c0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   131c4:	b	13184 <__printf_chk@plt+0x1d18>
   131c8:	mov	r1, r7
   131cc:	add	r0, sp, #16
   131d0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   131d4:	ldr	r3, [pc, #300]	; 13308 <__printf_chk@plt+0x1e9c>
   131d8:	add	r1, sp, #16
   131dc:	mov	r2, r3
   131e0:	ldr	r0, [pc, #312]	; 13320 <__printf_chk@plt+0x1eb4>
   131e4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   131e8:	b	13184 <__printf_chk@plt+0x1d18>
   131ec:	mov	r1, r7
   131f0:	add	r0, sp, #16
   131f4:	bl	1cfdc <__printf_chk@plt+0xbb70>
   131f8:	ldr	r3, [pc, #264]	; 13308 <__printf_chk@plt+0x1e9c>
   131fc:	add	r1, sp, #16
   13200:	mov	r2, r3
   13204:	ldr	r0, [pc, #280]	; 13324 <__printf_chk@plt+0x1eb8>
   13208:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1320c:	b	13184 <__printf_chk@plt+0x1d18>
   13210:	cmp	fp, #0
   13214:	mov	r3, fp
   13218:	sublt	r3, sl, r2
   1321c:	vmovge	s14, fp
   13220:	vmovlt	s14, r3
   13224:	ldr	r3, [sp, #8]
   13228:	vldr	d5, [pc, #200]	; 132f8 <__printf_chk@plt+0x1e8c>
   1322c:	cmp	r3, #0
   13230:	vcvt.f64.s32	d7, s14
   13234:	ldrlt	r3, [sp, #4]
   13238:	vldrge	s12, [sp, #8]
   1323c:	sublt	r3, r3, r1
   13240:	vmovlt	s12, r3
   13244:	vcvt.f64.s32	d6, s12
   13248:	vdiv.f64	d4, d6, d7
   1324c:	vmov	s15, r9
   13250:	vcvt.f64.s32	d7, s15
   13254:	vmla.f64	d5, d4, d7
   13258:	vcvt.s32.f64	s15, d5
   1325c:	vmov	r7, s15
   13260:	b	130ec <__printf_chk@plt+0x1c80>
   13264:	ldr	r3, [pc, #156]	; 13308 <__printf_chk@plt+0x1e9c>
   13268:	ldr	r0, [pc, #184]	; 13328 <__printf_chk@plt+0x1ebc>
   1326c:	mov	r2, r3
   13270:	mov	r1, r3
   13274:	bl	1d40c <__printf_chk@plt+0xbfa0>
   13278:	b	130fc <__printf_chk@plt+0x1c90>
   1327c:	mov	r1, r7
   13280:	add	r0, sp, #16
   13284:	bl	1d008 <__printf_chk@plt+0xbb9c>
   13288:	ldr	r3, [pc, #120]	; 13308 <__printf_chk@plt+0x1e9c>
   1328c:	add	r1, sp, #16
   13290:	mov	r2, r3
   13294:	ldr	r0, [pc, #144]	; 1332c <__printf_chk@plt+0x1ec0>
   13298:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1329c:	b	13184 <__printf_chk@plt+0x1d18>
   132a0:	mov	r1, r9
   132a4:	add	r0, sp, #16
   132a8:	bl	1d008 <__printf_chk@plt+0xbb9c>
   132ac:	ldr	r3, [pc, #84]	; 13308 <__printf_chk@plt+0x1e9c>
   132b0:	add	r1, sp, #16
   132b4:	mov	r2, r3
   132b8:	ldr	r0, [pc, #112]	; 13330 <__printf_chk@plt+0x1ec4>
   132bc:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   132c0:	b	13184 <__printf_chk@plt+0x1d18>
   132c4:	ldr	r3, [pc, #60]	; 13308 <__printf_chk@plt+0x1e9c>
   132c8:	ldr	r0, [pc, #100]	; 13334 <__printf_chk@plt+0x1ec8>
   132cc:	mov	r2, r3
   132d0:	mov	r1, r3
   132d4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   132d8:	b	13184 <__printf_chk@plt+0x1d18>
   132dc:	ldr	r3, [pc, #36]	; 13308 <__printf_chk@plt+0x1e9c>
   132e0:	ldr	r0, [pc, #80]	; 13338 <__printf_chk@plt+0x1ecc>
   132e4:	mov	r2, r3
   132e8:	mov	r1, r3
   132ec:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   132f0:	b	13184 <__printf_chk@plt+0x1d18>
   132f4:	bl	11250 <__stack_chk_fail@plt>
   132f8:	andeq	r0, r0, r0
   132fc:	svccc	0x00e00000
   13300:	andeq	fp, r3, r0, ror #26
   13304:	andeq	pc, r3, r0, asr #5
   13308:	andeq	pc, r3, r0, asr #25
   1330c:	andeq	r6, r2, ip, lsr #19
   13310:	andeq	r6, r2, r4, lsr #23
   13314:	andeq	r6, r2, ip, lsr #23
   13318:			; <UNDEFINED> instruction: 0x00026bb0
   1331c:	strdeq	r6, [r2], -r0
   13320:	andeq	r6, r2, r8, lsl sl
   13324:	andeq	r6, r2, r4, asr #20
   13328:	andeq	r6, r2, ip, ror #22
   1332c:			; <UNDEFINED> instruction: 0x00026ab0
   13330:	andeq	r6, r2, r4, ror sl
   13334:	andeq	r6, r2, ip, ror #21
   13338:	andeq	r6, r2, ip, lsr #22
   1333c:	vmov	s15, r1
   13340:	vldr	d6, [pc, #240]	; 13438 <__printf_chk@plt+0x1fcc>
   13344:	push	{r4, r5, r6, lr}
   13348:	sub	sp, sp, #144	; 0x90
   1334c:	vcvt.f64.u32	d5, s15
   13350:	ldr	r5, [pc, #232]	; 13440 <__printf_chk@plt+0x1fd4>
   13354:	mov	r4, r0
   13358:	ldr	r3, [pc, #228]	; 13444 <__printf_chk@plt+0x1fd8>
   1335c:	ldr	ip, [r5]
   13360:	mov	r2, #128	; 0x80
   13364:	mov	r1, #1
   13368:	add	r0, sp, #12
   1336c:	vdiv.f64	d7, d5, d6
   13370:	str	ip, [sp, #140]	; 0x8c
   13374:	vstr	d7, [sp]
   13378:	bl	11418 <__sprintf_chk@plt>
   1337c:	add	r0, sp, #12
   13380:	bl	11358 <strlen@plt>
   13384:	ldr	r3, [r4, #4]
   13388:	ldr	r2, [r4, #12]
   1338c:	cmp	r3, #0
   13390:	mov	r6, r0
   13394:	ble	13408 <__printf_chk@plt+0x1f9c>
   13398:	ldr	r1, [r4, #8]
   1339c:	add	r3, r3, r0
   133a0:	add	r3, r3, r2
   133a4:	cmp	r3, r1
   133a8:	ldr	r1, [r4]
   133ac:	bgt	13418 <__printf_chk@plt+0x1fac>
   133b0:	cmp	r2, #0
   133b4:	bne	133f0 <__printf_chk@plt+0x1f84>
   133b8:	add	r0, sp, #12
   133bc:	bl	11424 <fputs@plt>
   133c0:	ldr	r0, [r4, #4]
   133c4:	ldr	r2, [sp, #140]	; 0x8c
   133c8:	ldr	r3, [r5]
   133cc:	add	r0, r0, r6
   133d0:	cmp	r2, r3
   133d4:	mov	r3, #1
   133d8:	str	r0, [r4, #4]
   133dc:	str	r3, [r4, #12]
   133e0:	mov	r0, r4
   133e4:	bne	13434 <__printf_chk@plt+0x1fc8>
   133e8:	add	sp, sp, #144	; 0x90
   133ec:	pop	{r4, r5, r6, pc}
   133f0:	mov	r0, #32
   133f4:	bl	11268 <putc@plt>
   133f8:	ldm	r4, {r1, r3}
   133fc:	add	r3, r3, #1
   13400:	str	r3, [r4, #4]
   13404:	b	133b8 <__printf_chk@plt+0x1f4c>
   13408:	cmp	r2, #0
   1340c:	ldr	r1, [r4]
   13410:	beq	133b8 <__printf_chk@plt+0x1f4c>
   13414:	b	133f0 <__printf_chk@plt+0x1f84>
   13418:	mov	r0, #10
   1341c:	bl	11268 <putc@plt>
   13420:	mov	r3, #0
   13424:	str	r3, [r4, #4]
   13428:	str	r3, [r4, #12]
   1342c:	ldr	r1, [r4]
   13430:	b	133b8 <__printf_chk@plt+0x1f4c>
   13434:	bl	11250 <__stack_chk_fail@plt>
   13438:	andeq	r0, r0, r0
   1343c:	rscmi	pc, pc, r0, ror #31
   13440:	andeq	fp, r3, r0, ror #26
   13444:			; <UNDEFINED> instruction: 0x00026bb8
   13448:	push	{r4, r5, r6, lr}
   1344c:	mov	r4, r0
   13450:	mov	r0, r1
   13454:	mov	r6, r1
   13458:	bl	11358 <strlen@plt>
   1345c:	ldm	r4, {r1, r3}
   13460:	cmp	r3, #0
   13464:	mov	r5, r0
   13468:	ble	1347c <__printf_chk@plt+0x2010>
   1346c:	ldr	r2, [r4, #8]
   13470:	add	r3, r3, r0
   13474:	cmp	r3, r2
   13478:	bge	134b0 <__printf_chk@plt+0x2044>
   1347c:	mov	r0, #47	; 0x2f
   13480:	bl	11268 <putc@plt>
   13484:	mov	r0, r6
   13488:	ldr	r1, [r4]
   1348c:	bl	11424 <fputs@plt>
   13490:	ldr	r3, [r4, #4]
   13494:	add	r5, r5, #1
   13498:	add	r5, r3, r5
   1349c:	mov	r3, #1
   134a0:	str	r5, [r4, #4]
   134a4:	str	r3, [r4, #12]
   134a8:	mov	r0, r4
   134ac:	pop	{r4, r5, r6, pc}
   134b0:	mov	r0, #10
   134b4:	bl	11268 <putc@plt>
   134b8:	mov	r3, #0
   134bc:	ldr	r1, [r4]
   134c0:	str	r3, [r4, #4]
   134c4:	b	1347c <__printf_chk@plt+0x2010>
   134c8:	push	{r4, r5, r6, lr}
   134cc:	mov	r5, r0
   134d0:	mov	r0, #80	; 0x50
   134d4:	bl	229fc <_Znwj@@Base>
   134d8:	mov	r1, r5
   134dc:	mov	r4, r0
   134e0:	bl	1dcb4 <__printf_chk@plt+0xc848>
   134e4:	ldr	r1, [pc, #88]	; 13544 <__printf_chk@plt+0x20d8>
   134e8:	mov	r2, #0
   134ec:	mvn	r3, #0
   134f0:	str	r1, [r4]
   134f4:	str	r3, [r4, #68]	; 0x44
   134f8:	str	r2, [r4, #72]	; 0x48
   134fc:	str	r2, [r4, #76]	; 0x4c
   13500:	mov	r1, r2
   13504:	mov	r0, r4
   13508:	bl	1ef08 <__printf_chk@plt+0xda9c>
   1350c:	subs	r3, r0, #0
   13510:	beq	1351c <__printf_chk@plt+0x20b0>
   13514:	mov	r0, r4
   13518:	pop	{r4, r5, r6, pc}
   1351c:	ldr	r2, [r4]
   13520:	mov	r0, r4
   13524:	mov	r4, r3
   13528:	ldr	r3, [r2, #4]
   1352c:	blx	r3
   13530:	mov	r0, r4
   13534:	pop	{r4, r5, r6, pc}
   13538:	mov	r0, r4
   1353c:	bl	22a4c <_ZdlPv@@Base>
   13540:	bl	1125c <__cxa_end_cleanup@plt>
   13544:	andeq	r6, r2, ip, ror #11
   13548:	mov	r0, r1
   1354c:	b	134c8 <__printf_chk@plt+0x205c>
   13550:	push	{r4, lr}
   13554:	mov	r4, r0
   13558:	bl	1dcb4 <__printf_chk@plt+0xc848>
   1355c:	mov	r3, #0
   13560:	ldr	r1, [pc, #20]	; 1357c <__printf_chk@plt+0x2110>
   13564:	mvn	r2, #0
   13568:	str	r1, [r4]
   1356c:	strd	r2, [r4, #68]	; 0x44
   13570:	str	r3, [r4, #76]	; 0x4c
   13574:	mov	r0, r4
   13578:	pop	{r4, pc}
   1357c:	andeq	r6, r2, ip, ror #11
   13580:	push	{lr}		; (str lr, [sp, #-4]!)
   13584:	add	ip, r0, #1024	; 0x400
   13588:	mov	lr, #0
   1358c:	str	r1, [r0]
   13590:	str	r2, [r0, #4]
   13594:	ldr	r1, [sp, #4]
   13598:	str	r3, [r0, #8]
   1359c:	add	ip, ip, #12
   135a0:	add	r2, r0, #12
   135a4:	mov	r3, lr
   135a8:	str	r1, [r0, #1040]	; 0x410
   135ac:	str	lr, [r0, #12]
   135b0:	str	r3, [r2, #4]!
   135b4:	cmp	r2, ip
   135b8:	bne	135b0 <__printf_chk@plt+0x2144>
   135bc:	pop	{pc}		; (ldr pc, [sp], #4)
   135c0:	push	{r4, lr}
   135c4:	mov	r4, r0
   135c8:	ldr	r0, [r0, #12]
   135cc:	cmp	r0, #0
   135d0:	beq	135d8 <__printf_chk@plt+0x216c>
   135d4:	bl	112a4 <_ZdaPv@plt>
   135d8:	mov	r0, r4
   135dc:	pop	{r4, pc}
   135e0:	mov	r2, #0
   135e4:	str	r2, [r0]
   135e8:	bx	lr
   135ec:	push	{lr}		; (str lr, [sp, #-4]!)
   135f0:	ldr	lr, [sp, #4]
   135f4:	str	r1, [r0]
   135f8:	ldr	r1, [sp, #8]
   135fc:	strd	r2, [r0, #4]
   13600:	str	lr, [r0, #12]
   13604:	str	r1, [r0, #16]
   13608:	pop	{pc}		; (ldr pc, [sp], #4)
   1360c:	ldr	r2, [r0]
   13610:	ldr	r3, [r1]
   13614:	cmp	r2, r3
   13618:	beq	13624 <__printf_chk@plt+0x21b8>
   1361c:	mov	r0, #0
   13620:	bx	lr
   13624:	ldr	r2, [r0, #4]
   13628:	ldr	r3, [r1, #4]
   1362c:	cmp	r2, r3
   13630:	bne	1361c <__printf_chk@plt+0x21b0>
   13634:	ldr	r2, [r0, #8]
   13638:	ldr	r3, [r1, #8]
   1363c:	cmp	r2, r3
   13640:	bne	1361c <__printf_chk@plt+0x21b0>
   13644:	ldr	r2, [r0, #12]
   13648:	ldr	r3, [r1, #12]
   1364c:	cmp	r2, r3
   13650:	bne	1361c <__printf_chk@plt+0x21b0>
   13654:	ldr	r0, [r0, #16]
   13658:	ldr	r3, [r1, #16]
   1365c:	sub	r0, r0, r3
   13660:	clz	r0, r0
   13664:	lsr	r0, r0, #5
   13668:	bx	lr
   1366c:	ldr	r2, [r0]
   13670:	ldr	r3, [r1]
   13674:	cmp	r2, r3
   13678:	beq	13684 <__printf_chk@plt+0x2218>
   1367c:	mov	r0, #1
   13680:	bx	lr
   13684:	ldr	r2, [r0, #4]
   13688:	ldr	r3, [r1, #4]
   1368c:	cmp	r2, r3
   13690:	bne	1367c <__printf_chk@plt+0x2210>
   13694:	ldr	r2, [r0, #8]
   13698:	ldr	r3, [r1, #8]
   1369c:	cmp	r2, r3
   136a0:	bne	1367c <__printf_chk@plt+0x2210>
   136a4:	ldr	r2, [r0, #12]
   136a8:	ldr	r3, [r1, #12]
   136ac:	cmp	r2, r3
   136b0:	bne	1367c <__printf_chk@plt+0x2210>
   136b4:	ldr	r0, [r0, #16]
   136b8:	ldr	r3, [r1, #16]
   136bc:	subs	r0, r0, r3
   136c0:	movne	r0, #1
   136c4:	bx	lr
   136c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   136cc:	vpush	{d8}
   136d0:	mov	r5, r0
   136d4:	vmov.f64	d8, d0
   136d8:	bl	1bb18 <__printf_chk@plt+0xa6ac>
   136dc:	ldr	r3, [pc, #644]	; 13968 <__printf_chk@plt+0x24fc>
   136e0:	ldr	r2, [pc, #644]	; 1396c <__printf_chk@plt+0x2500>
   136e4:	mov	r0, #0
   136e8:	str	r2, [r5]
   136ec:	add	r1, r5, #1456	; 0x5b0
   136f0:	ldr	ip, [r3]
   136f4:	mov	r2, #72	; 0x48
   136f8:	str	r2, [r5, #48]	; 0x30
   136fc:	add	r1, r1, #12
   13700:	add	r3, r5, #468	; 0x1d4
   13704:	mov	r2, r0
   13708:	str	ip, [r5, #416]	; 0x1a0
   1370c:	mvn	ip, #0
   13710:	str	r0, [r5, #40]	; 0x28
   13714:	str	r0, [r5, #44]	; 0x2c
   13718:	str	r0, [r5, #52]	; 0x34
   1371c:	str	r0, [r5, #56]	; 0x38
   13720:	str	r0, [r5, #68]	; 0x44
   13724:	str	r0, [r5, #336]	; 0x150
   13728:	str	r0, [r5, #372]	; 0x174
   1372c:	str	r0, [r5, #392]	; 0x188
   13730:	str	r0, [r5, #420]	; 0x1a4
   13734:	str	r0, [r5, #440]	; 0x1b8
   13738:	str	ip, [r5, #444]	; 0x1bc
   1373c:	str	ip, [r5, #448]	; 0x1c0
   13740:	str	ip, [r5, #456]	; 0x1c8
   13744:	str	r2, [r3], #20
   13748:	cmp	r1, r3
   1374c:	bne	13744 <__printf_chk@plt+0x22d8>
   13750:	add	r7, r5, #1472	; 0x5c0
   13754:	add	r7, r7, #8
   13758:	str	r2, [r5, #1468]	; 0x5bc
   1375c:	str	r2, [r5, #1472]	; 0x5c0
   13760:	str	r2, [r5, #1476]	; 0x5c4
   13764:	mov	r0, r7
   13768:	bl	23564 <_ZdlPv@@Base+0xb18>
   1376c:	add	r8, r5, #1488	; 0x5d0
   13770:	add	r8, r8, #8
   13774:	mov	r3, #0
   13778:	mov	r0, r8
   1377c:	str	r3, [r5, #1492]	; 0x5d4
   13780:	bl	1925c <__printf_chk@plt+0x7df0>
   13784:	mov	r2, #0
   13788:	str	r2, [r5, #1512]	; 0x5e8
   1378c:	mov	r1, r2
   13790:	mov	r0, r2
   13794:	mov	r3, #1
   13798:	bl	245f8 <_ZdlPv@@Base+0x1bac>
   1379c:	ldr	r3, [pc, #460]	; 13970 <__printf_chk@plt+0x2504>
   137a0:	mov	r2, #0
   137a4:	str	r2, [r5, #44]	; 0x2c
   137a8:	ldr	r1, [r3]
   137ac:	str	r0, [r5, #36]	; 0x24
   137b0:	cmp	r1, r2
   137b4:	movlt	r2, #40	; 0x28
   137b8:	strlt	r2, [r3]
   137bc:	ldr	r3, [pc, #432]	; 13974 <__printf_chk@plt+0x2508>
   137c0:	str	r0, [r5, #40]	; 0x28
   137c4:	ldr	r3, [r3]
   137c8:	cmp	r3, #1
   137cc:	bne	138c0 <__printf_chk@plt+0x2454>
   137d0:	ldr	r3, [pc, #416]	; 13978 <__printf_chk@plt+0x250c>
   137d4:	ldr	r3, [r3]
   137d8:	cmp	r3, #1
   137dc:	bne	138e4 <__printf_chk@plt+0x2478>
   137e0:	ldr	r3, [pc, #404]	; 1397c <__printf_chk@plt+0x2510>
   137e4:	ldr	r9, [pc, #404]	; 13980 <__printf_chk@plt+0x2514>
   137e8:	ldr	r1, [r3]
   137ec:	ldr	r4, [r9]
   137f0:	add	r1, r1, r1, lsl #3
   137f4:	mov	r0, r4
   137f8:	lsl	r1, r1, #3
   137fc:	bl	112b0 <__aeabi_idivmod@plt>
   13800:	cmp	r1, #0
   13804:	bne	138fc <__printf_chk@plt+0x2490>
   13808:	ldr	r1, [pc, #372]	; 13984 <__printf_chk@plt+0x2518>
   1380c:	asr	r2, r4, #31
   13810:	smull	r3, r6, r1, r4
   13814:	rsb	r6, r2, r6, asr #2
   13818:	add	r6, r6, r6, lsl #2
   1381c:	subs	r6, r4, r6, lsl #1
   13820:	bne	13928 <__printf_chk@plt+0x24bc>
   13824:	smull	r3, r4, r1, r4
   13828:	add	r6, r6, #1
   1382c:	rsb	r4, r2, r4, asr #2
   13830:	smull	r2, r3, r1, r4
   13834:	asr	r2, r4, #31
   13838:	rsb	r3, r2, r3, asr #2
   1383c:	add	r3, r3, r3, lsl #2
   13840:	cmp	r4, r3, lsl #1
   13844:	beq	13824 <__printf_chk@plt+0x23b8>
   13848:	cmp	r6, #10
   1384c:	str	r4, [r5, #60]	; 0x3c
   13850:	bgt	13918 <__printf_chk@plt+0x24ac>
   13854:	str	r6, [r5, #56]	; 0x38
   13858:	ldr	r0, [pc, #296]	; 13988 <__printf_chk@plt+0x251c>
   1385c:	bl	228a0 <__printf_chk@plt+0x11434>
   13860:	vcmp.f64	d8, #0.0
   13864:	ldr	r3, [r9]
   13868:	str	r0, [r5, #64]	; 0x40
   1386c:	mov	r0, r5
   13870:	vmrs	APSR_nzcv, fpscr
   13874:	vmovne	s13, r3
   13878:	vldrne	d7, [pc, #224]	; 13960 <__printf_chk@plt+0x24f4>
   1387c:	ldreq	r2, [pc, #264]	; 1398c <__printf_chk@plt+0x2520>
   13880:	vcvtne.f64.s32	d6, s13
   13884:	ldreq	r2, [r2]
   13888:	vmlane.f64	d7, d6, d8
   1388c:	vcvtne.s32.f64	s15, d7
   13890:	vmovne	r2, s15
   13894:	cmp	r2, #0
   13898:	addeq	r2, r3, r3, lsl #2
   1389c:	addeq	r2, r3, r2, lsl #1
   138a0:	str	r2, [r5, #72]	; 0x48
   138a4:	ldr	r2, [pc, #228]	; 13990 <__printf_chk@plt+0x2524>
   138a8:	cmp	r3, r2
   138ac:	movle	r3, #0
   138b0:	movgt	r3, #1
   138b4:	str	r3, [r5, #76]	; 0x4c
   138b8:	vpop	{d8}
   138bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   138c0:	ldr	r3, [pc, #204]	; 13994 <__printf_chk@plt+0x2528>
   138c4:	ldr	r0, [pc, #204]	; 13998 <__printf_chk@plt+0x252c>
   138c8:	mov	r2, r3
   138cc:	mov	r1, r3
   138d0:	bl	1d450 <__printf_chk@plt+0xbfe4>
   138d4:	ldr	r3, [pc, #156]	; 13978 <__printf_chk@plt+0x250c>
   138d8:	ldr	r3, [r3]
   138dc:	cmp	r3, #1
   138e0:	beq	137e0 <__printf_chk@plt+0x2374>
   138e4:	ldr	r3, [pc, #168]	; 13994 <__printf_chk@plt+0x2528>
   138e8:	ldr	r0, [pc, #172]	; 1399c <__printf_chk@plt+0x2530>
   138ec:	mov	r2, r3
   138f0:	mov	r1, r3
   138f4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   138f8:	b	137e0 <__printf_chk@plt+0x2374>
   138fc:	ldr	r3, [pc, #144]	; 13994 <__printf_chk@plt+0x2528>
   13900:	ldr	r0, [pc, #152]	; 139a0 <__printf_chk@plt+0x2534>
   13904:	mov	r2, r3
   13908:	mov	r1, r3
   1390c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   13910:	ldr	r4, [r9]
   13914:	b	13808 <__printf_chk@plt+0x239c>
   13918:	ldr	r1, [pc, #132]	; 139a4 <__printf_chk@plt+0x2538>
   1391c:	mov	r0, #186	; 0xba
   13920:	bl	1c0cc <__printf_chk@plt+0xac60>
   13924:	b	13854 <__printf_chk@plt+0x23e8>
   13928:	str	r4, [r5, #60]	; 0x3c
   1392c:	mov	r6, #0
   13930:	b	13854 <__printf_chk@plt+0x23e8>
   13934:	b	13948 <__printf_chk@plt+0x24dc>
   13938:	mov	r0, r8
   1393c:	bl	17100 <__printf_chk@plt+0x5c94>
   13940:	mov	r0, r7
   13944:	bl	236c0 <_ZdlPv@@Base+0xc74>
   13948:	add	r0, r5, #392	; 0x188
   1394c:	bl	1c128 <__printf_chk@plt+0xacbc>
   13950:	mov	r0, r5
   13954:	bl	1bb34 <__printf_chk@plt+0xa6c8>
   13958:	bl	1125c <__cxa_end_cleanup@plt>
   1395c:	b	13940 <__printf_chk@plt+0x24d4>
   13960:	andeq	r0, r0, r0
   13964:	svccc	0x00e00000
   13968:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1396c:	andeq	r6, r2, r0, lsl #12
   13970:	andeq	ip, r3, r8
   13974:	andeq	ip, r3, r8, asr r1
   13978:	andeq	ip, r3, r4, asr r1
   1397c:	andeq	ip, r3, r0, asr r1
   13980:	andeq	pc, r3, r4, lsr #26
   13984:	strbtvs	r6, [r6], -r7, ror #12
   13988:	andeq	r6, r2, r8, lsr #24
   1398c:	andeq	pc, r3, r8, lsl sp	; <UNPREDICTABLE>
   13990:	andeq	r1, r1, pc, lsr r9
   13994:	andeq	pc, r3, r0, asr #25
   13998:	andeq	r6, r2, r0, asr #23
   1399c:	andeq	r6, r2, r0, ror #23
   139a0:	andeq	r6, r2, r0, lsl #24
   139a4:	ldrdeq	r6, [r2], -r8
   139a8:	ldr	r3, [r1, #68]	; 0x44
   139ac:	cmp	r3, #0
   139b0:	bge	139b8 <__printf_chk@plt+0x254c>
   139b4:	b	1213c <__printf_chk@plt+0xcd0>
   139b8:	mov	r0, r3
   139bc:	bx	lr
   139c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   139c4:	mov	r5, r1
   139c8:	mov	r7, r0
   139cc:	mov	r1, r2
   139d0:	mov	r0, r5
   139d4:	mov	r8, r3
   139d8:	mov	r6, r2
   139dc:	bl	1e5a4 <__printf_chk@plt+0xd138>
   139e0:	uxtb	sl, r0
   139e4:	lsrs	r9, r0, #8
   139e8:	strb	sl, [r8]
   139ec:	moveq	r4, r9
   139f0:	beq	13a3c <__printf_chk@plt+0x25d0>
   139f4:	ldr	r4, [r7, #440]	; 0x1b8
   139f8:	cmp	r4, #0
   139fc:	bne	13a10 <__printf_chk@plt+0x25a4>
   13a00:	b	13a44 <__printf_chk@plt+0x25d8>
   13a04:	ldr	r4, [r4, #1040]	; 0x410
   13a08:	cmp	r4, #0
   13a0c:	beq	13a44 <__printf_chk@plt+0x25d8>
   13a10:	ldr	r1, [r4]
   13a14:	cmp	r1, r5
   13a18:	bne	13a04 <__printf_chk@plt+0x2598>
   13a1c:	ldr	r3, [r4, #4]
   13a20:	cmp	r3, r9
   13a24:	bne	13a04 <__printf_chk@plt+0x2598>
   13a28:	mov	r1, r6
   13a2c:	mov	r0, r5
   13a30:	bl	1e8d8 <__printf_chk@plt+0xd46c>
   13a34:	add	sl, sl, #4
   13a38:	str	r0, [r4, sl, lsl #2]
   13a3c:	mov	r0, r4
   13a40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a44:	ldr	sl, [r7, #1476]	; 0x5c4
   13a48:	ldr	r0, [pc, #72]	; 13a98 <__printf_chk@plt+0x262c>
   13a4c:	add	r3, sl, #1
   13a50:	str	r3, [r7, #1476]	; 0x5c4
   13a54:	bl	229fc <_Znwj@@Base>
   13a58:	ldr	r2, [r7, #440]	; 0x1b8
   13a5c:	mov	r4, r0
   13a60:	add	r3, r0, #1024	; 0x400
   13a64:	add	r3, r3, #12
   13a68:	add	r1, r4, #12
   13a6c:	str	sl, [r0, #8]
   13a70:	mov	r0, #0
   13a74:	stm	r4, {r5, r9}
   13a78:	str	r2, [r4, #1040]	; 0x410
   13a7c:	str	r0, [r4, #12]
   13a80:	str	r0, [r1, #4]!
   13a84:	cmp	r1, r3
   13a88:	bne	13a80 <__printf_chk@plt+0x2614>
   13a8c:	str	r4, [r7, #440]	; 0x1b8
   13a90:	ldrb	sl, [r8]
   13a94:	b	13a28 <__printf_chk@plt+0x25bc>
   13a98:	andeq	r0, r0, r4, lsl r4
   13a9c:	push	{r4, r5, r6, lr}
   13aa0:	subs	r5, r1, #0
   13aa4:	sub	sp, sp, #8
   13aa8:	mov	r6, r2
   13aac:	beq	13ac8 <__printf_chk@plt+0x265c>
   13ab0:	ldr	r4, [r5, #12]
   13ab4:	cmp	r4, #0
   13ab8:	beq	13ae0 <__printf_chk@plt+0x2674>
   13abc:	mov	r0, r4
   13ac0:	add	sp, sp, #8
   13ac4:	pop	{r4, r5, r6, pc}
   13ac8:	ldr	r1, [pc, #80]	; 13b20 <__printf_chk@plt+0x26b4>
   13acc:	ldr	r0, [pc, #80]	; 13b24 <__printf_chk@plt+0x26b8>
   13ad0:	bl	1c0cc <__printf_chk@plt+0xac60>
   13ad4:	ldr	r4, [r5, #12]
   13ad8:	cmp	r4, #0
   13adc:	bne	13abc <__printf_chk@plt+0x2650>
   13ae0:	mov	r0, r6
   13ae4:	bl	11358 <strlen@plt>
   13ae8:	add	r0, r0, #13
   13aec:	bl	111e4 <_Znaj@plt>
   13af0:	ldr	r2, [r5, #8]
   13af4:	ldr	r3, [pc, #44]	; 13b28 <__printf_chk@plt+0x26bc>
   13af8:	str	r2, [sp, #4]
   13afc:	str	r6, [sp]
   13b00:	mvn	r2, #0
   13b04:	mov	r1, #1
   13b08:	mov	r4, r0
   13b0c:	bl	11418 <__sprintf_chk@plt>
   13b10:	mov	r0, r4
   13b14:	str	r4, [r5, #12]
   13b18:	add	sp, sp, #8
   13b1c:	pop	{r4, r5, r6, pc}
   13b20:	ldrdeq	r6, [r2], -r8
   13b24:	andeq	r0, r0, r6, lsr #5
   13b28:	andeq	r6, r2, r0, lsr ip
   13b2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b30:	sub	sp, sp, #1584	; 0x630
   13b34:	ldr	r3, [pc, #596]	; 13d90 <__printf_chk@plt+0x2924>
   13b38:	sub	sp, sp, #12
   13b3c:	add	r4, sp, #48	; 0x30
   13b40:	mov	r6, r1
   13b44:	str	r2, [sp, #16]
   13b48:	ldr	r1, [r3]
   13b4c:	add	r5, sp, #1072	; 0x430
   13b50:	mov	r3, r4
   13b54:	mov	r2, #0
   13b58:	str	r0, [sp, #12]
   13b5c:	str	r1, [sp, #1588]	; 0x634
   13b60:	str	r2, [r3, #4]!
   13b64:	cmp	r3, r5
   13b68:	bne	13b60 <__printf_chk@plt+0x26f4>
   13b6c:	add	r1, sp, #28
   13b70:	mov	r0, r6
   13b74:	bl	206f8 <__printf_chk@plt+0xf28c>
   13b78:	subs	r8, r0, #0
   13b7c:	beq	13d68 <__printf_chk@plt+0x28fc>
   13b80:	ldr	r6, [pc, #524]	; 13d94 <__printf_chk@plt+0x2928>
   13b84:	ldr	sl, [pc, #524]	; 13d98 <__printf_chk@plt+0x292c>
   13b88:	ldr	fp, [pc, #524]	; 13d9c <__printf_chk@plt+0x2930>
   13b8c:	mov	r7, #1
   13b90:	str	r4, [sp, #20]
   13b94:	add	r0, sp, #1072	; 0x430
   13b98:	mov	r2, r8
   13b9c:	mov	r1, #512	; 0x200
   13ba0:	add	r0, r0, #4
   13ba4:	bl	112ec <fgets@plt>
   13ba8:	cmp	r0, #0
   13bac:	beq	13c94 <__printf_chk@plt+0x2828>
   13bb0:	ldrb	r3, [sp, #1076]	; 0x434
   13bb4:	ldrb	r2, [r6, r3]
   13bb8:	cmp	r2, #0
   13bbc:	beq	13bd8 <__printf_chk@plt+0x276c>
   13bc0:	add	r2, sp, #1072	; 0x430
   13bc4:	add	r2, r2, #4
   13bc8:	ldrb	r3, [r2, #1]!
   13bcc:	ldrb	r1, [r6, r3]
   13bd0:	cmp	r1, #0
   13bd4:	bne	13bc8 <__printf_chk@plt+0x275c>
   13bd8:	cmp	r3, #35	; 0x23
   13bdc:	cmpne	r3, #0
   13be0:	bne	13bec <__printf_chk@plt+0x2780>
   13be4:	add	r7, r7, #1
   13be8:	b	13b94 <__printf_chk@plt+0x2728>
   13bec:	add	r0, sp, #1072	; 0x430
   13bf0:	mov	r1, sl
   13bf4:	add	r0, r0, #4
   13bf8:	bl	111cc <strtok@plt>
   13bfc:	subs	r9, r0, #0
   13c00:	beq	13be4 <__printf_chk@plt+0x2778>
   13c04:	mov	r1, sl
   13c08:	mov	r0, #0
   13c0c:	bl	111cc <strtok@plt>
   13c10:	mov	r3, #0
   13c14:	str	r3, [sp, #32]
   13c18:	cmp	r0, r3
   13c1c:	beq	13c34 <__printf_chk@plt+0x27c8>
   13c20:	add	r2, sp, #32
   13c24:	ldr	r1, [pc, #372]	; 13da0 <__printf_chk@plt+0x2934>
   13c28:	bl	113dc <sscanf@plt>
   13c2c:	cmp	r0, #1
   13c30:	beq	13d58 <__printf_chk@plt+0x28ec>
   13c34:	str	fp, [sp, #4]
   13c38:	str	fp, [sp]
   13c3c:	ldr	r3, [pc, #344]	; 13d9c <__printf_chk@plt+0x2930>
   13c40:	ldr	r2, [pc, #348]	; 13da4 <__printf_chk@plt+0x2938>
   13c44:	mov	r1, r7
   13c48:	ldr	r0, [sp, #28]
   13c4c:	bl	1d500 <__printf_chk@plt+0xc094>
   13c50:	ldr	r4, [sp, #32]
   13c54:	mov	r0, r9
   13c58:	bl	11358 <strlen@plt>
   13c5c:	add	r0, r0, #1
   13c60:	bl	111e4 <_Znaj@plt>
   13c64:	ldr	r2, [sp, #32]
   13c68:	add	r3, sp, #1584	; 0x630
   13c6c:	add	ip, sp, #1584	; 0x630
   13c70:	add	ip, ip, #8
   13c74:	add	r3, r3, #8
   13c78:	add	r3, r3, r4, lsl #2
   13c7c:	add	r2, ip, r2, lsl #2
   13c80:	mov	r1, r9
   13c84:	str	r0, [r3, #-1540]	; 0xfffff9fc
   13c88:	ldr	r0, [r2, #-1540]	; 0xfffff9fc
   13c8c:	bl	1122c <strcpy@plt>
   13c90:	b	13be4 <__printf_chk@plt+0x2778>
   13c94:	ldr	r3, [sp, #12]
   13c98:	ldr	r0, [sp, #28]
   13c9c:	add	r7, r3, #40	; 0x28
   13ca0:	ldr	r4, [sp, #20]
   13ca4:	bl	1116c <free@plt>
   13ca8:	ldr	r3, [sp, #16]
   13cac:	mov	r2, #14
   13cb0:	str	r3, [sp]
   13cb4:	mov	r1, #1
   13cb8:	ldr	r3, [pc, #232]	; 13da8 <__printf_chk@plt+0x293c>
   13cbc:	ldr	r0, [pc, #232]	; 13dac <__printf_chk@plt+0x2940>
   13cc0:	bl	11418 <__sprintf_chk@plt>
   13cc4:	ldr	r1, [pc, #224]	; 13dac <__printf_chk@plt+0x2940>
   13cc8:	mov	r0, r7
   13ccc:	bl	13448 <__printf_chk@plt+0x1fdc>
   13cd0:	mov	r1, #91	; 0x5b
   13cd4:	bl	12654 <__printf_chk@plt+0x11e8>
   13cd8:	ldr	r9, [pc, #208]	; 13db0 <__printf_chk@plt+0x2944>
   13cdc:	b	13cfc <__printf_chk@plt+0x2890>
   13ce0:	mov	r1, r6
   13ce4:	mov	r0, r7
   13ce8:	bl	13448 <__printf_chk@plt+0x1fdc>
   13cec:	mov	r0, r6
   13cf0:	bl	112a4 <_ZdaPv@plt>
   13cf4:	cmp	r4, r5
   13cf8:	beq	13d1c <__printf_chk@plt+0x28b0>
   13cfc:	ldr	r6, [r4, #4]!
   13d00:	cmp	r6, #0
   13d04:	bne	13ce0 <__printf_chk@plt+0x2874>
   13d08:	mov	r1, r9
   13d0c:	mov	r0, r7
   13d10:	bl	13448 <__printf_chk@plt+0x1fdc>
   13d14:	cmp	r4, r5
   13d18:	bne	13cfc <__printf_chk@plt+0x2890>
   13d1c:	mov	r1, #93	; 0x5d
   13d20:	mov	r0, r7
   13d24:	bl	12654 <__printf_chk@plt+0x11e8>
   13d28:	ldr	r1, [pc, #132]	; 13db4 <__printf_chk@plt+0x2948>
   13d2c:	bl	12cd0 <__printf_chk@plt+0x1864>
   13d30:	mov	r0, r8
   13d34:	bl	11370 <fclose@plt>
   13d38:	ldr	r3, [pc, #80]	; 13d90 <__printf_chk@plt+0x2924>
   13d3c:	ldr	r2, [sp, #1588]	; 0x634
   13d40:	ldr	r3, [r3]
   13d44:	cmp	r2, r3
   13d48:	bne	13d8c <__printf_chk@plt+0x2920>
   13d4c:	add	sp, sp, #1584	; 0x630
   13d50:	add	sp, sp, #12
   13d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d58:	ldr	r4, [sp, #32]
   13d5c:	cmp	r4, #255	; 0xff
   13d60:	bhi	13c34 <__printf_chk@plt+0x27c8>
   13d64:	b	13c54 <__printf_chk@plt+0x27e8>
   13d68:	mov	r1, r6
   13d6c:	add	r0, sp, #32
   13d70:	bl	1cfdc <__printf_chk@plt+0xbb70>
   13d74:	ldr	r3, [pc, #32]	; 13d9c <__printf_chk@plt+0x2930>
   13d78:	add	r1, sp, #32
   13d7c:	mov	r2, r3
   13d80:	ldr	r0, [pc, #48]	; 13db8 <__printf_chk@plt+0x294c>
   13d84:	bl	1d450 <__printf_chk@plt+0xbfe4>
   13d88:	b	13b80 <__printf_chk@plt+0x2714>
   13d8c:	bl	11250 <__stack_chk_fail@plt>
   13d90:	andeq	fp, r3, r0, ror #26
   13d94:	andeq	pc, r3, r0, asr #13
   13d98:	andeq	r6, r2, r8, asr ip
   13d9c:	andeq	pc, r3, r0, asr #25
   13da0:	andeq	r6, r2, r4, lsr ip
   13da4:	andeq	r6, r2, r0, ror #24
   13da8:	andeq	r6, r2, r4, ror ip
   13dac:	andeq	sp, r3, r8, lsr #32
   13db0:	andeq	r6, r2, ip, ror ip
   13db4:	andeq	r6, r2, r0, lsl #25
   13db8:	andeq	r6, r2, r8, lsr ip
   13dbc:	push	{r4, r5, r6, lr}
   13dc0:	add	r0, r0, #40	; 0x28
   13dc4:	sub	sp, sp, #8
   13dc8:	mov	r4, r1
   13dcc:	ldr	r1, [r1, #76]	; 0x4c
   13dd0:	bl	13448 <__printf_chk@plt+0x1fdc>
   13dd4:	ldr	r5, [pc, #80]	; 13e2c <__printf_chk@plt+0x29c0>
   13dd8:	ldr	r3, [r4, #68]	; 0x44
   13ddc:	mov	r2, #14
   13de0:	str	r3, [sp]
   13de4:	mov	r1, #1
   13de8:	ldr	r3, [pc, #64]	; 13e30 <__printf_chk@plt+0x29c4>
   13dec:	mov	r6, r0
   13df0:	mov	r0, r5
   13df4:	bl	11418 <__sprintf_chk@plt>
   13df8:	mov	r1, r5
   13dfc:	mov	r0, r6
   13e00:	bl	12cd0 <__printf_chk@plt+0x1864>
   13e04:	mov	r5, r0
   13e08:	mov	r0, r4
   13e0c:	bl	1e8d0 <__printf_chk@plt+0xd464>
   13e10:	mov	r1, r0
   13e14:	mov	r0, r5
   13e18:	bl	13448 <__printf_chk@plt+0x1fdc>
   13e1c:	ldr	r1, [pc, #16]	; 13e34 <__printf_chk@plt+0x29c8>
   13e20:	add	sp, sp, #8
   13e24:	pop	{r4, r5, r6, lr}
   13e28:	b	12cd0 <__printf_chk@plt+0x1864>
   13e2c:	andeq	sp, r3, r8, lsr #32
   13e30:	andeq	r6, r2, r4, ror ip
   13e34:	andeq	r6, r2, r4, lsl #25
   13e38:	ldr	r3, [r0, #1472]	; 0x5c0
   13e3c:	cmp	r3, #0
   13e40:	bxeq	lr
   13e44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13e48:	mov	r6, r0
   13e4c:	mov	r0, r3
   13e50:	bl	111e4 <_Znaj@plt>
   13e54:	ldr	r2, [r6, #1472]	; 0x5c0
   13e58:	cmp	r2, #0
   13e5c:	mov	r7, r0
   13e60:	ble	13e80 <__printf_chk@plt+0x2a14>
   13e64:	sub	r2, r2, #1
   13e68:	add	r2, r0, r2
   13e6c:	sub	r3, r0, #1
   13e70:	mov	r1, #0
   13e74:	strb	r1, [r3, #1]!
   13e78:	cmp	r3, r2
   13e7c:	bne	13e74 <__printf_chk@plt+0x2a08>
   13e80:	ldr	r4, [r6, #4]
   13e84:	cmp	r4, #0
   13e88:	beq	13f10 <__printf_chk@plt+0x2aa4>
   13e8c:	ldr	sl, [pc, #136]	; 13f1c <__printf_chk@plt+0x2ab0>
   13e90:	ldr	r9, [pc, #136]	; 13f20 <__printf_chk@plt+0x2ab4>
   13e94:	mov	r8, #1
   13e98:	b	13ec0 <__printf_chk@plt+0x2a54>
   13e9c:	ldrb	r3, [r7, r5]
   13ea0:	cmp	r3, #0
   13ea4:	beq	13ef4 <__printf_chk@plt+0x2a88>
   13ea8:	ldr	r1, [r4]
   13eac:	mov	r0, r6
   13eb0:	bl	13dbc <__printf_chk@plt+0x2950>
   13eb4:	ldr	r4, [r4, #4]
   13eb8:	cmp	r4, #0
   13ebc:	beq	13f10 <__printf_chk@plt+0x2aa4>
   13ec0:	ldr	r3, [r4]
   13ec4:	ldr	r5, [r3, #68]	; 0x44
   13ec8:	cmp	r5, #0
   13ecc:	blt	13eb4 <__printf_chk@plt+0x2a48>
   13ed0:	ldr	r3, [r6, #1472]	; 0x5c0
   13ed4:	cmp	r3, r5
   13ed8:	bgt	13e9c <__printf_chk@plt+0x2a30>
   13edc:	mov	r1, sl
   13ee0:	mov	r0, r9
   13ee4:	bl	1c0cc <__printf_chk@plt+0xac60>
   13ee8:	ldrb	r3, [r7, r5]
   13eec:	cmp	r3, #0
   13ef0:	bne	13ea8 <__printf_chk@plt+0x2a3c>
   13ef4:	strb	r8, [r7, r5]
   13ef8:	ldr	r3, [r4]
   13efc:	mov	r2, r5
   13f00:	mov	r0, r6
   13f04:	ldr	r1, [r3, #72]	; 0x48
   13f08:	bl	13b2c <__printf_chk@plt+0x26c0>
   13f0c:	b	13ea8 <__printf_chk@plt+0x2a3c>
   13f10:	mov	r0, r7
   13f14:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13f18:	b	112a4 <_ZdaPv@plt>
   13f1c:	ldrdeq	r6, [r2], -r8
   13f20:	andeq	r0, r0, r9, asr #6
   13f24:	cmn	r1, #16
   13f28:	push	{r4, r5, r6, r7, lr}
   13f2c:	mov	r4, r1
   13f30:	sub	sp, sp, #12
   13f34:	mov	r5, r0
   13f38:	beq	13fbc <__printf_chk@plt+0x2b50>
   13f3c:	ldr	r3, [r4, #8]
   13f40:	mov	r2, #17
   13f44:	str	r3, [sp]
   13f48:	mov	r1, #1
   13f4c:	ldr	r3, [pc, #120]	; 13fcc <__printf_chk@plt+0x2b60>
   13f50:	add	r5, r5, #40	; 0x28
   13f54:	ldr	r0, [pc, #116]	; 13fd0 <__printf_chk@plt+0x2b64>
   13f58:	bl	11418 <__sprintf_chk@plt>
   13f5c:	ldr	r1, [pc, #108]	; 13fd0 <__printf_chk@plt+0x2b64>
   13f60:	mov	r0, r5
   13f64:	bl	13448 <__printf_chk@plt+0x1fdc>
   13f68:	mov	r1, #91	; 0x5b
   13f6c:	bl	12654 <__printf_chk@plt+0x11e8>
   13f70:	add	r6, r4, #1024	; 0x400
   13f74:	ldr	r7, [pc, #88]	; 13fd4 <__printf_chk@plt+0x2b68>
   13f78:	add	r6, r6, #12
   13f7c:	add	r4, r4, #12
   13f80:	ldr	r1, [r4, #4]!
   13f84:	mov	r0, r5
   13f88:	cmp	r1, #0
   13f8c:	moveq	r1, r7
   13f90:	moveq	r0, r5
   13f94:	bl	13448 <__printf_chk@plt+0x1fdc>
   13f98:	cmp	r4, r6
   13f9c:	bne	13f80 <__printf_chk@plt+0x2b14>
   13fa0:	mov	r0, r5
   13fa4:	mov	r1, #93	; 0x5d
   13fa8:	bl	12654 <__printf_chk@plt+0x11e8>
   13fac:	ldr	r1, [pc, #36]	; 13fd8 <__printf_chk@plt+0x2b6c>
   13fb0:	add	sp, sp, #12
   13fb4:	pop	{r4, r5, r6, r7, lr}
   13fb8:	b	12cd0 <__printf_chk@plt+0x1864>
   13fbc:	ldr	r1, [pc, #24]	; 13fdc <__printf_chk@plt+0x2b70>
   13fc0:	ldr	r0, [pc, #24]	; 13fe0 <__printf_chk@plt+0x2b74>
   13fc4:	bl	1c0cc <__printf_chk@plt+0xac60>
   13fc8:	b	13f3c <__printf_chk@plt+0x2ad0>
   13fcc:	andeq	r6, r2, r8, lsl #25
   13fd0:	andeq	sp, r3, r8, lsr r0
   13fd4:	andeq	r6, r2, ip, ror ip
   13fd8:	andeq	r6, r2, r0, lsl #25
   13fdc:	ldrdeq	r6, [r2], -r8
   13fe0:	andeq	r0, r0, r6, asr r3
   13fe4:	ldr	r3, [pc, #1708]	; 14698 <__printf_chk@plt+0x322c>
   13fe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13fec:	mov	r7, r0
   13ff0:	ldr	r2, [pc, #1700]	; 1469c <__printf_chk@plt+0x3230>
   13ff4:	ldr	r3, [r3]
   13ff8:	sub	sp, sp, #36	; 0x24
   13ffc:	add	r6, r0, #1488	; 0x5d0
   14000:	mov	r5, r0
   14004:	str	r2, [r7], #40	; 0x28
   14008:	ldr	r1, [pc, #1680]	; 146a0 <__printf_chk@plt+0x3234>
   1400c:	mov	r0, r7
   14010:	str	r3, [sp, #28]
   14014:	add	r6, r6, #8
   14018:	bl	1235c <__printf_chk@plt+0xef0>
   1401c:	add	r6, r5, #1488	; 0x5d0
   14020:	ldr	r1, [pc, #1660]	; 146a4 <__printf_chk@plt+0x3238>
   14024:	add	r6, r6, #8
   14028:	bl	12cd0 <__printf_chk@plt+0x1864>
   1402c:	add	r6, r5, #1488	; 0x5d0
   14030:	ldr	r1, [pc, #1648]	; 146a8 <__printf_chk@plt+0x323c>
   14034:	add	r6, r6, #8
   14038:	bl	1235c <__printf_chk@plt+0xef0>
   1403c:	mov	r2, #0
   14040:	mov	r1, r2
   14044:	ldr	r0, [r5, #36]	; 0x24
   14048:	bl	11178 <fseek@plt>
   1404c:	cmp	r0, #0
   14050:	blt	14828 <__printf_chk@plt+0x33bc>
   14054:	ldr	r4, [pc, #1616]	; 146ac <__printf_chk@plt+0x3240>
   14058:	add	r6, r5, #1488	; 0x5d0
   1405c:	mov	r2, #11
   14060:	ldr	r3, [r4]
   14064:	mov	r1, #1
   14068:	ldr	r0, [pc, #1600]	; 146b0 <__printf_chk@plt+0x3244>
   1406c:	add	r6, r6, #8
   14070:	bl	1131c <fwrite@plt>
   14074:	ldr	sl, [pc, #1592]	; 146b4 <__printf_chk@plt+0x3248>
   14078:	ldr	r3, [pc, #1592]	; 146b8 <__printf_chk@plt+0x324c>
   1407c:	ldr	r0, [pc, #1592]	; 146bc <__printf_chk@plt+0x3250>
   14080:	ldr	r2, [sl, #4]
   14084:	add	r6, r5, #1488	; 0x5d0
   14088:	tst	r2, #8
   1408c:	moveq	r0, r3
   14090:	mov	r2, #3
   14094:	ldr	r3, [r4]
   14098:	mov	r1, #1
   1409c:	add	r6, r6, #8
   140a0:	bl	1131c <fwrite@plt>
   140a4:	add	r6, r5, #1488	; 0x5d0
   140a8:	ldr	r1, [r4]
   140ac:	mov	r0, #10
   140b0:	add	r6, r6, #8
   140b4:	bl	11268 <putc@plt>
   140b8:	ldr	r3, [sl, #60]	; 0x3c
   140bc:	ldr	r2, [r4]
   140c0:	cmp	r3, #0
   140c4:	mov	r3, #0
   140c8:	strd	r2, [r5, #40]	; 0x28
   140cc:	beq	1410c <__printf_chk@plt+0x2ca0>
   140d0:	add	r6, r5, #1488	; 0x5d0
   140d4:	ldr	r1, [pc, #1508]	; 146c0 <__printf_chk@plt+0x3254>
   140d8:	mov	r0, r7
   140dc:	add	r6, r6, #8
   140e0:	bl	123c4 <__printf_chk@plt+0xf58>
   140e4:	add	r6, r5, #1488	; 0x5d0
   140e8:	ldr	r1, [pc, #1492]	; 146c4 <__printf_chk@plt+0x3258>
   140ec:	add	r6, r6, #8
   140f0:	bl	12460 <__printf_chk@plt+0xff4>
   140f4:	ldr	r3, [r0, #4]
   140f8:	mov	r4, r0
   140fc:	cmp	r3, #0
   14100:	bne	14930 <__printf_chk@plt+0x34c4>
   14104:	mov	r3, #0
   14108:	str	r3, [r4, #12]
   1410c:	add	r6, r5, #1488	; 0x5d0
   14110:	ldr	r1, [pc, #1456]	; 146c8 <__printf_chk@plt+0x325c>
   14114:	mov	r0, r7
   14118:	add	r6, r6, #8
   1411c:	bl	123c4 <__printf_chk@plt+0xf58>
   14120:	add	r6, r5, #1488	; 0x5d0
   14124:	ldr	r1, [pc, #1440]	; 146cc <__printf_chk@plt+0x3260>
   14128:	add	r6, r6, #8
   1412c:	bl	12460 <__printf_chk@plt+0xff4>
   14130:	add	r6, r5, #1488	; 0x5d0
   14134:	ldr	r1, [pc, #1428]	; 146d0 <__printf_chk@plt+0x3264>
   14138:	add	r6, r6, #8
   1413c:	bl	12460 <__printf_chk@plt+0xff4>
   14140:	ldr	r3, [pc, #1420]	; 146d4 <__printf_chk@plt+0x3268>
   14144:	add	r6, r5, #1488	; 0x5d0
   14148:	add	r6, r6, #8
   1414c:	ldr	r1, [r3]
   14150:	bl	12460 <__printf_chk@plt+0xff4>
   14154:	ldr	r3, [r0, #4]
   14158:	mov	r4, r0
   1415c:	cmp	r3, #0
   14160:	bne	14848 <__printf_chk@plt+0x33dc>
   14164:	mov	r3, #0
   14168:	str	r3, [r4, #12]
   1416c:	add	r6, r5, #1488	; 0x5d0
   14170:	ldr	r3, [r5, #40]	; 0x28
   14174:	mov	r2, #16
   14178:	mov	r1, #1
   1417c:	ldr	r0, [pc, #1364]	; 146d8 <__printf_chk@plt+0x326c>
   14180:	add	r6, r6, #8
   14184:	bl	1131c <fwrite@plt>
   14188:	add	r6, r5, #1488	; 0x5d0
   1418c:	add	r6, r6, #8
   14190:	bl	1cea0 <__printf_chk@plt+0xba34>
   14194:	str	r0, [sp, #24]
   14198:	add	r0, sp, #24
   1419c:	bl	111d8 <gmtime@plt>
   141a0:	bl	1119c <asctime@plt>
   141a4:	add	r6, r5, #1488	; 0x5d0
   141a8:	ldr	r1, [r5, #40]	; 0x28
   141ac:	add	r6, r6, #8
   141b0:	bl	11424 <fputs@plt>
   141b4:	ldr	r4, [r5, #4]
   141b8:	add	r6, r5, #1488	; 0x5d0
   141bc:	cmp	r4, #0
   141c0:	add	r6, r6, #8
   141c4:	beq	141e8 <__printf_chk@plt+0x2d7c>
   141c8:	ldr	r0, [r4]
   141cc:	bl	1e8d0 <__printf_chk@plt+0xd464>
   141d0:	mov	r1, r0
   141d4:	mov	r0, r6
   141d8:	bl	17338 <__printf_chk@plt+0x5ecc>
   141dc:	ldr	r4, [r4, #4]
   141e0:	cmp	r4, #0
   141e4:	bne	141c8 <__printf_chk@plt+0x2d5c>
   141e8:	mov	r1, r7
   141ec:	mov	r0, r6
   141f0:	bl	19058 <__printf_chk@plt+0x7bec>
   141f4:	ldr	r1, [pc, #1248]	; 146dc <__printf_chk@plt+0x3270>
   141f8:	mov	r0, r7
   141fc:	bl	123c4 <__printf_chk@plt+0xf58>
   14200:	mov	r4, r0
   14204:	ldr	r0, [r5, #68]	; 0x44
   14208:	bl	21dc4 <__printf_chk@plt+0x10958>
   1420c:	mov	r1, r0
   14210:	mov	r0, r4
   14214:	bl	12460 <__printf_chk@plt+0xff4>
   14218:	ldr	r3, [r0, #4]
   1421c:	mov	r4, r0
   14220:	cmp	r3, #0
   14224:	bne	148f4 <__printf_chk@plt+0x3488>
   14228:	mov	r3, #0
   1422c:	str	r3, [r4, #12]
   14230:	ldr	r1, [pc, #1192]	; 146e0 <__printf_chk@plt+0x3274>
   14234:	mov	r0, r7
   14238:	bl	123c4 <__printf_chk@plt+0xf58>
   1423c:	ldr	r1, [pc, #1184]	; 146e4 <__printf_chk@plt+0x3278>
   14240:	bl	12460 <__printf_chk@plt+0xff4>
   14244:	ldr	r3, [r0, #4]
   14248:	mov	r4, r0
   1424c:	cmp	r3, #0
   14250:	bne	148dc <__printf_chk@plt+0x3470>
   14254:	ldr	r2, [sl, #4]
   14258:	mov	r3, #0
   1425c:	tst	r2, #16
   14260:	str	r3, [r4, #12]
   14264:	bne	142c0 <__printf_chk@plt+0x2e54>
   14268:	vldr	d7, [sl, #8]
   1426c:	vcmp.f64	d7, #0.0
   14270:	vmrs	APSR_nzcv, fpscr
   14274:	bne	147c4 <__printf_chk@plt+0x3358>
   14278:	bl	121b4 <__printf_chk@plt+0xd48>
   1427c:	vldr	d6, [sl, #16]
   14280:	vcmp.f64	d6, #0.0
   14284:	vmrs	APSR_nzcv, fpscr
   14288:	mov	r4, r0
   1428c:	beq	147e8 <__printf_chk@plt+0x337c>
   14290:	vldr	d5, [pc, #1008]	; 14688 <__printf_chk@plt+0x321c>
   14294:	vldr	d7, [pc, #1012]	; 14690 <__printf_chk@plt+0x3224>
   14298:	vmla.f64	d7, d6, d5
   1429c:	vcvt.s32.f64	s15, d7
   142a0:	vmov	r0, s15
   142a4:	cmp	r4, #0
   142a8:	cmpgt	r0, #0
   142ac:	bgt	147fc <__printf_chk@plt+0x3390>
   142b0:	cmp	r0, #0
   142b4:	ble	14980 <__printf_chk@plt+0x3514>
   142b8:	cmp	r4, #0
   142bc:	ble	14950 <__printf_chk@plt+0x34e4>
   142c0:	ldr	r1, [pc, #1056]	; 146e8 <__printf_chk@plt+0x327c>
   142c4:	mov	r0, r7
   142c8:	bl	123c4 <__printf_chk@plt+0xf58>
   142cc:	ldr	r1, [sl, #64]	; 0x40
   142d0:	ldr	r2, [pc, #1044]	; 146ec <__printf_chk@plt+0x3280>
   142d4:	ldr	r3, [pc, #1044]	; 146f0 <__printf_chk@plt+0x3284>
   142d8:	cmp	r1, #0
   142dc:	movne	r1, r2
   142e0:	moveq	r1, r3
   142e4:	bl	12460 <__printf_chk@plt+0xff4>
   142e8:	ldr	r3, [r0, #4]
   142ec:	mov	r8, r0
   142f0:	cmp	r3, #0
   142f4:	bne	148b4 <__printf_chk@plt+0x3448>
   142f8:	ldr	r4, [pc, #1012]	; 146f4 <__printf_chk@plt+0x3288>
   142fc:	mov	r3, #0
   14300:	str	r3, [r8, #12]
   14304:	ldr	r2, [r4, #4]
   14308:	cmp	r2, #1
   1430c:	beq	14328 <__printf_chk@plt+0x2ebc>
   14310:	ldr	r3, [r5, #44]	; 0x2c
   14314:	ldr	r0, [r5, #40]	; 0x28
   14318:	cmp	r3, #0
   1431c:	bne	1490c <__printf_chk@plt+0x34a0>
   14320:	ldr	r1, [pc, #976]	; 146f8 <__printf_chk@plt+0x328c>
   14324:	bl	24864 <_ZdlPv@@Base+0x1e18>
   14328:	ldr	r1, [pc, #972]	; 146fc <__printf_chk@plt+0x3290>
   1432c:	mov	r0, r7
   14330:	bl	1235c <__printf_chk@plt+0xef0>
   14334:	ldr	r3, [sl, #4]
   14338:	tst	r3, #16
   1433c:	beq	14798 <__printf_chk@plt+0x332c>
   14340:	ldr	r1, [pc, #952]	; 14700 <__printf_chk@plt+0x3294>
   14344:	mov	r0, r7
   14348:	bl	1235c <__printf_chk@plt+0xef0>
   1434c:	mov	r1, r7
   14350:	mov	r0, r6
   14354:	bl	186b0 <__printf_chk@plt+0x7244>
   14358:	ldr	r3, [sl, #4]
   1435c:	tst	r3, #1
   14360:	beq	14884 <__printf_chk@plt+0x3418>
   14364:	tst	r3, #24
   14368:	beq	148a8 <__printf_chk@plt+0x343c>
   1436c:	mov	r1, r7
   14370:	mov	r0, r6
   14374:	bl	18c1c <__printf_chk@plt+0x77b0>
   14378:	ldr	r1, [pc, #900]	; 14704 <__printf_chk@plt+0x3298>
   1437c:	mov	r0, r7
   14380:	bl	12cd0 <__printf_chk@plt+0x1864>
   14384:	ldr	r1, [pc, #892]	; 14708 <__printf_chk@plt+0x329c>
   14388:	bl	12cd0 <__printf_chk@plt+0x1864>
   1438c:	ldr	r3, [r5, #1492]	; 0x5d4
   14390:	ldr	r1, [pc, #884]	; 1470c <__printf_chk@plt+0x32a0>
   14394:	cmp	r3, #0
   14398:	addgt	r3, r3, #50	; 0x32
   1439c:	strgt	r3, [r5, #1492]	; 0x5d4
   143a0:	mov	r0, r7
   143a4:	bl	13448 <__printf_chk@plt+0x1fdc>
   143a8:	ldr	r1, [r5, #1492]	; 0x5d4
   143ac:	add	r1, r1, #1
   143b0:	bl	12a00 <__printf_chk@plt+0x1594>
   143b4:	ldr	r1, [pc, #852]	; 14710 <__printf_chk@plt+0x32a4>
   143b8:	bl	12cd0 <__printf_chk@plt+0x1864>
   143bc:	ldr	r1, [pc, #848]	; 14714 <__printf_chk@plt+0x32a8>
   143c0:	bl	12cd0 <__printf_chk@plt+0x1864>
   143c4:	ldr	r1, [pc, #832]	; 1470c <__printf_chk@plt+0x32a0>
   143c8:	mov	r0, r7
   143cc:	bl	12cd0 <__printf_chk@plt+0x1864>
   143d0:	ldr	r1, [pc, #816]	; 14708 <__printf_chk@plt+0x329c>
   143d4:	bl	12cd0 <__printf_chk@plt+0x1864>
   143d8:	ldr	r1, [pc, #824]	; 14718 <__printf_chk@plt+0x32ac>
   143dc:	mov	r0, r7
   143e0:	bl	13448 <__printf_chk@plt+0x1fdc>
   143e4:	mov	r1, #123	; 0x7b
   143e8:	bl	12654 <__printf_chk@plt+0x11e8>
   143ec:	mov	r1, #1
   143f0:	bl	12af4 <__printf_chk@plt+0x1688>
   143f4:	ldr	r1, [pc, #800]	; 1471c <__printf_chk@plt+0x32b0>
   143f8:	bl	12cd0 <__printf_chk@plt+0x1864>
   143fc:	mov	r1, #125	; 0x7d
   14400:	bl	12654 <__printf_chk@plt+0x11e8>
   14404:	ldr	r1, [pc, #788]	; 14720 <__printf_chk@plt+0x32b4>
   14408:	bl	12cd0 <__printf_chk@plt+0x1864>
   1440c:	ldr	r1, [pc, #768]	; 14714 <__printf_chk@plt+0x32a8>
   14410:	bl	12cd0 <__printf_chk@plt+0x1864>
   14414:	ldr	r2, [r5, #1488]	; 0x5d0
   14418:	ldr	r3, [r5, #1484]	; 0x5cc
   1441c:	add	r1, r5, #1472	; 0x5c0
   14420:	cmp	r3, r2
   14424:	add	r2, r1, #8
   14428:	str	r2, [sp, #20]
   1442c:	bge	148cc <__printf_chk@plt+0x3460>
   14430:	ldr	r2, [r5, #1480]	; 0x5c8
   14434:	mov	r1, #0
   14438:	add	r0, r3, #1
   1443c:	str	r0, [r5, #1484]	; 0x5cc
   14440:	strb	r1, [r2, r3]
   14444:	ldr	r1, [r5, #1480]	; 0x5c8
   14448:	cmp	r1, #0
   1444c:	beq	14464 <__printf_chk@plt+0x2ff8>
   14450:	ldrb	r3, [r1]
   14454:	cmp	r3, #0
   14458:	beq	14464 <__printf_chk@plt+0x2ff8>
   1445c:	mov	r0, r7
   14460:	bl	120d4 <__printf_chk@plt+0xc68>
   14464:	ldr	r1, [pc, #568]	; 146a4 <__printf_chk@plt+0x3238>
   14468:	mov	r0, r7
   1446c:	bl	12cd0 <__printf_chk@plt+0x1864>
   14470:	ldr	r3, [r4, #4]
   14474:	cmp	r3, #1
   14478:	beq	14498 <__printf_chk@plt+0x302c>
   1447c:	ldr	r1, [pc, #672]	; 14724 <__printf_chk@plt+0x32b8>
   14480:	mov	r0, r7
   14484:	bl	13448 <__printf_chk@plt+0x1fdc>
   14488:	ldr	r1, [r4, #4]
   1448c:	bl	12a00 <__printf_chk@plt+0x1594>
   14490:	ldr	r1, [pc, #636]	; 14714 <__printf_chk@plt+0x32a8>
   14494:	bl	12cd0 <__printf_chk@plt+0x1864>
   14498:	ldr	r1, [pc, #648]	; 14728 <__printf_chk@plt+0x32bc>
   1449c:	mov	r0, r7
   144a0:	bl	13448 <__printf_chk@plt+0x1fdc>
   144a4:	ldr	r1, [r5, #60]	; 0x3c
   144a8:	bl	12a00 <__printf_chk@plt+0x1594>
   144ac:	ldr	r1, [pc, #608]	; 14714 <__printf_chk@plt+0x32a8>
   144b0:	bl	12cd0 <__printf_chk@plt+0x1864>
   144b4:	ldr	r1, [pc, #624]	; 1472c <__printf_chk@plt+0x32c0>
   144b8:	mov	r0, r7
   144bc:	bl	13448 <__printf_chk@plt+0x1fdc>
   144c0:	ldr	r3, [sl, #68]	; 0x44
   144c4:	cmp	r3, #0
   144c8:	bne	14788 <__printf_chk@plt+0x331c>
   144cc:	ldr	r1, [r5, #72]	; 0x48
   144d0:	mov	r0, r7
   144d4:	bl	12af4 <__printf_chk@plt+0x1688>
   144d8:	ldr	r1, [pc, #564]	; 14714 <__printf_chk@plt+0x32a8>
   144dc:	mov	r0, r7
   144e0:	bl	12cd0 <__printf_chk@plt+0x1864>
   144e4:	ldr	r1, [pc, #580]	; 14730 <__printf_chk@plt+0x32c4>
   144e8:	mov	r0, r7
   144ec:	bl	13448 <__printf_chk@plt+0x1fdc>
   144f0:	ldr	r1, [sl, #64]	; 0x40
   144f4:	ldr	r2, [pc, #568]	; 14734 <__printf_chk@plt+0x32c8>
   144f8:	ldr	r3, [pc, #568]	; 14738 <__printf_chk@plt+0x32cc>
   144fc:	cmp	r1, #0
   14500:	movne	r1, r2
   14504:	moveq	r1, r3
   14508:	bl	12cd0 <__printf_chk@plt+0x1864>
   1450c:	ldr	r1, [pc, #512]	; 14714 <__printf_chk@plt+0x32a8>
   14510:	bl	12cd0 <__printf_chk@plt+0x1864>
   14514:	ldr	r3, [sl, #72]	; 0x48
   14518:	cmp	r3, #0
   1451c:	beq	14568 <__printf_chk@plt+0x30fc>
   14520:	ldr	r1, [pc, #532]	; 1473c <__printf_chk@plt+0x32d0>
   14524:	mov	r0, r7
   14528:	bl	123c4 <__printf_chk@plt+0xf58>
   1452c:	ldr	r1, [pc, #524]	; 14740 <__printf_chk@plt+0x32d4>
   14530:	bl	12460 <__printf_chk@plt+0xff4>
   14534:	ldr	r1, [pc, #520]	; 14744 <__printf_chk@plt+0x32d8>
   14538:	bl	12460 <__printf_chk@plt+0xff4>
   1453c:	ldr	r3, [r0, #4]
   14540:	mov	r4, r0
   14544:	cmp	r3, #0
   14548:	bne	14968 <__printf_chk@plt+0x34fc>
   1454c:	mov	r3, #0
   14550:	str	r3, [r4, #12]
   14554:	mov	r0, r4
   14558:	ldr	r1, [pc, #488]	; 14748 <__printf_chk@plt+0x32dc>
   1455c:	bl	12cd0 <__printf_chk@plt+0x1864>
   14560:	ldr	r1, [pc, #484]	; 1474c <__printf_chk@plt+0x32e0>
   14564:	bl	1235c <__printf_chk@plt+0xef0>
   14568:	mov	r0, r5
   1456c:	bl	13e38 <__printf_chk@plt+0x29cc>
   14570:	ldr	r4, [r5, #440]	; 0x1b8
   14574:	cmp	r4, #0
   14578:	beq	14614 <__printf_chk@plt+0x31a8>
   1457c:	ldr	r8, [pc, #460]	; 14750 <__printf_chk@plt+0x32e4>
   14580:	ldr	fp, [pc, #460]	; 14754 <__printf_chk@plt+0x32e8>
   14584:	ldr	r3, [r4, #1040]	; 0x410
   14588:	mov	r1, r4
   1458c:	str	r3, [r5, #440]	; 0x1b8
   14590:	mov	r0, r5
   14594:	bl	13f24 <__printf_chk@plt+0x2ab8>
   14598:	ldr	r1, [r4, #12]
   1459c:	mov	r0, r7
   145a0:	bl	13448 <__printf_chk@plt+0x1fdc>
   145a4:	ldr	r2, [r4, #8]
   145a8:	mov	r9, r0
   145ac:	str	r2, [sp]
   145b0:	mov	r1, #1
   145b4:	ldr	r3, [pc, #412]	; 14758 <__printf_chk@plt+0x32ec>
   145b8:	mov	r2, #17
   145bc:	mov	r0, r8
   145c0:	bl	11418 <__sprintf_chk@plt>
   145c4:	mov	r1, r8
   145c8:	mov	r0, r9
   145cc:	bl	12cd0 <__printf_chk@plt+0x1864>
   145d0:	mov	r9, r0
   145d4:	ldr	r0, [r4]
   145d8:	bl	1e8d0 <__printf_chk@plt+0xd464>
   145dc:	mov	r1, r0
   145e0:	mov	r0, r9
   145e4:	bl	13448 <__printf_chk@plt+0x1fdc>
   145e8:	mov	r1, fp
   145ec:	bl	12cd0 <__printf_chk@plt+0x1864>
   145f0:	ldr	r0, [r4, #12]
   145f4:	cmp	r0, #0
   145f8:	beq	14600 <__printf_chk@plt+0x3194>
   145fc:	bl	112a4 <_ZdaPv@plt>
   14600:	mov	r0, r4
   14604:	bl	22a4c <_ZdlPv@@Base>
   14608:	ldr	r4, [r5, #440]	; 0x1b8
   1460c:	cmp	r4, #0
   14610:	bne	14584 <__printf_chk@plt+0x3118>
   14614:	ldr	r2, [sl, #4]
   14618:	ldr	r3, [pc, #316]	; 1475c <__printf_chk@plt+0x32f0>
   1461c:	tst	r2, #1
   14620:	ldr	r1, [pc, #312]	; 14760 <__printf_chk@plt+0x32f4>
   14624:	mov	r0, r7
   14628:	moveq	r1, r3
   1462c:	bl	1235c <__printf_chk@plt+0xef0>
   14630:	ldr	r3, [r5, #44]	; 0x2c
   14634:	cmp	r3, #0
   14638:	bne	14868 <__printf_chk@plt+0x33fc>
   1463c:	mov	r0, r7
   14640:	ldr	r1, [r5, #36]	; 0x24
   14644:	bl	122c8 <__printf_chk@plt+0xe5c>
   14648:	ldr	r0, [r5, #36]	; 0x24
   1464c:	bl	11370 <fclose@plt>
   14650:	mov	r0, r6
   14654:	bl	17100 <__printf_chk@plt+0x5c94>
   14658:	ldr	r0, [sp, #20]
   1465c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   14660:	add	r0, r5, #392	; 0x188
   14664:	bl	1c128 <__printf_chk@plt+0xacbc>
   14668:	mov	r0, r5
   1466c:	bl	1bb34 <__printf_chk@plt+0xa6c8>
   14670:	ldr	r3, [pc, #32]	; 14698 <__printf_chk@plt+0x322c>
   14674:	ldr	r2, [sp, #28]
   14678:	mov	r0, r5
   1467c:	ldr	r3, [r3]
   14680:	b	14778 <__printf_chk@plt+0x330c>
   14684:	nop			; (mov r0, r0)
   14688:	andeq	r0, r0, r0
   1468c:	subsmi	r0, r2, r0
   14690:	andeq	r0, r0, r0
   14694:	svccc	0x00e00000
   14698:	andeq	fp, r3, r0, ror #26
   1469c:	andeq	r6, r2, r0, lsl #12
   146a0:	ldrdeq	r6, [r2], -ip
   146a4:	andeq	r6, r2, ip, lsr #23
   146a8:	andeq	r6, r2, r4, ror #25
   146ac:	andeq	sp, r3, r4
   146b0:	andeq	r6, r2, r8, lsl #26
   146b4:	andeq	sp, r3, r0, lsl r0
   146b8:	muleq	r2, r8, ip
   146bc:	muleq	r2, r4, ip
   146c0:	andeq	r6, r2, r4, lsl sp
   146c4:	andeq	r6, r2, r0, lsr #26
   146c8:	andeq	r6, r2, r8, lsr #26
   146cc:	andeq	r6, r2, r4, lsr sp
   146d0:	andeq	r6, r2, ip, lsr sp
   146d4:	andeq	ip, r3, r8, ror #31
   146d8:	andeq	r6, r2, r4, asr #26
   146dc:	andeq	r6, r2, r8, asr sp
   146e0:	andeq	r6, r2, r0, ror #26
   146e4:	andeq	r6, r2, ip, ror #26
   146e8:	ldrdeq	r6, [r2], -r4
   146ec:	muleq	r2, ip, ip
   146f0:	andeq	r6, r2, r8, lsr #25
   146f4:	andeq	ip, r3, r8
   146f8:	andeq	r6, r2, r4, ror #27
   146fc:	andeq	r6, r2, r8, lsl #28
   14700:	andeq	r6, r2, r4, asr #28
   14704:	andeq	r6, r2, ip, asr lr
   14708:	andeq	r6, r2, r4, ror #28
   1470c:	andeq	r6, r2, ip, ror #28
   14710:	andeq	r6, r2, r4, ror lr
   14714:	andeq	r6, r2, r0, lsl #25
   14718:	andeq	r6, r2, ip, ror lr
   1471c:	andeq	r6, r2, r0, lsl #29
   14720:	andeq	r6, r2, r4, lsl #29
   14724:	andeq	r6, r2, ip, lsl #29
   14728:	muleq	r2, r4, lr
   1472c:	muleq	r2, r8, lr
   14730:	andeq	r6, r2, r0, lsr #29
   14734:			; <UNDEFINED> instruction: 0x00026cb4
   14738:			; <UNDEFINED> instruction: 0x00026cbc
   1473c:	andeq	r6, r2, ip, ror #16
   14740:	andeq	r6, r2, r4, lsr #29
   14744:			; <UNDEFINED> instruction: 0x00026eb0
   14748:			; <UNDEFINED> instruction: 0x00026eb8
   1474c:	andeq	r6, r2, ip, asr #17
   14750:	andeq	sp, r3, r8, lsr r0
   14754:	andeq	r6, r2, r4, lsl #25
   14758:	andeq	r6, r2, r8, lsl #25
   1475c:	ldrdeq	r6, [r2], -r0
   14760:	andeq	r6, r2, r4, asr #25
   14764:	muleq	r2, ip, lr
   14768:	andeq	r6, r2, r4, lsl lr
   1476c:	andeq	r6, r2, r8, lsl #17
   14770:	andeq	r6, r2, r4, lsr #28
   14774:	andeq	r6, r2, r8, lsr lr
   14778:	cmp	r2, r3
   1477c:	bne	14998 <__printf_chk@plt+0x352c>
   14780:	add	sp, sp, #36	; 0x24
   14784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14788:	ldr	r1, [pc, #-44]	; 14764 <__printf_chk@plt+0x32f8>
   1478c:	mov	r0, r7
   14790:	bl	12cd0 <__printf_chk@plt+0x1864>
   14794:	b	144d8 <__printf_chk@plt+0x306c>
   14798:	ldr	r1, [pc, #-56]	; 14768 <__printf_chk@plt+0x32fc>
   1479c:	mov	r0, r7
   147a0:	bl	1235c <__printf_chk@plt+0xef0>
   147a4:	ldr	r2, [pc, #-64]	; 1476c <__printf_chk@plt+0x3300>
   147a8:	ldr	r1, [pc, #-64]	; 14770 <__printf_chk@plt+0x3304>
   147ac:	ldr	r0, [r5, #40]	; 0x28
   147b0:	bl	24864 <_ZdlPv@@Base+0x1e18>
   147b4:	ldr	r1, [pc, #-72]	; 14774 <__printf_chk@plt+0x3308>
   147b8:	mov	r0, r7
   147bc:	bl	1235c <__printf_chk@plt+0xef0>
   147c0:	b	14340 <__printf_chk@plt+0x2ed4>
   147c4:	vldr	d5, [pc, #516]	; 149d0 <__printf_chk@plt+0x3564>
   147c8:	vldr	d6, [pc, #520]	; 149d8 <__printf_chk@plt+0x356c>
   147cc:	vmla.f64	d6, d7, d5
   147d0:	vcvt.s32.f64	s15, d6
   147d4:	vldr	d6, [sl, #16]
   147d8:	vcmp.f64	d6, #0.0
   147dc:	vmov	r4, s15
   147e0:	vmrs	APSR_nzcv, fpscr
   147e4:	bne	14290 <__printf_chk@plt+0x2e24>
   147e8:	mov	r0, r5
   147ec:	bl	12208 <__printf_chk@plt+0xd9c>
   147f0:	cmp	r4, #0
   147f4:	cmpgt	r0, #0
   147f8:	ble	142b0 <__printf_chk@plt+0x2e44>
   147fc:	ldr	r2, [pc, #476]	; 149e0 <__printf_chk@plt+0x3574>
   14800:	mov	r1, #0
   14804:	str	r2, [sp, #12]
   14808:	stmib	sp, {r1, r2}
   1480c:	str	r0, [sp]
   14810:	mov	r3, r4
   14814:	ldr	r2, [pc, #456]	; 149e4 <__printf_chk@plt+0x3578>
   14818:	ldr	r1, [pc, #456]	; 149e8 <__printf_chk@plt+0x357c>
   1481c:	ldr	r0, [r5, #40]	; 0x28
   14820:	bl	24864 <_ZdlPv@@Base+0x1e18>
   14824:	b	142c0 <__printf_chk@plt+0x2e54>
   14828:	ldr	r3, [pc, #444]	; 149ec <__printf_chk@plt+0x3580>
   1482c:	add	r6, r5, #1488	; 0x5d0
   14830:	mov	r2, r3
   14834:	mov	r1, r3
   14838:	ldr	r0, [pc, #432]	; 149f0 <__printf_chk@plt+0x3584>
   1483c:	add	r6, r6, #8
   14840:	bl	1d450 <__printf_chk@plt+0xbfe4>
   14844:	b	14054 <__printf_chk@plt+0x2be8>
   14848:	add	r6, r5, #1488	; 0x5d0
   1484c:	ldr	r1, [r0]
   14850:	mov	r0, #10
   14854:	add	r6, r6, #8
   14858:	bl	11268 <putc@plt>
   1485c:	mov	r3, #0
   14860:	str	r3, [r4, #4]
   14864:	b	14164 <__printf_chk@plt+0x2cf8>
   14868:	ldr	r1, [r5, #40]	; 0x28
   1486c:	mov	r0, #10
   14870:	bl	11268 <putc@plt>
   14874:	mov	r3, #0
   14878:	str	r3, [r5, #44]	; 0x2c
   1487c:	str	r3, [r5, #52]	; 0x34
   14880:	b	1463c <__printf_chk@plt+0x31d0>
   14884:	ldr	r1, [pc, #360]	; 149f4 <__printf_chk@plt+0x3588>
   14888:	mov	r0, r7
   1488c:	bl	1235c <__printf_chk@plt+0xef0>
   14890:	ldr	r1, [pc, #352]	; 149f8 <__printf_chk@plt+0x358c>
   14894:	mov	r0, r7
   14898:	bl	1235c <__printf_chk@plt+0xef0>
   1489c:	ldr	r3, [sl, #4]
   148a0:	tst	r3, #24
   148a4:	bne	1436c <__printf_chk@plt+0x2f00>
   148a8:	mov	r0, r5
   148ac:	bl	124ec <__printf_chk@plt+0x1080>
   148b0:	b	1436c <__printf_chk@plt+0x2f00>
   148b4:	ldr	r1, [r0]
   148b8:	mov	r0, #10
   148bc:	bl	11268 <putc@plt>
   148c0:	mov	r3, #0
   148c4:	str	r3, [r8, #4]
   148c8:	b	142f8 <__printf_chk@plt+0x2e8c>
   148cc:	mov	r0, r2
   148d0:	bl	23828 <_ZdlPv@@Base+0xddc>
   148d4:	ldr	r3, [r5, #1484]	; 0x5cc
   148d8:	b	14430 <__printf_chk@plt+0x2fc4>
   148dc:	ldr	r1, [r0]
   148e0:	mov	r0, #10
   148e4:	bl	11268 <putc@plt>
   148e8:	mov	r3, #0
   148ec:	str	r3, [r4, #4]
   148f0:	b	14254 <__printf_chk@plt+0x2de8>
   148f4:	ldr	r1, [r0]
   148f8:	mov	r0, #10
   148fc:	bl	11268 <putc@plt>
   14900:	mov	r3, #0
   14904:	str	r3, [r4, #4]
   14908:	b	14228 <__printf_chk@plt+0x2dbc>
   1490c:	mov	r1, r0
   14910:	mov	r0, #10
   14914:	bl	11268 <putc@plt>
   14918:	mov	r3, #0
   1491c:	ldr	r2, [r4, #4]
   14920:	ldr	r0, [r5, #40]	; 0x28
   14924:	str	r3, [r5, #44]	; 0x2c
   14928:	str	r3, [r5, #52]	; 0x34
   1492c:	b	14320 <__printf_chk@plt+0x2eb4>
   14930:	add	r6, r5, #1488	; 0x5d0
   14934:	ldr	r1, [r0]
   14938:	mov	r0, #10
   1493c:	add	r6, r6, #8
   14940:	bl	11268 <putc@plt>
   14944:	mov	r3, #0
   14948:	str	r3, [r4, #4]
   1494c:	b	14104 <__printf_chk@plt+0x2c98>
   14950:	ldr	r3, [pc, #148]	; 149ec <__printf_chk@plt+0x3580>
   14954:	ldr	r0, [pc, #160]	; 149fc <__printf_chk@plt+0x3590>
   14958:	mov	r2, r3
   1495c:	mov	r1, r3
   14960:	bl	1d40c <__printf_chk@plt+0xbfa0>
   14964:	b	142c0 <__printf_chk@plt+0x2e54>
   14968:	ldr	r1, [r0]
   1496c:	mov	r0, #10
   14970:	bl	11268 <putc@plt>
   14974:	mov	r3, #0
   14978:	str	r3, [r4, #4]
   1497c:	b	1454c <__printf_chk@plt+0x30e0>
   14980:	ldr	r3, [pc, #100]	; 149ec <__printf_chk@plt+0x3580>
   14984:	ldr	r0, [pc, #116]	; 14a00 <__printf_chk@plt+0x3594>
   14988:	mov	r2, r3
   1498c:	mov	r1, r3
   14990:	bl	1d40c <__printf_chk@plt+0xbfa0>
   14994:	b	142b8 <__printf_chk@plt+0x2e4c>
   14998:	bl	11250 <__stack_chk_fail@plt>
   1499c:	add	r0, r5, #1472	; 0x5c0
   149a0:	add	r0, r0, #8
   149a4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   149a8:	add	r0, r5, #392	; 0x188
   149ac:	bl	1c128 <__printf_chk@plt+0xacbc>
   149b0:	mov	r0, r5
   149b4:	bl	1bb34 <__printf_chk@plt+0xa6c8>
   149b8:	bl	1125c <__cxa_end_cleanup@plt>
   149bc:	b	149a8 <__printf_chk@plt+0x353c>
   149c0:	b	149b0 <__printf_chk@plt+0x3544>
   149c4:	mov	r0, r6
   149c8:	bl	17100 <__printf_chk@plt+0x5c94>
   149cc:	b	1499c <__printf_chk@plt+0x3530>
   149d0:	andeq	r0, r0, r0
   149d4:	subsmi	r0, r2, r0
   149d8:	andeq	r0, r0, r0
   149dc:	svccc	0x00e00000
   149e0:	muleq	r2, ip, sp
   149e4:	andeq	r6, r2, r8, lsl #17
   149e8:	andeq	r6, r2, r4, ror sp
   149ec:	andeq	pc, r3, r0, asr #25
   149f0:	andeq	r6, r2, r8, ror #25
   149f4:	andeq	r6, r2, r4, asr #25
   149f8:	andeq	r6, r2, r0, asr lr
   149fc:	andeq	r6, r2, r4, asr #27
   14a00:	andeq	r6, r2, r0, lsr #27
   14a04:	push	{r4, lr}
   14a08:	mov	r4, r0
   14a0c:	bl	13fe4 <__printf_chk@plt+0x2b78>
   14a10:	mov	r0, r4
   14a14:	bl	22a4c <_ZdlPv@@Base>
   14a18:	mov	r0, r4
   14a1c:	pop	{r4, pc}
   14a20:	mov	r0, r4
   14a24:	bl	22a4c <_ZdlPv@@Base>
   14a28:	bl	1125c <__cxa_end_cleanup@plt>
   14a2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a30:	vpush	{d8}
   14a34:	ldr	r6, [pc, #732]	; 14d18 <__printf_chk@plt+0x38ac>
   14a38:	mov	r5, r0
   14a3c:	mov	r4, r1
   14a40:	ldr	r0, [r0, #1468]	; 0x5bc
   14a44:	sub	sp, sp, #44	; 0x2c
   14a48:	ldr	r3, [r6]
   14a4c:	cmp	r0, #0
   14a50:	str	r3, [sp, #36]	; 0x24
   14a54:	ble	14afc <__printf_chk@plt+0x3690>
   14a58:	ldr	ip, [r1]
   14a5c:	mov	r3, r5
   14a60:	mov	r2, #0
   14a64:	b	14a78 <__printf_chk@plt+0x360c>
   14a68:	add	r2, r2, #1
   14a6c:	cmp	r2, r0
   14a70:	add	r3, r3, #20
   14a74:	beq	14aec <__printf_chk@plt+0x3680>
   14a78:	ldr	r1, [r3, #468]	; 0x1d4
   14a7c:	cmp	ip, r1
   14a80:	bne	14a68 <__printf_chk@plt+0x35fc>
   14a84:	ldr	lr, [r4, #4]
   14a88:	ldr	r1, [r3, #472]	; 0x1d8
   14a8c:	cmp	lr, r1
   14a90:	bne	14a68 <__printf_chk@plt+0x35fc>
   14a94:	ldr	lr, [r4, #8]
   14a98:	ldr	r1, [r3, #476]	; 0x1dc
   14a9c:	cmp	lr, r1
   14aa0:	bne	14a68 <__printf_chk@plt+0x35fc>
   14aa4:	ldr	lr, [r4, #12]
   14aa8:	ldr	r1, [r3, #480]	; 0x1e0
   14aac:	cmp	lr, r1
   14ab0:	bne	14a68 <__printf_chk@plt+0x35fc>
   14ab4:	ldr	lr, [r4, #16]
   14ab8:	ldr	r1, [r3, #484]	; 0x1e4
   14abc:	cmp	lr, r1
   14ac0:	bne	14a68 <__printf_chk@plt+0x35fc>
   14ac4:	str	r2, [sp]
   14ac8:	add	r0, sp, #24
   14acc:	ldr	r3, [pc, #584]	; 14d1c <__printf_chk@plt+0x38b0>
   14ad0:	mov	r2, #12
   14ad4:	mov	r1, #1
   14ad8:	bl	11418 <__sprintf_chk@plt>
   14adc:	add	r1, sp, #24
   14ae0:	add	r0, r5, #40	; 0x28
   14ae4:	bl	12cd0 <__printf_chk@plt+0x1864>
   14ae8:	b	14c1c <__printf_chk@plt+0x37b0>
   14aec:	cmp	r0, #50	; 0x32
   14af0:	moveq	r3, #0
   14af4:	moveq	r0, r3
   14af8:	streq	r3, [r5, #1468]	; 0x5bc
   14afc:	ldr	r3, [pc, #536]	; 14d1c <__printf_chk@plt+0x38b0>
   14b00:	mov	r2, #12
   14b04:	str	r0, [sp]
   14b08:	mov	r1, #1
   14b0c:	add	r0, sp, #24
   14b10:	add	r9, r5, #40	; 0x28
   14b14:	bl	11418 <__sprintf_chk@plt>
   14b18:	add	r1, sp, #24
   14b1c:	mov	r0, r9
   14b20:	bl	13448 <__printf_chk@plt+0x1fdc>
   14b24:	ldr	r0, [r4]
   14b28:	bl	1e8d0 <__printf_chk@plt+0xd464>
   14b2c:	subs	r7, r0, #0
   14b30:	beq	14cb8 <__printf_chk@plt+0x384c>
   14b34:	ldr	r1, [r4, #4]
   14b38:	cmp	r1, #0
   14b3c:	beq	14c4c <__printf_chk@plt+0x37e0>
   14b40:	mov	r2, r7
   14b44:	mov	r0, r5
   14b48:	bl	13a9c <__printf_chk@plt+0x2630>
   14b4c:	mov	sl, r0
   14b50:	ldr	r8, [pc, #456]	; 14d20 <__printf_chk@plt+0x38b4>
   14b54:	ldr	fp, [pc, #456]	; 14d24 <__printf_chk@plt+0x38b8>
   14b58:	ldr	r1, [r8]
   14b5c:	ldr	r0, [fp]
   14b60:	add	r1, r1, r1, lsl #3
   14b64:	lsl	r1, r1, #3
   14b68:	bl	112f8 <__aeabi_idiv@plt>
   14b6c:	ldr	r1, [r4, #8]
   14b70:	mul	r1, r1, r0
   14b74:	mov	r0, r9
   14b78:	bl	12af4 <__printf_chk@plt+0x1688>
   14b7c:	ldr	r7, [r4, #12]
   14b80:	vldr	s16, [r4, #16]
   14b84:	cmp	r7, #0
   14b88:	beq	14c38 <__printf_chk@plt+0x37cc>
   14b8c:	ldr	r1, [r8]
   14b90:	ldr	r0, [fp]
   14b94:	add	r1, r1, r1, lsl #3
   14b98:	lsl	r1, r1, #3
   14b9c:	bl	112f8 <__aeabi_idiv@plt>
   14ba0:	vcvt.f64.s32	d7, s16
   14ba4:	vldr	d6, [pc, #340]	; 14d00 <__printf_chk@plt+0x3894>
   14ba8:	vldr	d0, [pc, #344]	; 14d08 <__printf_chk@plt+0x389c>
   14bac:	vmul.f64	d7, d7, d6
   14bb0:	vdiv.f64	d0, d7, d0
   14bb4:	mul	r7, r7, r0
   14bb8:	bl	11340 <tan@plt>
   14bbc:	vldr	d7, [pc, #332]	; 14d10 <__printf_chk@plt+0x38a4>
   14bc0:	mov	r0, r9
   14bc4:	vmov	s13, r7
   14bc8:	vcvt.f64.s32	d6, s13
   14bcc:	vmla.f64	d7, d6, d0
   14bd0:	vcvt.s32.f64	s15, d7
   14bd4:	vmov	r1, s15
   14bd8:	bl	12af4 <__printf_chk@plt+0x1688>
   14bdc:	mov	r1, r7
   14be0:	bl	12af4 <__printf_chk@plt+0x1688>
   14be4:	mov	r1, sl
   14be8:	bl	13448 <__printf_chk@plt+0x1fdc>
   14bec:	ldr	r1, [pc, #308]	; 14d28 <__printf_chk@plt+0x38bc>
   14bf0:	bl	12cd0 <__printf_chk@plt+0x1864>
   14bf4:	ldr	r3, [r5, #1468]	; 0x5bc
   14bf8:	add	r2, r3, #1
   14bfc:	add	ip, r3, r3, lsl #2
   14c00:	str	r2, [r5, #1468]	; 0x5bc
   14c04:	ldm	r4!, {r0, r1, r2, r3}
   14c08:	add	r5, r5, ip, lsl #2
   14c0c:	add	r5, r5, #468	; 0x1d4
   14c10:	stmia	r5!, {r0, r1, r2, r3}
   14c14:	ldr	r3, [r4]
   14c18:	str	r3, [r5]
   14c1c:	ldr	r2, [sp, #36]	; 0x24
   14c20:	ldr	r3, [r6]
   14c24:	cmp	r2, r3
   14c28:	bne	14cfc <__printf_chk@plt+0x3890>
   14c2c:	add	sp, sp, #44	; 0x2c
   14c30:	vpop	{d8}
   14c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c38:	vmov	r3, s16
   14c3c:	cmp	r3, #0
   14c40:	beq	14ce4 <__printf_chk@plt+0x3878>
   14c44:	ldr	r7, [r4, #8]
   14c48:	b	14b8c <__printf_chk@plt+0x3720>
   14c4c:	ldr	r1, [r4]
   14c50:	ldr	r3, [r1, #72]	; 0x48
   14c54:	cmp	r3, #0
   14c58:	moveq	sl, r7
   14c5c:	beq	14b50 <__printf_chk@plt+0x36e4>
   14c60:	ldr	sl, [r1, #76]	; 0x4c
   14c64:	cmp	sl, #0
   14c68:	bne	14b50 <__printf_chk@plt+0x36e4>
   14c6c:	ldr	r8, [r1, #68]	; 0x44
   14c70:	cmp	r8, #0
   14c74:	bge	14c84 <__printf_chk@plt+0x3818>
   14c78:	mov	r0, r5
   14c7c:	bl	1213c <__printf_chk@plt+0xcd0>
   14c80:	mov	r8, r0
   14c84:	mov	r0, r7
   14c88:	bl	11358 <strlen@plt>
   14c8c:	add	r0, r0, #12
   14c90:	bl	111e4 <_Znaj@plt>
   14c94:	ldr	r3, [pc, #144]	; 14d2c <__printf_chk@plt+0x38c0>
   14c98:	stm	sp, {r7, r8}
   14c9c:	mvn	r2, #0
   14ca0:	mov	r1, #1
   14ca4:	mov	sl, r0
   14ca8:	bl	11418 <__sprintf_chk@plt>
   14cac:	ldr	r3, [r4]
   14cb0:	str	sl, [r3, #76]	; 0x4c
   14cb4:	b	14b50 <__printf_chk@plt+0x36e4>
   14cb8:	ldr	r0, [r4]
   14cbc:	bl	1e8c8 <__printf_chk@plt+0xd45c>
   14cc0:	mov	r1, r0
   14cc4:	add	r0, sp, #8
   14cc8:	bl	1cfdc <__printf_chk@plt+0xbb70>
   14ccc:	ldr	r3, [pc, #92]	; 14d30 <__printf_chk@plt+0x38c4>
   14cd0:	add	r1, sp, #8
   14cd4:	mov	r2, r3
   14cd8:	ldr	r0, [pc, #84]	; 14d34 <__printf_chk@plt+0x38c8>
   14cdc:	bl	1d450 <__printf_chk@plt+0xbfe4>
   14ce0:	b	14b34 <__printf_chk@plt+0x36c8>
   14ce4:	mov	r1, sl
   14ce8:	mov	r0, r9
   14cec:	bl	13448 <__printf_chk@plt+0x1fdc>
   14cf0:	ldr	r1, [pc, #64]	; 14d38 <__printf_chk@plt+0x38cc>
   14cf4:	bl	12cd0 <__printf_chk@plt+0x1864>
   14cf8:	b	14bf4 <__printf_chk@plt+0x3788>
   14cfc:	bl	11250 <__stack_chk_fail@plt>
   14d00:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   14d04:	strdmi	r2, [r9], -fp
   14d08:	andeq	r0, r0, r0
   14d0c:	rsbmi	r8, r6, r0
   14d10:	andeq	r0, r0, r0
   14d14:	svccc	0x00e00000
   14d18:	andeq	fp, r3, r0, ror #26
   14d1c:	andeq	r6, r2, r0, asr #29
   14d20:	andeq	ip, r3, r0, asr r1
   14d24:	andeq	pc, r3, r4, lsr #26
   14d28:	strdeq	r6, [r2], -r4
   14d2c:	andeq	r6, r2, ip, ror #29
   14d30:	andeq	pc, r3, r0, asr #25
   14d34:	andeq	r6, r2, r4, asr #29
   14d38:	strdeq	r6, [r2], -r8
   14d3c:	push	{r4, r5, r6, r7, lr}
   14d40:	mov	lr, r1
   14d44:	mov	r4, r0
   14d48:	mov	r5, r1
   14d4c:	mov	r7, r2
   14d50:	ldm	lr!, {r0, r1, r2, r3}
   14d54:	add	ip, r4, #392	; 0x188
   14d58:	ldr	r6, [pc, #304]	; 14e90 <__printf_chk@plt+0x3a24>
   14d5c:	sub	sp, sp, #36	; 0x24
   14d60:	stmia	ip!, {r0, r1, r2, r3}
   14d64:	add	r4, r4, #40	; 0x28
   14d68:	ldm	lr, {r0, r1, r2}
   14d6c:	ldr	r3, [r6]
   14d70:	stm	ip, {r0, r1, r2}
   14d74:	mov	r0, r5
   14d78:	add	r1, sp, #8
   14d7c:	str	r3, [sp, #28]
   14d80:	bl	1c258 <__printf_chk@plt+0xadec>
   14d84:	cmp	r7, #0
   14d88:	movne	r2, #70	; 0x46
   14d8c:	moveq	r2, #67	; 0x43
   14d90:	mov	r3, #0
   14d94:	strb	r3, [sp, #26]
   14d98:	strb	r2, [sp, #24]
   14d9c:	cmp	r0, #4
   14da0:	ldrls	pc, [pc, r0, lsl #2]
   14da4:	b	14dd0 <__printf_chk@plt+0x3964>
   14da8:	andeq	r4, r1, r4, ror lr
   14dac:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14db0:	andeq	r4, r1, r0, lsl lr
   14db4:	andeq	r4, r1, ip, asr #28
   14db8:			; <UNDEFINED> instruction: 0x00014dbc
   14dbc:	ldr	r1, [sp, #8]
   14dc0:	mov	r0, r4
   14dc4:	bl	1333c <__printf_chk@plt+0x1ed0>
   14dc8:	mov	r3, #103	; 0x67
   14dcc:	strb	r3, [sp, #25]
   14dd0:	mov	r0, r4
   14dd4:	add	r1, sp, #24
   14dd8:	bl	12cd0 <__printf_chk@plt+0x1864>
   14ddc:	ldr	r2, [sp, #28]
   14de0:	ldr	r3, [r6]
   14de4:	cmp	r2, r3
   14de8:	bne	14e8c <__printf_chk@plt+0x3a20>
   14dec:	add	sp, sp, #36	; 0x24
   14df0:	pop	{r4, r5, r6, r7, pc}
   14df4:	add	r3, sp, #20
   14df8:	str	r3, [sp]
   14dfc:	add	r1, sp, #8
   14e00:	mov	r0, r5
   14e04:	add	r3, sp, #16
   14e08:	add	r2, sp, #12
   14e0c:	bl	1c6a0 <__printf_chk@plt+0xb234>
   14e10:	ldr	r1, [sp, #8]
   14e14:	mov	r0, r4
   14e18:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e1c:	ldr	r1, [sp, #12]
   14e20:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e24:	ldr	r1, [sp, #16]
   14e28:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e2c:	ldr	r1, [sp, #20]
   14e30:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e34:	ldr	r2, [pc, #88]	; 14e94 <__printf_chk@plt+0x3a28>
   14e38:	mov	r1, #1
   14e3c:	mov	r3, #107	; 0x6b
   14e40:	str	r1, [r2, #60]	; 0x3c
   14e44:	strb	r3, [sp, #25]
   14e48:	b	14dd0 <__printf_chk@plt+0x3964>
   14e4c:	ldr	r1, [sp, #8]
   14e50:	mov	r0, r4
   14e54:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e58:	ldr	r1, [sp, #12]
   14e5c:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e60:	ldr	r1, [sp, #16]
   14e64:	bl	1333c <__printf_chk@plt+0x1ed0>
   14e68:	mov	r3, #114	; 0x72
   14e6c:	strb	r3, [sp, #25]
   14e70:	b	14dd0 <__printf_chk@plt+0x3964>
   14e74:	ldr	r1, [pc, #28]	; 14e98 <__printf_chk@plt+0x3a2c>
   14e78:	mov	r0, r4
   14e7c:	bl	12cd0 <__printf_chk@plt+0x1864>
   14e80:	mov	r3, #103	; 0x67
   14e84:	strb	r3, [sp, #25]
   14e88:	b	14dd0 <__printf_chk@plt+0x3964>
   14e8c:	bl	11250 <__stack_chk_fail@plt>
   14e90:	andeq	fp, r3, r0, ror #26
   14e94:	andeq	sp, r3, r0, lsl r0
   14e98:	andeq	r6, r2, ip, lsr #21
   14e9c:	push	{r4, r5, r6, r7, r8, lr}
   14ea0:	add	r5, r0, #40	; 0x28
   14ea4:	mov	r4, r0
   14ea8:	mov	r7, r1
   14eac:	mov	r0, r5
   14eb0:	ldr	r1, [pc, #212]	; 14f8c <__printf_chk@plt+0x3b20>
   14eb4:	bl	123c4 <__printf_chk@plt+0xf58>
   14eb8:	mov	r6, r0
   14ebc:	mov	r0, r7
   14ec0:	bl	21dc4 <__printf_chk@plt+0x10958>
   14ec4:	mov	r1, r0
   14ec8:	mov	r0, r6
   14ecc:	bl	12460 <__printf_chk@plt+0xff4>
   14ed0:	ldr	r0, [r4, #68]	; 0x44
   14ed4:	add	r0, r0, #1
   14ed8:	str	r0, [r4, #68]	; 0x44
   14edc:	bl	21dc4 <__printf_chk@plt+0x10958>
   14ee0:	mov	r1, r0
   14ee4:	mov	r0, r5
   14ee8:	bl	12460 <__printf_chk@plt+0xff4>
   14eec:	ldr	r3, [r0, #4]
   14ef0:	mov	r7, r0
   14ef4:	cmp	r3, #0
   14ef8:	bne	14f74 <__printf_chk@plt+0x3b08>
   14efc:	mvn	r3, #0
   14f00:	mov	r2, #32
   14f04:	mov	r6, #0
   14f08:	str	r6, [r7, #12]
   14f0c:	ldr	r1, [pc, #124]	; 14f90 <__printf_chk@plt+0x3b24>
   14f10:	strb	r2, [r4, #464]	; 0x1d0
   14f14:	str	r3, [r4, #452]	; 0x1c4
   14f18:	str	r3, [r4, #460]	; 0x1cc
   14f1c:	str	r3, [r4, #448]	; 0x1c0
   14f20:	str	r3, [r4, #444]	; 0x1bc
   14f24:	mov	r0, r5
   14f28:	str	r6, [r4, #420]	; 0x1a4
   14f2c:	str	r6, [r4, #1468]	; 0x5bc
   14f30:	bl	1235c <__printf_chk@plt+0xef0>
   14f34:	mov	r0, r5
   14f38:	ldr	r1, [pc, #84]	; 14f94 <__printf_chk@plt+0x3b28>
   14f3c:	bl	12cd0 <__printf_chk@plt+0x1864>
   14f40:	add	r5, r4, #392	; 0x188
   14f44:	ldr	r1, [pc, #76]	; 14f98 <__printf_chk@plt+0x3b2c>
   14f48:	bl	1235c <__printf_chk@plt+0xef0>
   14f4c:	mov	r0, r5
   14f50:	ldr	r1, [pc, #68]	; 14f9c <__printf_chk@plt+0x3b30>
   14f54:	bl	1c244 <__printf_chk@plt+0xadd8>
   14f58:	cmp	r0, r6
   14f5c:	popeq	{r4, r5, r6, r7, r8, pc}
   14f60:	mov	r2, r6
   14f64:	mov	r1, r5
   14f68:	mov	r0, r4
   14f6c:	pop	{r4, r5, r6, r7, r8, lr}
   14f70:	b	14d3c <__printf_chk@plt+0x38d0>
   14f74:	ldr	r1, [r0]
   14f78:	mov	r0, #10
   14f7c:	bl	11268 <putc@plt>
   14f80:	mov	r3, #0
   14f84:	str	r3, [r7, #4]
   14f88:	b	14efc <__printf_chk@plt+0x3a90>
   14f8c:	strdeq	r6, [r2], -ip
   14f90:	andeq	r6, r2, r4, lsl #30
   14f94:	andeq	r6, r2, r4, lsl pc
   14f98:	andeq	r6, r2, r8, lsl pc
   14f9c:	andeq	pc, r3, r0, lsr #3
   14fa0:	push	{r4, lr}
   14fa4:	add	r0, r0, #40	; 0x28
   14fa8:	mov	r4, r1
   14fac:	ldr	r1, [pc, #20]	; 14fc8 <__printf_chk@plt+0x3b5c>
   14fb0:	bl	13448 <__printf_chk@plt+0x1fdc>
   14fb4:	mov	r1, r4
   14fb8:	bl	12a00 <__printf_chk@plt+0x1594>
   14fbc:	ldr	r1, [pc, #8]	; 14fcc <__printf_chk@plt+0x3b60>
   14fc0:	pop	{r4, lr}
   14fc4:	b	12cd0 <__printf_chk@plt+0x1864>
   14fc8:	andeq	r6, r2, r8, lsr #30
   14fcc:	andeq	r6, r2, r0, lsl #25
   14fd0:	push	{r4, r5, r6, r7, r8, r9, lr}
   14fd4:	sub	sp, sp, #36	; 0x24
   14fd8:	ldr	r6, [pc, #724]	; 152b4 <__printf_chk@plt+0x3e48>
   14fdc:	ldr	r1, [r0, #420]	; 0x1a4
   14fe0:	ldr	r2, [r0, #372]	; 0x174
   14fe4:	ldr	r3, [r6]
   14fe8:	cmp	r1, r2
   14fec:	mov	r4, r0
   14ff0:	str	r3, [sp, #28]
   14ff4:	beq	151e8 <__printf_chk@plt+0x3d7c>
   14ff8:	add	r5, r4, #372	; 0x174
   14ffc:	mov	r1, r5
   15000:	mov	r0, r4
   15004:	bl	14a2c <__printf_chk@plt+0x35c0>
   15008:	mov	ip, r5
   1500c:	add	lr, r4, #420	; 0x1a4
   15010:	ldm	ip!, {r0, r1, r2, r3}
   15014:	stmia	lr!, {r0, r1, r2, r3}
   15018:	ldr	r3, [ip]
   1501c:	str	r3, [lr]
   15020:	ldr	r3, [r4, #444]	; 0x1bc
   15024:	cmp	r3, #0
   15028:	blt	150f8 <__printf_chk@plt+0x3c8c>
   1502c:	ldr	r2, [r4, #448]	; 0x1c0
   15030:	cmp	r2, #0
   15034:	blt	150f8 <__printf_chk@plt+0x3c8c>
   15038:	ldr	r1, [r4, #340]	; 0x154
   1503c:	ldr	r0, [r4, #344]	; 0x158
   15040:	cmp	r3, r1
   15044:	beq	15294 <__printf_chk@plt+0x3e28>
   15048:	ldr	r3, [r4, #364]	; 0x16c
   1504c:	cmp	r2, r0
   15050:	moveq	r5, #4
   15054:	movne	r5, #12
   15058:	moveq	r8, #1
   1505c:	movne	r8, #3
   15060:	cmp	r3, #0
   15064:	add	r7, r4, #40	; 0x28
   15068:	blt	15110 <__printf_chk@plt+0x3ca4>
   1506c:	ldr	r2, [r4, #380]	; 0x17c
   15070:	ldr	r1, [r4, #64]	; 0x40
   15074:	ldr	r0, [r4, #372]	; 0x174
   15078:	bl	1e634 <__printf_chk@plt+0xd1c8>
   1507c:	ldr	r1, [r4, #368]	; 0x170
   15080:	ldr	r3, [r4, #352]	; 0x160
   15084:	add	r2, r0, r1
   15088:	cmp	r2, r3
   1508c:	mov	r9, r0
   15090:	beq	15114 <__printf_chk@plt+0x3ca8>
   15094:	ldrb	r0, [r4, #464]	; 0x1d0
   15098:	ldr	r2, [r4, #364]	; 0x16c
   1509c:	cmp	r2, r0
   150a0:	bne	15274 <__printf_chk@plt+0x3e08>
   150a4:	ldr	r2, [r4, #356]	; 0x164
   150a8:	sub	r3, r3, r9
   150ac:	sub	r1, r3, r1
   150b0:	add	r2, r2, r2, lsr #31
   150b4:	ldr	r3, [r4, #360]	; 0x168
   150b8:	asr	r2, r2, #1
   150bc:	cmp	r3, r2
   150c0:	addgt	r1, r1, #1
   150c4:	bgt	150d4 <__printf_chk@plt+0x3c68>
   150c8:	rsb	r2, r2, #0
   150cc:	cmp	r3, r2
   150d0:	sublt	r1, r1, #1
   150d4:	mov	r0, r7
   150d8:	bl	12af4 <__printf_chk@plt+0x1688>
   150dc:	ldr	r1, [r4, #368]	; 0x170
   150e0:	add	r5, r5, #1
   150e4:	cmp	r1, #0
   150e8:	beq	1511c <__printf_chk@plt+0x3cb0>
   150ec:	mov	r0, r7
   150f0:	bl	12af4 <__printf_chk@plt+0x1688>
   150f4:	b	1511c <__printf_chk@plt+0x3cb0>
   150f8:	mov	r5, #16
   150fc:	mov	r8, #4
   15100:	ldr	r3, [r4, #364]	; 0x16c
   15104:	add	r7, r4, #40	; 0x28
   15108:	cmp	r3, #0
   1510c:	bge	1506c <__printf_chk@plt+0x3c00>
   15110:	ldr	r1, [r4, #368]	; 0x170
   15114:	cmp	r1, #0
   15118:	bne	150ec <__printf_chk@plt+0x3c80>
   1511c:	ldr	r2, [r4, #336]	; 0x150
   15120:	add	r1, r4, #80	; 0x50
   15124:	mov	r0, r7
   15128:	bl	126ac <__printf_chk@plt+0x1240>
   1512c:	ldr	lr, [pc, #388]	; 152b8 <__printf_chk@plt+0x3e4c>
   15130:	ldr	r9, [r4, #368]	; 0x170
   15134:	add	ip, sp, #8
   15138:	ldm	lr!, {r0, r1, r2, r3}
   1513c:	cmp	r9, #0
   15140:	addne	r5, r5, #2
   15144:	stmia	ip!, {r0, r1, r2, r3}
   15148:	add	r3, sp, #32
   1514c:	add	r5, r3, r5
   15150:	ldr	lr, [lr]
   15154:	mov	r1, #0
   15158:	str	lr, [ip]
   1515c:	ldrb	r2, [r5, #-24]	; 0xffffffe8
   15160:	sub	r3, r8, #1
   15164:	strb	r1, [sp, #5]
   15168:	strb	r2, [sp, #4]
   1516c:	cmp	r3, #3
   15170:	ldrls	pc, [pc, r3, lsl #2]
   15174:	b	151ac <__printf_chk@plt+0x3d40>
   15178:	andeq	r5, r1, r4, asr #4
   1517c:	andeq	r5, r1, ip, asr r2
   15180:	andeq	r5, r1, r8, lsl #3
   15184:	andeq	r5, r1, ip, lsr #4
   15188:	ldr	r3, [r4, #444]	; 0x1bc
   1518c:	ldr	r1, [r4, #340]	; 0x154
   15190:	mov	r0, r7
   15194:	sub	r1, r1, r3
   15198:	bl	12af4 <__printf_chk@plt+0x1688>
   1519c:	ldr	r1, [r4, #344]	; 0x158
   151a0:	ldr	r3, [r4, #448]	; 0x1c0
   151a4:	sub	r1, r1, r3
   151a8:	bl	12af4 <__printf_chk@plt+0x1688>
   151ac:	add	r1, sp, #4
   151b0:	mov	r0, r7
   151b4:	bl	12cd0 <__printf_chk@plt+0x1864>
   151b8:	ldr	r0, [sp, #28]
   151bc:	ldr	r3, [r6]
   151c0:	ldr	r1, [r4, #348]	; 0x15c
   151c4:	ldr	r2, [r4, #344]	; 0x158
   151c8:	cmp	r0, r3
   151cc:	mov	r3, #0
   151d0:	str	r1, [r4, #444]	; 0x1bc
   151d4:	str	r2, [r4, #448]	; 0x1c0
   151d8:	str	r3, [r4, #336]	; 0x150
   151dc:	bne	152b0 <__printf_chk@plt+0x3e44>
   151e0:	add	sp, sp, #36	; 0x24
   151e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   151e8:	ldr	r2, [r0, #424]	; 0x1a8
   151ec:	ldr	r3, [r0, #376]	; 0x178
   151f0:	cmp	r2, r3
   151f4:	bne	14ff8 <__printf_chk@plt+0x3b8c>
   151f8:	ldr	r2, [r0, #428]	; 0x1ac
   151fc:	ldr	r3, [r0, #380]	; 0x17c
   15200:	cmp	r2, r3
   15204:	bne	14ff8 <__printf_chk@plt+0x3b8c>
   15208:	ldr	r2, [r0, #432]	; 0x1b0
   1520c:	ldr	r3, [r0, #384]	; 0x180
   15210:	cmp	r2, r3
   15214:	bne	14ff8 <__printf_chk@plt+0x3b8c>
   15218:	ldr	r2, [r0, #436]	; 0x1b4
   1521c:	ldr	r3, [r0, #388]	; 0x184
   15220:	cmp	r2, r3
   15224:	bne	14ff8 <__printf_chk@plt+0x3b8c>
   15228:	b	15020 <__printf_chk@plt+0x3bb4>
   1522c:	ldr	r1, [r4, #340]	; 0x154
   15230:	mov	r0, r7
   15234:	bl	12af4 <__printf_chk@plt+0x1688>
   15238:	ldr	r1, [r4, #344]	; 0x158
   1523c:	bl	12af4 <__printf_chk@plt+0x1688>
   15240:	b	151ac <__printf_chk@plt+0x3d40>
   15244:	ldr	r1, [r4, #340]	; 0x154
   15248:	ldr	r3, [r4, #444]	; 0x1bc
   1524c:	mov	r0, r7
   15250:	sub	r1, r1, r3
   15254:	bl	12af4 <__printf_chk@plt+0x1688>
   15258:	b	151ac <__printf_chk@plt+0x3d40>
   1525c:	ldr	r1, [r4, #344]	; 0x158
   15260:	ldr	r3, [r4, #448]	; 0x1c0
   15264:	mov	r0, r7
   15268:	sub	r1, r1, r3
   1526c:	bl	12af4 <__printf_chk@plt+0x1688>
   15270:	b	151ac <__printf_chk@plt+0x3d40>
   15274:	uxtb	r1, r2
   15278:	mov	r0, r4
   1527c:	bl	14fa0 <__printf_chk@plt+0x3b34>
   15280:	ldr	r2, [r4, #364]	; 0x16c
   15284:	ldr	r3, [r4, #352]	; 0x160
   15288:	ldr	r1, [r4, #368]	; 0x170
   1528c:	strb	r2, [r4, #464]	; 0x1d0
   15290:	b	150a4 <__printf_chk@plt+0x3c38>
   15294:	cmp	r2, r0
   15298:	movne	r5, #8
   1529c:	movne	r8, #2
   152a0:	bne	15100 <__printf_chk@plt+0x3c94>
   152a4:	mov	r5, #0
   152a8:	mov	r8, r5
   152ac:	b	15100 <__printf_chk@plt+0x3c94>
   152b0:	bl	11250 <__stack_chk_fail@plt>
   152b4:	andeq	fp, r3, r0, ror #26
   152b8:	andeq	r6, r2, r4, lsr r6
   152bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   152c0:	sub	sp, sp, #44	; 0x2c
   152c4:	ldr	r6, [pc, #1020]	; 156c8 <__printf_chk@plt+0x425c>
   152c8:	ldr	lr, [r0, #64]	; 0x40
   152cc:	ldr	ip, [r6]
   152d0:	cmp	lr, r1
   152d4:	str	ip, [sp, #36]	; 0x24
   152d8:	beq	152f0 <__printf_chk@plt+0x3e84>
   152dc:	mov	r5, r3
   152e0:	ldr	r3, [r0, #1512]	; 0x5e8
   152e4:	mov	r4, r0
   152e8:	cmp	r3, #0
   152ec:	ble	15308 <__printf_chk@plt+0x3e9c>
   152f0:	ldr	r2, [sp, #36]	; 0x24
   152f4:	ldr	r3, [r6]
   152f8:	cmp	r2, r3
   152fc:	bne	154b0 <__printf_chk@plt+0x4044>
   15300:	add	sp, sp, #44	; 0x2c
   15304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15308:	mov	r7, r2
   1530c:	add	r3, sp, #15
   15310:	mov	r2, r1
   15314:	mov	r1, r7
   15318:	bl	139c0 <__printf_chk@plt+0x2554>
   1531c:	ldr	r8, [r5, #20]
   15320:	ldr	sl, [r5, #4]
   15324:	cmp	r8, #0
   15328:	ldr	fp, [r5, #16]
   1532c:	mov	r9, r0
   15330:	beq	15364 <__printf_chk@plt+0x3ef8>
   15334:	add	r3, r8, #80	; 0x50
   15338:	cmp	r3, #160	; 0xa0
   1533c:	bls	15364 <__printf_chk@plt+0x3ef8>
   15340:	mov	r1, r8
   15344:	add	r0, sp, #16
   15348:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1534c:	ldr	r3, [pc, #888]	; 156cc <__printf_chk@plt+0x4260>
   15350:	add	r1, sp, #16
   15354:	mov	r2, r3
   15358:	ldr	r0, [pc, #880]	; 156d0 <__printf_chk@plt+0x4264>
   1535c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15360:	mov	r8, #0
   15364:	ldr	r2, [r4, #336]	; 0x150
   15368:	add	r3, r4, #392	; 0x188
   1536c:	cmp	r2, #0
   15370:	ble	1538c <__printf_chk@plt+0x3f20>
   15374:	cmp	r2, #255	; 0xff
   15378:	ble	15414 <__printf_chk@plt+0x3fa8>
   1537c:	mov	r0, r4
   15380:	str	r3, [sp, #4]
   15384:	bl	14fd0 <__printf_chk@plt+0x3b64>
   15388:	ldr	r3, [sp, #4]
   1538c:	ldrb	r2, [sp, #15]
   15390:	mov	r1, #1
   15394:	str	r1, [r4, #336]	; 0x150
   15398:	strb	r2, [r4, #80]	; 0x50
   1539c:	mov	r0, r3
   153a0:	ldr	r2, [r5, #8]
   153a4:	ldr	r3, [sp, #80]	; 0x50
   153a8:	add	r3, r2, r3
   153ac:	str	r3, [r4, #348]	; 0x15c
   153b0:	ldr	r2, [r5, #8]
   153b4:	mvn	r3, #0
   153b8:	str	r2, [r4, #340]	; 0x154
   153bc:	ldr	r2, [r5, #12]
   153c0:	str	r7, [r4, #372]	; 0x174
   153c4:	mov	r7, #0
   153c8:	str	r2, [r4, #344]	; 0x158
   153cc:	str	r9, [r4, #376]	; 0x178
   153d0:	str	sl, [r4, #380]	; 0x17c
   153d4:	str	fp, [r4, #384]	; 0x180
   153d8:	str	r8, [r4, #388]	; 0x184
   153dc:	str	r3, [r4, #364]	; 0x16c
   153e0:	str	r7, [r4, #352]	; 0x160
   153e4:	str	r7, [r4, #360]	; 0x168
   153e8:	str	r7, [r4, #356]	; 0x164
   153ec:	str	r7, [r4, #368]	; 0x170
   153f0:	ldr	r1, [r5, #24]
   153f4:	bl	1c244 <__printf_chk@plt+0xadd8>
   153f8:	cmp	r0, r7
   153fc:	beq	152f0 <__printf_chk@plt+0x3e84>
   15400:	mov	r2, r7
   15404:	ldr	r1, [r5, #24]
   15408:	mov	r0, r4
   1540c:	bl	14d3c <__printf_chk@plt+0x38d0>
   15410:	b	152f0 <__printf_chk@plt+0x3e84>
   15414:	ldr	r2, [r4, #372]	; 0x174
   15418:	cmp	r7, r2
   1541c:	bne	1537c <__printf_chk@plt+0x3f10>
   15420:	ldr	r2, [r4, #376]	; 0x178
   15424:	cmp	r9, r2
   15428:	bne	1537c <__printf_chk@plt+0x3f10>
   1542c:	ldr	r2, [r4, #380]	; 0x17c
   15430:	cmp	sl, r2
   15434:	bne	1537c <__printf_chk@plt+0x3f10>
   15438:	ldr	r2, [r4, #384]	; 0x180
   1543c:	cmp	fp, r2
   15440:	bne	1537c <__printf_chk@plt+0x3f10>
   15444:	ldr	r2, [r4, #388]	; 0x184
   15448:	cmp	r8, r2
   1544c:	bne	1537c <__printf_chk@plt+0x3f10>
   15450:	ldr	r1, [r4, #344]	; 0x158
   15454:	ldr	r2, [r5, #12]
   15458:	cmp	r1, r2
   1545c:	bne	1537c <__printf_chk@plt+0x3f10>
   15460:	mov	r0, r3
   15464:	ldr	r1, [r5, #24]
   15468:	str	r3, [sp, #4]
   1546c:	bl	1c16c <__printf_chk@plt+0xad00>
   15470:	ldr	r3, [sp, #4]
   15474:	cmp	r0, #0
   15478:	ldreq	r2, [r4, #336]	; 0x150
   1547c:	beq	154a4 <__printf_chk@plt+0x4038>
   15480:	ldr	r1, [r4, #348]	; 0x15c
   15484:	ldr	r0, [r5, #8]
   15488:	ldr	r2, [r4, #336]	; 0x150
   1548c:	cmp	r1, r0
   15490:	beq	15574 <__printf_chk@plt+0x4108>
   15494:	cmp	r2, #1
   15498:	beq	15550 <__printf_chk@plt+0x40e4>
   1549c:	cmp	r2, #254	; 0xfe
   154a0:	ble	154b4 <__printf_chk@plt+0x4048>
   154a4:	cmp	r2, #0
   154a8:	beq	1538c <__printf_chk@plt+0x3f20>
   154ac:	b	1537c <__printf_chk@plt+0x3f10>
   154b0:	bl	11250 <__stack_chk_fail@plt>
   154b4:	cmp	r1, r0
   154b8:	bgt	154a4 <__printf_chk@plt+0x4038>
   154bc:	ldr	ip, [r4, #368]	; 0x170
   154c0:	cmp	ip, #0
   154c4:	bne	15654 <__printf_chk@plt+0x41e8>
   154c8:	ldr	lr, [r4, #364]	; 0x16c
   154cc:	cmp	lr, #0
   154d0:	str	lr, [sp, #4]
   154d4:	blt	15620 <__printf_chk@plt+0x41b4>
   154d8:	ldr	lr, [r4, #352]	; 0x160
   154dc:	sub	r1, r0, r1
   154e0:	subs	r1, r1, lr
   154e4:	beq	155e4 <__printf_chk@plt+0x4178>
   154e8:	ldr	lr, [r4, #76]	; 0x4c
   154ec:	cmp	lr, #0
   154f0:	beq	154a4 <__printf_chk@plt+0x4038>
   154f4:	add	lr, r1, #1
   154f8:	bics	lr, lr, #2
   154fc:	bne	154a4 <__printf_chk@plt+0x4038>
   15500:	ldr	r3, [sp, #80]	; 0x50
   15504:	ldrb	lr, [sp, #15]
   15508:	add	r0, r0, r3
   1550c:	add	ip, r0, ip
   15510:	add	r3, r4, r2
   15514:	ldr	r0, [sp, #4]
   15518:	add	r2, r2, #2
   1551c:	str	ip, [r4, #348]	; 0x15c
   15520:	strb	r0, [r3, #80]	; 0x50
   15524:	str	r2, [r4, #336]	; 0x150
   15528:	strb	lr, [r3, #81]	; 0x51
   1552c:	ldr	r3, [r4, #356]	; 0x164
   15530:	cmp	r1, #1
   15534:	add	r3, r3, #1
   15538:	str	r3, [r4, #356]	; 0x164
   1553c:	bne	155d0 <__printf_chk@plt+0x4164>
   15540:	ldr	r3, [r4, #360]	; 0x168
   15544:	add	r3, r3, #1
   15548:	str	r3, [r4, #360]	; 0x168
   1554c:	b	152f0 <__printf_chk@plt+0x3e84>
   15550:	ldr	ip, [r4, #368]	; 0x170
   15554:	cmp	ip, #0
   15558:	beq	155a0 <__printf_chk@plt+0x4134>
   1555c:	cmp	r1, r0
   15560:	bgt	1537c <__printf_chk@plt+0x3f10>
   15564:	sub	lr, r1, ip
   15568:	cmp	r0, lr
   1556c:	bne	154c8 <__printf_chk@plt+0x405c>
   15570:	b	1537c <__printf_chk@plt+0x3f10>
   15574:	ldrb	r3, [sp, #15]
   15578:	add	r0, r2, #1
   1557c:	add	r2, r4, r2
   15580:	str	r0, [r4, #336]	; 0x150
   15584:	strb	r3, [r2, #80]	; 0x50
   15588:	ldr	r2, [sp, #80]	; 0x50
   1558c:	ldr	r3, [r4, #368]	; 0x170
   15590:	add	r3, r2, r3
   15594:	add	r1, r3, r1
   15598:	str	r1, [r4, #348]	; 0x15c
   1559c:	b	152f0 <__printf_chk@plt+0x3e84>
   155a0:	sub	r1, r0, r1
   155a4:	str	r1, [r4, #368]	; 0x170
   155a8:	ldr	r3, [r5, #8]
   155ac:	ldrb	r0, [sp, #15]
   155b0:	add	r1, r1, r3
   155b4:	ldr	r3, [sp, #80]	; 0x50
   155b8:	mov	r2, #2
   155bc:	add	r3, r1, r3
   155c0:	str	r3, [r4, #348]	; 0x15c
   155c4:	strb	r0, [r4, #81]	; 0x51
   155c8:	str	r2, [r4, #336]	; 0x150
   155cc:	b	152f0 <__printf_chk@plt+0x3e84>
   155d0:	cmn	r1, #1
   155d4:	ldreq	r3, [r4, #360]	; 0x168
   155d8:	subeq	r3, r3, #1
   155dc:	streq	r3, [r4, #360]	; 0x168
   155e0:	b	152f0 <__printf_chk@plt+0x3e84>
   155e4:	ldr	r3, [sp, #80]	; 0x50
   155e8:	ldrb	r1, [sp, #15]
   155ec:	add	r0, r0, r3
   155f0:	add	ip, r0, ip
   155f4:	add	r3, r4, r2
   155f8:	ldr	r0, [sp, #4]
   155fc:	add	r2, r2, #2
   15600:	str	ip, [r4, #348]	; 0x15c
   15604:	strb	r0, [r3, #80]	; 0x50
   15608:	str	r2, [r4, #336]	; 0x150
   1560c:	strb	r1, [r3, #81]	; 0x51
   15610:	ldr	r3, [r4, #356]	; 0x164
   15614:	add	r3, r3, #1
   15618:	str	r3, [r4, #356]	; 0x164
   1561c:	b	152f0 <__printf_chk@plt+0x3e84>
   15620:	ldr	r1, [r4, #64]	; 0x40
   15624:	mov	r0, r7
   15628:	str	r3, [sp, #4]
   1562c:	bl	1de38 <__printf_chk@plt+0xc9cc>
   15630:	clz	r2, r9
   15634:	lsr	r2, r2, #5
   15638:	cmp	r0, #0
   1563c:	moveq	r2, #0
   15640:	cmp	r2, #0
   15644:	bne	15664 <__printf_chk@plt+0x41f8>
   15648:	ldr	r2, [r4, #336]	; 0x150
   1564c:	ldr	r3, [sp, #4]
   15650:	b	154a4 <__printf_chk@plt+0x4038>
   15654:	sub	lr, r1, ip
   15658:	cmp	r0, lr
   1565c:	bne	154c8 <__printf_chk@plt+0x405c>
   15660:	b	154a4 <__printf_chk@plt+0x4038>
   15664:	ldr	r1, [r4, #64]	; 0x40
   15668:	mov	r0, r7
   1566c:	bl	1e5a4 <__printf_chk@plt+0xd138>
   15670:	ldr	r1, [r4, #348]	; 0x15c
   15674:	ldr	lr, [sp, #80]	; 0x50
   15678:	ldr	r2, [r4, #336]	; 0x150
   1567c:	ldrb	ip, [sp, #15]
   15680:	str	r0, [r4, #364]	; 0x16c
   15684:	ldr	r3, [r5, #8]
   15688:	sub	r3, r3, r1
   1568c:	str	r3, [r4, #352]	; 0x160
   15690:	ldr	r3, [r5, #8]
   15694:	ldr	r1, [r4, #368]	; 0x170
   15698:	add	r3, lr, r3
   1569c:	add	r3, r3, r1
   156a0:	add	r1, r4, r2
   156a4:	add	r2, r2, #2
   156a8:	str	r3, [r4, #348]	; 0x15c
   156ac:	strb	r0, [r1, #80]	; 0x50
   156b0:	str	r2, [r4, #336]	; 0x150
   156b4:	strb	ip, [r1, #81]	; 0x51
   156b8:	ldr	r3, [r4, #356]	; 0x164
   156bc:	add	r3, r3, #1
   156c0:	str	r3, [r4, #356]	; 0x164
   156c4:	b	152f0 <__printf_chk@plt+0x3e84>
   156c8:	andeq	fp, r3, r0, ror #26
   156cc:	andeq	pc, r3, r0, asr #25
   156d0:	andeq	r6, r2, ip, lsr #30
   156d4:	ldr	r3, [r0, #336]	; 0x150
   156d8:	push	{r4, lr}
   156dc:	cmp	r3, #0
   156e0:	mov	r4, r0
   156e4:	beq	156ec <__printf_chk@plt+0x4280>
   156e8:	bl	14fd0 <__printf_chk@plt+0x3b64>
   156ec:	mvn	r3, #0
   156f0:	str	r3, [r4, #444]	; 0x1bc
   156f4:	str	r3, [r4, #448]	; 0x1c0
   156f8:	pop	{r4, pc}
   156fc:	push	{r4, lr}
   15700:	mov	r4, r0
   15704:	ldr	r3, [r0, #336]	; 0x150
   15708:	cmp	r3, #0
   1570c:	beq	15714 <__printf_chk@plt+0x42a8>
   15710:	bl	14fd0 <__printf_chk@plt+0x3b64>
   15714:	mov	r2, #0
   15718:	ldr	r1, [pc, #60]	; 1575c <__printf_chk@plt+0x42f0>
   1571c:	mov	r0, r4
   15720:	bl	14d3c <__printf_chk@plt+0x38d0>
   15724:	ldr	r1, [pc, #52]	; 15760 <__printf_chk@plt+0x42f4>
   15728:	add	r0, r4, #40	; 0x28
   1572c:	bl	12cd0 <__printf_chk@plt+0x1864>
   15730:	ldr	r3, [r4, #1512]	; 0x5e8
   15734:	cmp	r3, #0
   15738:	popeq	{r4, pc}
   1573c:	ldr	r3, [pc, #32]	; 15764 <__printf_chk@plt+0x42f8>
   15740:	ldr	r0, [pc, #32]	; 15768 <__printf_chk@plt+0x42fc>
   15744:	mov	r2, r3
   15748:	mov	r1, r3
   1574c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15750:	mov	r3, #0
   15754:	str	r3, [r4, #1512]	; 0x5e8
   15758:	pop	{r4, pc}
   1575c:	andeq	pc, r3, r0, lsr #3
   15760:	andeq	r6, r2, r8, asr #30
   15764:	andeq	pc, r3, r0, asr #25
   15768:	andeq	r6, r2, ip, asr #30
   1576c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15770:	cmp	r3, #112	; 0x70
   15774:	ldr	r5, [pc, #504]	; 15974 <__printf_chk@plt+0x4508>
   15778:	sub	sp, sp, #28
   1577c:	ldr	r3, [r5]
   15780:	str	r3, [sp, #20]
   15784:	bne	15890 <__printf_chk@plt+0x4424>
   15788:	ldrb	r3, [r1]
   1578c:	mov	r6, r0
   15790:	mov	r7, r2
   15794:	cmp	r3, #10
   15798:	cmpne	r3, #32
   1579c:	bne	157b0 <__printf_chk@plt+0x4344>
   157a0:	ldrb	r3, [r1, #1]!
   157a4:	cmp	r3, #32
   157a8:	cmpne	r3, #10
   157ac:	beq	157a0 <__printf_chk@plt+0x4334>
   157b0:	cmp	r3, #58	; 0x3a
   157b4:	cmpne	r3, #0
   157b8:	beq	158a8 <__printf_chk@plt+0x443c>
   157bc:	mov	r4, r1
   157c0:	ldrb	r3, [r4, #1]!
   157c4:	cmp	r3, #58	; 0x3a
   157c8:	cmpne	r3, #0
   157cc:	beq	158cc <__printf_chk@plt+0x4460>
   157d0:	cmp	r3, #32
   157d4:	cmpne	r3, #10
   157d8:	bne	157c0 <__printf_chk@plt+0x4354>
   157dc:	sub	r2, r4, r1
   157e0:	mov	r0, r1
   157e4:	ldr	r1, [pc, #396]	; 15978 <__printf_chk@plt+0x450c>
   157e8:	bl	11184 <strncmp@plt>
   157ec:	cmp	r0, #0
   157f0:	bne	158b4 <__printf_chk@plt+0x4448>
   157f4:	ldrb	r3, [r4, #1]
   157f8:	add	r4, r4, #1
   157fc:	cmp	r3, #32
   15800:	cmpne	r3, #10
   15804:	bne	15818 <__printf_chk@plt+0x43ac>
   15808:	ldrb	r3, [r4, #1]!
   1580c:	cmp	r3, #32
   15810:	cmpne	r3, #10
   15814:	beq	15808 <__printf_chk@plt+0x439c>
   15818:	tst	r3, #223	; 0xdf
   1581c:	beq	15934 <__printf_chk@plt+0x44c8>
   15820:	mov	r8, r4
   15824:	ldrb	r3, [r8, #1]!
   15828:	and	r2, r3, #223	; 0xdf
   1582c:	cmp	r2, #0
   15830:	cmpne	r3, #10
   15834:	bne	15824 <__printf_chk@plt+0x43b8>
   15838:	ldr	sl, [pc, #316]	; 1597c <__printf_chk@plt+0x4510>
   1583c:	ldr	r1, [pc, #316]	; 15980 <__printf_chk@plt+0x4514>
   15840:	sub	fp, r8, r4
   15844:	mov	r9, #0
   15848:	b	15850 <__printf_chk@plt+0x43e4>
   1584c:	ldr	r1, [sl, #12]!
   15850:	mov	r2, fp
   15854:	mov	r0, r4
   15858:	bl	11184 <strncmp@plt>
   1585c:	cmp	r0, #0
   15860:	beq	158d8 <__printf_chk@plt+0x446c>
   15864:	add	r9, r9, #1
   15868:	cmp	r9, #7
   1586c:	bne	1584c <__printf_chk@plt+0x43e0>
   15870:	mov	r1, r4
   15874:	mov	r0, sp
   15878:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1587c:	ldr	r3, [pc, #256]	; 15984 <__printf_chk@plt+0x4518>
   15880:	mov	r1, sp
   15884:	mov	r2, r3
   15888:	ldr	r0, [pc, #248]	; 15988 <__printf_chk@plt+0x451c>
   1588c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15890:	ldr	r2, [sp, #20]
   15894:	ldr	r3, [r5]
   15898:	cmp	r2, r3
   1589c:	bne	15968 <__printf_chk@plt+0x44fc>
   158a0:	add	sp, sp, #28
   158a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158a8:	cmp	r3, #0
   158ac:	movne	r4, r1
   158b0:	bne	157f4 <__printf_chk@plt+0x4388>
   158b4:	ldr	r3, [pc, #200]	; 15984 <__printf_chk@plt+0x4518>
   158b8:	ldr	r0, [pc, #204]	; 1598c <__printf_chk@plt+0x4520>
   158bc:	mov	r2, r3
   158c0:	mov	r1, r3
   158c4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   158c8:	b	15890 <__printf_chk@plt+0x4424>
   158cc:	cmp	r3, #0
   158d0:	beq	158b4 <__printf_chk@plt+0x4448>
   158d4:	b	157dc <__printf_chk@plt+0x4370>
   158d8:	ldr	r3, [r6, #336]	; 0x150
   158dc:	cmp	r3, #0
   158e0:	beq	158ec <__printf_chk@plt+0x4480>
   158e4:	mov	r0, r6
   158e8:	bl	14fd0 <__printf_chk@plt+0x3b64>
   158ec:	ldr	r1, [r7, #24]
   158f0:	add	r0, r6, #392	; 0x188
   158f4:	bl	1c244 <__printf_chk@plt+0xadd8>
   158f8:	cmp	r0, #0
   158fc:	bne	15954 <__printf_chk@plt+0x44e8>
   15900:	ldr	r3, [pc, #136]	; 15990 <__printf_chk@plt+0x4524>
   15904:	add	r9, r9, r9, lsl #1
   15908:	mov	r2, r7
   1590c:	add	r9, r3, r9, lsl #2
   15910:	mov	r1, r8
   15914:	ldr	r3, [r9, #108]	; 0x6c
   15918:	ldr	r4, [r9, #104]	; 0x68
   1591c:	tst	r3, #1
   15920:	add	r0, r6, r3, asr #1
   15924:	ldrne	r3, [r6, r3, asr #1]
   15928:	ldrne	r4, [r3, r4]
   1592c:	blx	r4
   15930:	b	15890 <__printf_chk@plt+0x4424>
   15934:	cmp	r3, #0
   15938:	bne	1596c <__printf_chk@plt+0x4500>
   1593c:	ldr	r3, [pc, #64]	; 15984 <__printf_chk@plt+0x4518>
   15940:	ldr	r0, [pc, #76]	; 15994 <__printf_chk@plt+0x4528>
   15944:	mov	r2, r3
   15948:	mov	r1, r3
   1594c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15950:	b	15890 <__printf_chk@plt+0x4424>
   15954:	mov	r2, #0
   15958:	ldr	r1, [r7, #24]
   1595c:	mov	r0, r6
   15960:	bl	14d3c <__printf_chk@plt+0x38d0>
   15964:	b	15900 <__printf_chk@plt+0x4494>
   15968:	bl	11250 <__stack_chk_fail@plt>
   1596c:	mov	r8, r4
   15970:	b	15838 <__printf_chk@plt+0x43cc>
   15974:	andeq	fp, r3, r0, ror #26
   15978:	andeq	r6, r2, r0, ror pc
   1597c:	andeq	r6, r2, r8, asr #12
   15980:	andeq	r6, r2, r8, ror #30
   15984:	andeq	pc, r3, r0, asr #25
   15988:			; <UNDEFINED> instruction: 0x00026fb0
   1598c:	andeq	r6, r2, r4, ror pc
   15990:	andeq	r6, r2, r4, ror #11
   15994:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   15998:	ldr	r3, [r0, #336]	; 0x150
   1599c:	cmp	r3, #0
   159a0:	bxeq	lr
   159a4:	b	14fd0 <__printf_chk@plt+0x3b64>
   159a8:	push	{r4, r5, r6, lr}
   159ac:	mov	r5, r1
   159b0:	ldr	r1, [r0, #456]	; 0x1c8
   159b4:	mov	r4, r0
   159b8:	cmp	r1, #0
   159bc:	blt	15a18 <__printf_chk@plt+0x45ac>
   159c0:	ldr	r3, [r0, #460]	; 0x1cc
   159c4:	cmp	r1, r3
   159c8:	bne	159f4 <__printf_chk@plt+0x4588>
   159cc:	ldr	r1, [r5, #24]
   159d0:	add	r0, r4, #392	; 0x188
   159d4:	bl	1c244 <__printf_chk@plt+0xadd8>
   159d8:	cmp	r0, #0
   159dc:	popeq	{r4, r5, r6, pc}
   159e0:	ldr	r1, [r5, #24]
   159e4:	mov	r0, r4
   159e8:	mov	r2, #0
   159ec:	pop	{r4, r5, r6, lr}
   159f0:	b	14d3c <__printf_chk@plt+0x38d0>
   159f4:	add	r0, r0, #40	; 0x28
   159f8:	bl	12af4 <__printf_chk@plt+0x1688>
   159fc:	ldr	r1, [pc, #132]	; 15a88 <__printf_chk@plt+0x461c>
   15a00:	bl	12cd0 <__printf_chk@plt+0x1864>
   15a04:	ldr	r2, [r4, #456]	; 0x1c8
   15a08:	mvn	r3, #0
   15a0c:	str	r2, [r4, #460]	; 0x1cc
   15a10:	str	r3, [r4, #452]	; 0x1c4
   15a14:	b	159cc <__printf_chk@plt+0x4560>
   15a18:	ldr	r6, [r5, #4]
   15a1c:	ldr	r3, [r0, #452]	; 0x1c4
   15a20:	cmp	r3, r6
   15a24:	beq	159cc <__printf_chk@plt+0x4560>
   15a28:	ldr	r2, [pc, #92]	; 15a8c <__printf_chk@plt+0x4620>
   15a2c:	ldr	r3, [pc, #92]	; 15a90 <__printf_chk@plt+0x4624>
   15a30:	ldr	r1, [r2]
   15a34:	ldr	r0, [r3]
   15a38:	add	r1, r1, r1, lsl #3
   15a3c:	lsl	r1, r1, #3
   15a40:	bl	112f8 <__aeabi_idiv@plt>
   15a44:	ldr	r3, [pc, #72]	; 15a94 <__printf_chk@plt+0x4628>
   15a48:	ldr	r1, [pc, #72]	; 15a98 <__printf_chk@plt+0x462c>
   15a4c:	ldr	r3, [r3]
   15a50:	mul	r3, r3, r0
   15a54:	add	r0, r4, #40	; 0x28
   15a58:	mul	r6, r6, r3
   15a5c:	smull	r3, r1, r1, r6
   15a60:	asr	r6, r6, #31
   15a64:	rsb	r1, r6, r1, asr #6
   15a68:	bl	12af4 <__printf_chk@plt+0x1688>
   15a6c:	ldr	r1, [pc, #20]	; 15a88 <__printf_chk@plt+0x461c>
   15a70:	bl	12cd0 <__printf_chk@plt+0x1864>
   15a74:	ldr	r2, [r5, #4]
   15a78:	mvn	r3, #0
   15a7c:	str	r2, [r4, #452]	; 0x1c4
   15a80:	str	r3, [r4, #460]	; 0x1cc
   15a84:	b	159cc <__printf_chk@plt+0x4560>
   15a88:	ldrdeq	r6, [r2], -r0
   15a8c:	andeq	ip, r3, r0, asr r1
   15a90:	andeq	pc, r3, r4, lsr #26
   15a94:	andeq	ip, r3, r8
   15a98:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   15a9c:	push	{r4, r5, r6, lr}
   15aa0:	mov	r5, r1
   15aa4:	mov	r4, r0
   15aa8:	ldr	r1, [r1, #28]
   15aac:	add	r0, r0, #392	; 0x188
   15ab0:	bl	1c16c <__printf_chk@plt+0xad00>
   15ab4:	cmp	r0, #0
   15ab8:	beq	15acc <__printf_chk@plt+0x4660>
   15abc:	add	r0, r4, #40	; 0x28
   15ac0:	ldr	r1, [pc, #24]	; 15ae0 <__printf_chk@plt+0x4674>
   15ac4:	pop	{r4, r5, r6, lr}
   15ac8:	b	12cd0 <__printf_chk@plt+0x1864>
   15acc:	ldr	r1, [r5, #28]
   15ad0:	mov	r0, r4
   15ad4:	mov	r2, #1
   15ad8:	pop	{r4, r5, r6, lr}
   15adc:	b	14d3c <__printf_chk@plt+0x38d0>
   15ae0:	ldrdeq	r6, [r2], -r4
   15ae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ae8:	vpush	{d8-d9}
   15aec:	ldr	r5, [pc, #1932]	; 16280 <__printf_chk@plt+0x4e14>
   15af0:	ldr	lr, [r0, #1512]	; 0x5e8
   15af4:	sub	sp, sp, #60	; 0x3c
   15af8:	ldr	ip, [r5]
   15afc:	cmp	lr, #0
   15b00:	str	ip, [sp, #52]	; 0x34
   15b04:	ldr	r7, [sp, #112]	; 0x70
   15b08:	bgt	15c58 <__printf_chk@plt+0x47ec>
   15b0c:	mov	r6, r2
   15b10:	ldr	r2, [r0, #336]	; 0x150
   15b14:	mov	r4, r0
   15b18:	cmp	r2, #0
   15b1c:	mov	r8, r1
   15b20:	mov	fp, r3
   15b24:	beq	15b2c <__printf_chk@plt+0x46c0>
   15b28:	bl	14fd0 <__printf_chk@plt+0x3b64>
   15b2c:	sub	r2, r8, #67	; 0x43
   15b30:	cmp	r2, #59	; 0x3b
   15b34:	ldrls	pc, [pc, r2, lsl #2]
   15b38:	b	15e34 <__printf_chk@plt+0x49c8>
   15b3c:	andeq	r5, r1, ip, lsl sp
   15b40:	andeq	r5, r1, r4, lsr lr
   15b44:	andeq	r5, r1, r4, ror #27
   15b48:	andeq	r5, r1, r4, lsr lr
   15b4c:	andeq	r5, r1, r4, lsr lr
   15b50:	andeq	r5, r1, r4, lsr lr
   15b54:	andeq	r5, r1, r4, lsr lr
   15b58:	andeq	r5, r1, r4, lsr lr
   15b5c:	andeq	r5, r1, r4, lsr lr
   15b60:	andeq	r5, r1, r4, lsr lr
   15b64:	andeq	r5, r1, r4, lsr lr
   15b68:	andeq	r5, r1, r4, lsr lr
   15b6c:	andeq	r5, r1, r4, lsr lr
   15b70:	andeq	r5, r1, ip, ror #27
   15b74:	andeq	r5, r1, r4, lsr lr
   15b78:	andeq	r5, r1, r4, lsr lr
   15b7c:	andeq	r5, r1, r4, lsr lr
   15b80:	andeq	r5, r1, r4, lsr lr
   15b84:	andeq	r5, r1, r4, lsr lr
   15b88:	andeq	r5, r1, r4, lsr lr
   15b8c:	andeq	r5, r1, r4, lsr lr
   15b90:	andeq	r5, r1, r4, lsr lr
   15b94:	andeq	r5, r1, r4, lsr lr
   15b98:	andeq	r5, r1, r4, lsr lr
   15b9c:	andeq	r5, r1, r4, lsr lr
   15ba0:	andeq	r5, r1, r4, lsr lr
   15ba4:	andeq	r5, r1, r4, lsr lr
   15ba8:	andeq	r5, r1, r4, lsr lr
   15bac:	andeq	r5, r1, r4, lsr lr
   15bb0:	andeq	r5, r1, r4, lsr lr
   15bb4:	strdeq	r5, [r1], -r4
   15bb8:	andeq	r5, r1, r4, lsr lr
   15bbc:	andeq	r5, r1, r4, lsl lr
   15bc0:	andeq	r5, r1, r4, lsr lr
   15bc4:	andeq	r5, r1, ip, lsr #24
   15bc8:	andeq	r5, r1, r4, lsr lr
   15bcc:	andeq	r5, r1, r4, lsr lr
   15bd0:	andeq	r5, r1, r4, lsr lr
   15bd4:	andeq	r5, r1, r4, lsr lr
   15bd8:	andeq	r5, r1, r4, lsr lr
   15bdc:	andeq	r5, r1, r4, lsr lr
   15be0:	muleq	r1, ip, sp
   15be4:	andeq	r5, r1, r4, lsr lr
   15be8:	andeq	r5, r1, r4, lsr lr
   15bec:	andeq	r5, r1, r4, lsr lr
   15bf0:	andeq	r5, r1, r4, ror ip
   15bf4:	andeq	r5, r1, r4, lsr lr
   15bf8:	andeq	r5, r1, r4, lsr lr
   15bfc:	andeq	r5, r1, r4, lsr lr
   15c00:			; <UNDEFINED> instruction: 0x00015dbc
   15c04:	andeq	r5, r1, r4, lsr lr
   15c08:	andeq	r5, r1, r4, lsr lr
   15c0c:	andeq	r5, r1, r4, lsr lr
   15c10:	andeq	r5, r1, r4, lsr lr
   15c14:	andeq	r5, r1, r4, lsr lr
   15c18:	andeq	r5, r1, r4, lsr lr
   15c1c:	andeq	r5, r1, r4, lsr lr
   15c20:	andeq	r5, r1, r4, lsr lr
   15c24:	andeq	r5, r1, r4, lsr lr
   15c28:	andeq	r5, r1, r4, ror sp
   15c2c:	mov	r8, #0
   15c30:	cmp	fp, #2
   15c34:	beq	16024 <__printf_chk@plt+0x4bb8>
   15c38:	ldr	r3, [pc, #1604]	; 16284 <__printf_chk@plt+0x4e18>
   15c3c:	ldr	r0, [pc, #1604]	; 16288 <__printf_chk@plt+0x4e1c>
   15c40:	mov	r2, r3
   15c44:	mov	r1, r3
   15c48:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15c4c:	mvn	r3, #0
   15c50:	str	r3, [r4, #448]	; 0x1c0
   15c54:	str	r3, [r4, #444]	; 0x1bc
   15c58:	ldr	r2, [sp, #52]	; 0x34
   15c5c:	ldr	r3, [r5]
   15c60:	cmp	r2, r3
   15c64:	bne	16258 <__printf_chk@plt+0x4dec>
   15c68:	add	sp, sp, #60	; 0x3c
   15c6c:	vpop	{d8-d9}
   15c70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c74:	mov	r9, #0
   15c78:	tst	fp, #1
   15c7c:	bne	16084 <__printf_chk@plt+0x4c18>
   15c80:	cmp	fp, #0
   15c84:	beq	15e58 <__printf_chk@plt+0x49ec>
   15c88:	add	r8, r4, #40	; 0x28
   15c8c:	ldr	r1, [r7, #8]
   15c90:	mov	r0, r8
   15c94:	bl	12af4 <__printf_chk@plt+0x1688>
   15c98:	ldr	r1, [r7, #12]
   15c9c:	bl	12af4 <__printf_chk@plt+0x1688>
   15ca0:	ldr	r1, [pc, #1508]	; 1628c <__printf_chk@plt+0x4e20>
   15ca4:	bl	12cd0 <__printf_chk@plt+0x1864>
   15ca8:	cmp	fp, #0
   15cac:	ble	15cec <__printf_chk@plt+0x4880>
   15cb0:	sub	r3, fp, #1
   15cb4:	add	sl, r6, #8
   15cb8:	lsr	r3, r3, #1
   15cbc:	ldr	fp, [pc, #1484]	; 16290 <__printf_chk@plt+0x4e24>
   15cc0:	add	sl, sl, r3, lsl #3
   15cc4:	ldr	r1, [r6]
   15cc8:	mov	r0, r8
   15ccc:	bl	12af4 <__printf_chk@plt+0x1688>
   15cd0:	ldr	r1, [r6, #4]
   15cd4:	bl	12af4 <__printf_chk@plt+0x1688>
   15cd8:	add	r6, r6, #8
   15cdc:	mov	r1, fp
   15ce0:	bl	12cd0 <__printf_chk@plt+0x1864>
   15ce4:	cmp	r6, sl
   15ce8:	bne	15cc4 <__printf_chk@plt+0x4858>
   15cec:	ldr	r1, [pc, #1440]	; 16294 <__printf_chk@plt+0x4e28>
   15cf0:	mov	r0, r8
   15cf4:	bl	12cd0 <__printf_chk@plt+0x1864>
   15cf8:	cmp	r9, #0
   15cfc:	bne	15d64 <__printf_chk@plt+0x48f8>
   15d00:	mov	r1, r7
   15d04:	mov	r0, r4
   15d08:	bl	159a8 <__printf_chk@plt+0x453c>
   15d0c:	mov	r0, r8
   15d10:	ldr	r1, [pc, #1408]	; 16298 <__printf_chk@plt+0x4e2c>
   15d14:	bl	12cd0 <__printf_chk@plt+0x1864>
   15d18:	b	15c4c <__printf_chk@plt+0x47e0>
   15d1c:	cmp	fp, #1
   15d20:	beq	15d2c <__printf_chk@plt+0x48c0>
   15d24:	cmp	fp, #2
   15d28:	bne	15e1c <__printf_chk@plt+0x49b0>
   15d2c:	ldr	r3, [r6]
   15d30:	ldr	r1, [r7, #8]
   15d34:	add	r0, r4, #40	; 0x28
   15d38:	add	r3, r3, r3, lsr #31
   15d3c:	add	r1, r1, r3, asr #1
   15d40:	bl	12af4 <__printf_chk@plt+0x1688>
   15d44:	ldr	r1, [r7, #12]
   15d48:	bl	12af4 <__printf_chk@plt+0x1688>
   15d4c:	ldr	r1, [r6]
   15d50:	add	r1, r1, r1, lsr #31
   15d54:	asr	r1, r1, #1
   15d58:	bl	12af4 <__printf_chk@plt+0x1688>
   15d5c:	ldr	r1, [pc, #1336]	; 1629c <__printf_chk@plt+0x4e30>
   15d60:	bl	12cd0 <__printf_chk@plt+0x1864>
   15d64:	mov	r1, r7
   15d68:	mov	r0, r4
   15d6c:	bl	15a9c <__printf_chk@plt+0x4630>
   15d70:	b	15c4c <__printf_chk@plt+0x47e0>
   15d74:	tst	fp, #1
   15d78:	bne	1600c <__printf_chk@plt+0x4ba0>
   15d7c:	cmp	fp, #0
   15d80:	bne	1609c <__printf_chk@plt+0x4c30>
   15d84:	ldr	r3, [pc, #1272]	; 16284 <__printf_chk@plt+0x4e18>
   15d88:	ldr	r0, [pc, #1296]	; 162a0 <__printf_chk@plt+0x4e34>
   15d8c:	mov	r2, r3
   15d90:	mov	r1, r3
   15d94:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15d98:	b	15c4c <__printf_chk@plt+0x47e0>
   15d9c:	cmp	fp, #2
   15da0:	beq	15eb0 <__printf_chk@plt+0x4a44>
   15da4:	ldr	r3, [pc, #1240]	; 16284 <__printf_chk@plt+0x4e18>
   15da8:	ldr	r0, [pc, #1268]	; 162a4 <__printf_chk@plt+0x4e38>
   15dac:	mov	r2, r3
   15db0:	mov	r1, r3
   15db4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15db8:	b	15c4c <__printf_chk@plt+0x47e0>
   15dbc:	cmp	fp, #0
   15dc0:	mvneq	r3, #0
   15dc4:	streq	r3, [r4, #456]	; 0x1c8
   15dc8:	beq	15c4c <__printf_chk@plt+0x47e0>
   15dcc:	sub	r3, fp, #1
   15dd0:	cmp	r3, #1
   15dd4:	bhi	16210 <__printf_chk@plt+0x4da4>
   15dd8:	ldr	r3, [r6]
   15ddc:	str	r3, [r4, #456]	; 0x1c8
   15de0:	b	15c4c <__printf_chk@plt+0x47e0>
   15de4:	mov	r8, #1
   15de8:	b	15c30 <__printf_chk@plt+0x47c4>
   15dec:	mov	r9, #1
   15df0:	b	15c78 <__printf_chk@plt+0x480c>
   15df4:	cmp	fp, #4
   15df8:	beq	15efc <__printf_chk@plt+0x4a90>
   15dfc:	ldr	r3, [pc, #1152]	; 16284 <__printf_chk@plt+0x4e18>
   15e00:	ldr	r0, [pc, #1184]	; 162a8 <__printf_chk@plt+0x4e3c>
   15e04:	mov	r2, r3
   15e08:	mov	r1, r3
   15e0c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15e10:	b	15c4c <__printf_chk@plt+0x47e0>
   15e14:	cmp	fp, #1
   15e18:	beq	15e70 <__printf_chk@plt+0x4a04>
   15e1c:	ldr	r3, [pc, #1120]	; 16284 <__printf_chk@plt+0x4e18>
   15e20:	ldr	r0, [pc, #1156]	; 162ac <__printf_chk@plt+0x4e40>
   15e24:	mov	r2, r3
   15e28:	mov	r1, r3
   15e2c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15e30:	b	15c4c <__printf_chk@plt+0x47e0>
   15e34:	uxtb	r1, r8
   15e38:	add	r0, sp, #16
   15e3c:	bl	1d028 <__printf_chk@plt+0xbbbc>
   15e40:	ldr	r3, [pc, #1084]	; 16284 <__printf_chk@plt+0x4e18>
   15e44:	add	r1, sp, #16
   15e48:	mov	r2, r3
   15e4c:	ldr	r0, [pc, #1116]	; 162b0 <__printf_chk@plt+0x4e44>
   15e50:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15e54:	b	15c4c <__printf_chk@plt+0x47e0>
   15e58:	ldr	r3, [pc, #1060]	; 16284 <__printf_chk@plt+0x4e18>
   15e5c:	ldr	r0, [pc, #1104]	; 162b4 <__printf_chk@plt+0x4e48>
   15e60:	mov	r2, r3
   15e64:	mov	r1, r3
   15e68:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   15e6c:	b	15c4c <__printf_chk@plt+0x47e0>
   15e70:	ldr	r3, [r6]
   15e74:	ldr	r1, [r7, #8]
   15e78:	add	r8, r4, #40	; 0x28
   15e7c:	add	r3, r3, r3, lsr #31
   15e80:	mov	r0, r8
   15e84:	add	r1, r1, r3, asr #1
   15e88:	bl	12af4 <__printf_chk@plt+0x1688>
   15e8c:	ldr	r1, [r7, #12]
   15e90:	bl	12af4 <__printf_chk@plt+0x1688>
   15e94:	ldr	r1, [r6]
   15e98:	add	r1, r1, r1, lsr #31
   15e9c:	asr	r1, r1, #1
   15ea0:	bl	12af4 <__printf_chk@plt+0x1688>
   15ea4:	ldr	r1, [pc, #1008]	; 1629c <__printf_chk@plt+0x4e30>
   15ea8:	bl	12cd0 <__printf_chk@plt+0x1864>
   15eac:	b	15d00 <__printf_chk@plt+0x4894>
   15eb0:	mov	r1, r7
   15eb4:	mov	r0, r4
   15eb8:	bl	159a8 <__printf_chk@plt+0x453c>
   15ebc:	ldr	r3, [r7, #8]
   15ec0:	ldr	r1, [r6]
   15ec4:	add	r0, r4, #40	; 0x28
   15ec8:	add	r1, r1, r3
   15ecc:	bl	12af4 <__printf_chk@plt+0x1688>
   15ed0:	ldr	r1, [r6, #4]
   15ed4:	ldr	r3, [r7, #12]
   15ed8:	add	r1, r3, r1
   15edc:	bl	12af4 <__printf_chk@plt+0x1688>
   15ee0:	ldr	r1, [r7, #8]
   15ee4:	bl	12af4 <__printf_chk@plt+0x1688>
   15ee8:	ldr	r1, [r7, #12]
   15eec:	bl	12af4 <__printf_chk@plt+0x1688>
   15ef0:	ldr	r1, [pc, #960]	; 162b8 <__printf_chk@plt+0x4e4c>
   15ef4:	bl	12cd0 <__printf_chk@plt+0x1864>
   15ef8:	b	15c4c <__printf_chk@plt+0x47e0>
   15efc:	mov	r1, r7
   15f00:	mov	r0, r4
   15f04:	bl	159a8 <__printf_chk@plt+0x453c>
   15f08:	add	r1, sp, #32
   15f0c:	mov	r0, r6
   15f10:	bl	20778 <__printf_chk@plt+0xf30c>
   15f14:	add	r3, r4, #40	; 0x28
   15f18:	cmp	r0, #0
   15f1c:	beq	16228 <__printf_chk@plt+0x4dbc>
   15f20:	vldr	d7, [sp, #32]
   15f24:	ldr	r2, [r7, #8]
   15f28:	mov	r0, r3
   15f2c:	vcvt.s32.f64	s15, d7
   15f30:	vmov	r1, s15
   15f34:	add	r1, r1, r2
   15f38:	bl	12af4 <__printf_chk@plt+0x1688>
   15f3c:	vldr	d7, [sp, #40]	; 0x28
   15f40:	ldr	r1, [r7, #12]
   15f44:	vcvt.s32.f64	s14, d7
   15f48:	vmov	r3, s14
   15f4c:	add	r1, r3, r1
   15f50:	bl	12af4 <__printf_chk@plt+0x1688>
   15f54:	vldr	d0, [sp, #40]	; 0x28
   15f58:	vldr	d7, [sp, #32]
   15f5c:	vmul.f64	d0, d0, d0
   15f60:	vmla.f64	d0, d7, d7
   15f64:	vcmp.f64	d0, #0.0
   15f68:	vsqrt.f64	d8, d0
   15f6c:	vmrs	APSR_nzcv, fpscr
   15f70:	bmi	1625c <__printf_chk@plt+0x4df0>
   15f74:	vcvt.s32.f64	s15, d8
   15f78:	vldr	d8, [pc, #752]	; 16270 <__printf_chk@plt+0x4e04>
   15f7c:	vldr	d9, [pc, #756]	; 16278 <__printf_chk@plt+0x4e0c>
   15f80:	vmov	r1, s15
   15f84:	bl	12af4 <__printf_chk@plt+0x1688>
   15f88:	vldr	d1, [sp, #32]
   15f8c:	vldr	d0, [sp, #40]	; 0x28
   15f90:	vneg.f64	d1, d1
   15f94:	vneg.f64	d0, d0
   15f98:	mov	r7, r0
   15f9c:	bl	1128c <atan2@plt>
   15fa0:	mov	r0, r7
   15fa4:	vmul.f64	d0, d0, d8
   15fa8:	vdiv.f64	d0, d0, d9
   15fac:	bl	12bac <__printf_chk@plt+0x1740>
   15fb0:	ldr	r2, [r6]
   15fb4:	ldr	r1, [r6, #12]
   15fb8:	ldr	r3, [r6, #4]
   15fbc:	vldr	d1, [sp, #32]
   15fc0:	add	r3, r3, r1
   15fc4:	vldr	d0, [sp, #40]	; 0x28
   15fc8:	mov	r7, r0
   15fcc:	ldr	r0, [r6, #8]
   15fd0:	add	r2, r2, r0
   15fd4:	vmov	s15, r2
   15fd8:	vcvt.f64.s32	d6, s15
   15fdc:	vmov	s15, r3
   15fe0:	vcvt.f64.s32	d7, s15
   15fe4:	vsub.f64	d1, d6, d1
   15fe8:	vsub.f64	d0, d7, d0
   15fec:	bl	1128c <atan2@plt>
   15ff0:	mov	r0, r7
   15ff4:	vmul.f64	d0, d0, d8
   15ff8:	vdiv.f64	d0, d0, d9
   15ffc:	bl	12bac <__printf_chk@plt+0x1740>
   16000:	ldr	r1, [pc, #692]	; 162bc <__printf_chk@plt+0x4e50>
   16004:	bl	12cd0 <__printf_chk@plt+0x1864>
   16008:	b	15c4c <__printf_chk@plt+0x47e0>
   1600c:	ldr	r3, [pc, #624]	; 16284 <__printf_chk@plt+0x4e18>
   16010:	ldr	r0, [pc, #680]	; 162c0 <__printf_chk@plt+0x4e54>
   16014:	mov	r2, r3
   16018:	mov	r1, r3
   1601c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16020:	b	15c4c <__printf_chk@plt+0x47e0>
   16024:	add	r9, r4, #40	; 0x28
   16028:	ldr	r1, [r6]
   1602c:	mov	r0, r9
   16030:	bl	12af4 <__printf_chk@plt+0x1688>
   16034:	ldr	r1, [r6, #4]
   16038:	bl	12af4 <__printf_chk@plt+0x1688>
   1603c:	ldr	r3, [r6]
   16040:	ldr	r1, [r7, #8]
   16044:	add	r3, r3, r3, lsr #31
   16048:	add	r1, r1, r3, asr #1
   1604c:	bl	12af4 <__printf_chk@plt+0x1688>
   16050:	ldr	r1, [r7, #12]
   16054:	bl	12af4 <__printf_chk@plt+0x1688>
   16058:	ldr	r1, [pc, #612]	; 162c4 <__printf_chk@plt+0x4e58>
   1605c:	bl	12cd0 <__printf_chk@plt+0x1864>
   16060:	cmp	r8, #0
   16064:	bne	15d64 <__printf_chk@plt+0x48f8>
   16068:	mov	r1, r7
   1606c:	mov	r0, r4
   16070:	bl	159a8 <__printf_chk@plt+0x453c>
   16074:	mov	r0, r9
   16078:	ldr	r1, [pc, #536]	; 16298 <__printf_chk@plt+0x4e2c>
   1607c:	bl	12cd0 <__printf_chk@plt+0x1864>
   16080:	b	15c4c <__printf_chk@plt+0x47e0>
   16084:	ldr	r3, [pc, #504]	; 16284 <__printf_chk@plt+0x4e18>
   16088:	ldr	r0, [pc, #568]	; 162c8 <__printf_chk@plt+0x4e5c>
   1608c:	mov	r2, r3
   16090:	mov	r1, r3
   16094:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16098:	b	15c4c <__printf_chk@plt+0x47e0>
   1609c:	add	r3, r4, #40	; 0x28
   160a0:	mov	r0, r3
   160a4:	ldr	r1, [r7, #8]
   160a8:	mov	r8, r3
   160ac:	str	r3, [sp, #4]
   160b0:	bl	12af4 <__printf_chk@plt+0x1688>
   160b4:	ldr	r1, [r7, #12]
   160b8:	bl	12af4 <__printf_chk@plt+0x1688>
   160bc:	ldr	r1, [pc, #456]	; 1628c <__printf_chk@plt+0x4e20>
   160c0:	bl	12cd0 <__printf_chk@plt+0x1864>
   160c4:	ldr	r1, [r6]
   160c8:	mov	r0, r8
   160cc:	add	r1, r1, r1, lsr #31
   160d0:	asr	r1, r1, #1
   160d4:	bl	12af4 <__printf_chk@plt+0x1688>
   160d8:	ldr	r1, [r6, #4]
   160dc:	add	r1, r1, r1, lsr #31
   160e0:	asr	r1, r1, #1
   160e4:	bl	12af4 <__printf_chk@plt+0x1688>
   160e8:	ldr	r1, [pc, #416]	; 16290 <__printf_chk@plt+0x4e24>
   160ec:	bl	12cd0 <__printf_chk@plt+0x1864>
   160f0:	cmp	fp, #2
   160f4:	ble	161d0 <__printf_chk@plt+0x4d64>
   160f8:	sub	r2, fp, #3
   160fc:	add	r1, r6, #8
   16100:	lsr	r2, r2, #1
   16104:	str	r4, [sp, #8]
   16108:	add	r3, r1, r2, lsl #3
   1610c:	ldr	r9, [pc, #440]	; 162cc <__printf_chk@plt+0x4e60>
   16110:	ldr	r8, [pc, #440]	; 162d0 <__printf_chk@plt+0x4e64>
   16114:	ldr	r4, [sp, #4]
   16118:	mov	sl, r3
   1611c:	str	r6, [sp, #12]
   16120:	ldr	r2, [r6]
   16124:	mov	r0, r4
   16128:	add	r6, r6, #8
   1612c:	smull	r3, r1, r9, r2
   16130:	sub	r1, r1, r2, asr #31
   16134:	bl	12af4 <__printf_chk@plt+0x1688>
   16138:	ldr	r2, [r6, #-4]
   1613c:	smull	r3, r1, r9, r2
   16140:	sub	r1, r1, r2, asr #31
   16144:	bl	12af4 <__printf_chk@plt+0x1688>
   16148:	ldr	ip, [r6]
   1614c:	ldr	r1, [r6, #-8]
   16150:	smull	r3, r2, r8, ip
   16154:	add	r1, r1, r1, lsr #31
   16158:	sub	r2, r2, ip, asr #31
   1615c:	add	r1, r2, r1, asr #1
   16160:	bl	12af4 <__printf_chk@plt+0x1688>
   16164:	ldr	ip, [r6, #4]
   16168:	ldr	r1, [r6, #-4]
   1616c:	smull	r3, r2, r8, ip
   16170:	add	r1, r1, r1, lsr #31
   16174:	sub	r2, r2, ip, asr #31
   16178:	add	r1, r2, r1, asr #1
   1617c:	bl	12af4 <__printf_chk@plt+0x1688>
   16180:	ldr	r2, [r6, #-8]
   16184:	ldr	r1, [r6]
   16188:	add	ip, r2, r2, lsr #31
   1618c:	add	r1, r1, r1, lsr #31
   16190:	sub	r2, r2, ip, asr #1
   16194:	add	r1, r2, r1, asr #1
   16198:	bl	12af4 <__printf_chk@plt+0x1688>
   1619c:	ldr	r2, [r6, #-4]
   161a0:	ldr	r1, [r6, #4]
   161a4:	add	ip, r2, r2, lsr #31
   161a8:	add	r1, r1, r1, lsr #31
   161ac:	sub	r2, r2, ip, asr #1
   161b0:	add	r1, r2, r1, asr #1
   161b4:	bl	12af4 <__printf_chk@plt+0x1688>
   161b8:	ldr	r1, [pc, #276]	; 162d4 <__printf_chk@plt+0x4e68>
   161bc:	bl	12cd0 <__printf_chk@plt+0x1864>
   161c0:	cmp	r6, sl
   161c4:	bne	16120 <__printf_chk@plt+0x4cb4>
   161c8:	ldr	r4, [sp, #8]
   161cc:	ldr	r6, [sp, #12]
   161d0:	sub	r3, fp, #-1073741822	; 0xc0000002
   161d4:	ldr	r9, [sp, #4]
   161d8:	ldr	r2, [r6, r3, lsl #2]
   161dc:	lsl	r8, r3, #2
   161e0:	mov	r0, r9
   161e4:	add	r1, r2, r2, lsr #31
   161e8:	sub	r1, r2, r1, asr #1
   161ec:	bl	12af4 <__printf_chk@plt+0x1688>
   161f0:	add	r3, r6, r8
   161f4:	ldr	r3, [r3, #4]
   161f8:	add	r1, r3, r3, lsr #31
   161fc:	sub	r1, r3, r1, asr #1
   16200:	bl	12af4 <__printf_chk@plt+0x1688>
   16204:	ldr	r1, [pc, #132]	; 16290 <__printf_chk@plt+0x4e24>
   16208:	bl	12cd0 <__printf_chk@plt+0x1864>
   1620c:	b	16068 <__printf_chk@plt+0x4bfc>
   16210:	ldr	r3, [pc, #108]	; 16284 <__printf_chk@plt+0x4e18>
   16214:	ldr	r0, [pc, #188]	; 162d8 <__printf_chk@plt+0x4e6c>
   16218:	mov	r2, r3
   1621c:	mov	r1, r3
   16220:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16224:	b	15c4c <__printf_chk@plt+0x47e0>
   16228:	ldr	r0, [r6, #8]
   1622c:	ldr	r2, [r6]
   16230:	ldr	r1, [r7, #8]
   16234:	add	r2, r2, r0
   16238:	add	r1, r2, r1
   1623c:	mov	r0, r3
   16240:	bl	12af4 <__printf_chk@plt+0x1688>
   16244:	ldr	r3, [r6, #4]
   16248:	ldr	r2, [r6, #12]
   1624c:	ldr	r1, [r7, #12]
   16250:	add	r3, r3, r2
   16254:	b	15ed8 <__printf_chk@plt+0x4a6c>
   16258:	bl	11250 <__stack_chk_fail@plt>
   1625c:	str	r0, [sp, #4]
   16260:	bl	11130 <sqrt@plt>
   16264:	ldr	r0, [sp, #4]
   16268:	b	15f74 <__printf_chk@plt+0x4b08>
   1626c:	nop			; (mov r0, r0)
   16270:	andeq	r0, r0, r0
   16274:	rsbmi	r8, r6, r0
   16278:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1627c:	strdmi	r2, [r9], -fp
   16280:	andeq	fp, r3, r0, ror #26
   16284:	andeq	pc, r3, r0, asr #25
   16288:	andeq	r7, r2, ip, lsl r0
   1628c:	muleq	r2, r4, r0
   16290:	muleq	r2, ip, r0
   16294:	muleq	r2, r8, r0
   16298:	andeq	r7, r2, r4, asr #32
   1629c:	andeq	r7, r2, ip, asr r1
   162a0:	ldrdeq	r7, [r2], -r0
   162a4:	strdeq	r6, [r2], -r8
   162a8:	andeq	r7, r2, ip, ror #1
   162ac:	ldrdeq	r6, [r2], -r8
   162b0:	andeq	r7, r2, r8, lsr r1
   162b4:	andeq	r7, r2, r8, ror r0
   162b8:	andeq	r7, r2, r8, lsl r0
   162bc:	andeq	r7, r2, ip, lsl #2
   162c0:	andeq	r7, r2, r0, lsr #1
   162c4:	andeq	r7, r2, r0, asr #32
   162c8:	andeq	r7, r2, r8, asr #32
   162cc:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   162d0:	bcs	feac0d84 <stdout@@GLIBC_2.4+0xfea83d80>
   162d4:	andeq	r7, r2, r8, ror #1
   162d8:	andeq	r7, r2, r0, lsl r1
   162dc:	ldr	r0, [pc]	; 162e4 <__printf_chk@plt+0x4e78>
   162e0:	bx	lr
   162e4:	andeq	r6, r2, r8, lsl #17
   162e8:	ldr	r3, [pc, #56]	; 16328 <__printf_chk@plt+0x4ebc>
   162ec:	vldr	d6, [r3, #8]
   162f0:	vcmp.f64	d6, #0.0
   162f4:	vmrs	APSR_nzcv, fpscr
   162f8:	bne	16300 <__printf_chk@plt+0x4e94>
   162fc:	b	121b4 <__printf_chk@plt+0xd48>
   16300:	vldr	d5, [pc, #16]	; 16318 <__printf_chk@plt+0x4eac>
   16304:	vldr	d7, [pc, #20]	; 16320 <__printf_chk@plt+0x4eb4>
   16308:	vmla.f64	d7, d6, d5
   1630c:	vcvt.s32.f64	s14, d7
   16310:	vmov	r0, s14
   16314:	bx	lr
   16318:	andeq	r0, r0, r0
   1631c:	subsmi	r0, r2, r0
   16320:	andeq	r0, r0, r0
   16324:	svccc	0x00e00000
   16328:	andeq	sp, r3, r0, lsl r0
   1632c:	ldr	r3, [pc, #60]	; 16370 <__printf_chk@plt+0x4f04>
   16330:	vldr	d6, [r3, #16]
   16334:	vcmp.f64	d6, #0.0
   16338:	vmrs	APSR_nzcv, fpscr
   1633c:	bne	16344 <__printf_chk@plt+0x4ed8>
   16340:	b	12208 <__printf_chk@plt+0xd9c>
   16344:	vldr	d5, [pc, #20]	; 16360 <__printf_chk@plt+0x4ef4>
   16348:	vldr	d7, [pc, #24]	; 16368 <__printf_chk@plt+0x4efc>
   1634c:	vmla.f64	d7, d6, d5
   16350:	vcvt.s32.f64	s14, d7
   16354:	vmov	r0, s14
   16358:	bx	lr
   1635c:	nop			; (mov r0, r0)
   16360:	andeq	r0, r0, r0
   16364:	subsmi	r0, r2, r0
   16368:	andeq	r0, r0, r0
   1636c:	svccc	0x00e00000
   16370:	andeq	sp, r3, r0, lsl r0
   16374:	ldr	r3, [pc, #12]	; 16388 <__printf_chk@plt+0x4f1c>
   16378:	ldr	r3, [r3, #4]
   1637c:	tst	r3, #24
   16380:	bxne	lr
   16384:	b	124ec <__printf_chk@plt+0x1080>
   16388:	andeq	sp, r3, r0, lsl r0
   1638c:	push	{r4, lr}
   16390:	ldr	r0, [pc, #36]	; 163bc <__printf_chk@plt+0x4f50>
   16394:	bl	229fc <_Znwj@@Base>
   16398:	ldr	r3, [pc, #32]	; 163c0 <__printf_chk@plt+0x4f54>
   1639c:	vldr	d0, [r3, #16]
   163a0:	mov	r4, r0
   163a4:	bl	136c8 <__printf_chk@plt+0x225c>
   163a8:	mov	r0, r4
   163ac:	pop	{r4, pc}
   163b0:	mov	r0, r4
   163b4:	bl	22a4c <_ZdlPv@@Base>
   163b8:	bl	1125c <__cxa_end_cleanup@plt>
   163bc:	andeq	r0, r0, ip, ror #11
   163c0:	andeq	sp, r3, r0, lsl r0
   163c4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c8:	mov	r9, r1
   163cc:	ldr	r8, [r0]
   163d0:	ldr	r5, [r0, #4]
   163d4:	ldrb	r2, [r8]
   163d8:	cmp	r2, #40	; 0x28
   163dc:	beq	16428 <__printf_chk@plt+0x4fbc>
   163e0:	cmp	r5, #0
   163e4:	ble	1641c <__printf_chk@plt+0x4fb0>
   163e8:	sub	r3, r2, #33	; 0x21
   163ec:	cmp	r3, #93	; 0x5d
   163f0:	addls	ip, r5, r8
   163f4:	subls	ip, ip, #1
   163f8:	movls	r1, r8
   163fc:	bls	16414 <__printf_chk@plt+0x4fa8>
   16400:	b	16430 <__printf_chk@plt+0x4fc4>
   16404:	ldrb	r3, [r1, #1]!
   16408:	sub	r3, r3, #33	; 0x21
   1640c:	cmp	r3, #93	; 0x5d
   16410:	bhi	16430 <__printf_chk@plt+0x4fc4>
   16414:	cmp	r1, ip
   16418:	bne	16404 <__printf_chk@plt+0x4f98>
   1641c:	mov	r1, r9
   16420:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16424:	b	23e68 <_ZdlPv@@Base+0x141c>
   16428:	cmp	r5, #0
   1642c:	ble	165c8 <__printf_chk@plt+0x515c>
   16430:	mov	r3, r8
   16434:	mov	r6, #0
   16438:	rsb	r1, r8, #1
   1643c:	b	16450 <__printf_chk@plt+0x4fe4>
   16440:	add	r2, r1, r3
   16444:	cmp	r2, r5
   16448:	bge	1646c <__printf_chk@plt+0x5000>
   1644c:	ldrb	r2, [r3, #1]!
   16450:	cmp	r2, #40	; 0x28
   16454:	addeq	r6, r6, #1
   16458:	beq	16440 <__printf_chk@plt+0x4fd4>
   1645c:	cmp	r2, #41	; 0x29
   16460:	bne	16440 <__printf_chk@plt+0x4fd4>
   16464:	subs	r6, r6, #1
   16468:	bcs	16440 <__printf_chk@plt+0x4fd4>
   1646c:	mov	r1, r9
   16470:	mov	r0, #40	; 0x28
   16474:	bl	11268 <putc@plt>
   16478:	ldr	fp, [pc, #340]	; 165d4 <__printf_chk@plt+0x5168>
   1647c:	ldr	sl, [pc, #340]	; 165d8 <__printf_chk@plt+0x516c>
   16480:	sub	r4, r8, #1
   16484:	ldrb	r0, [r4, #1]
   16488:	add	r7, r4, #1
   1648c:	cmp	r0, #12
   16490:	beq	1656c <__printf_chk@plt+0x5100>
   16494:	bhi	164e8 <__printf_chk@plt+0x507c>
   16498:	cmp	r0, #9
   1649c:	beq	1659c <__printf_chk@plt+0x5130>
   164a0:	cmp	r0, #10
   164a4:	beq	16584 <__printf_chk@plt+0x5118>
   164a8:	cmp	r0, #8
   164ac:	beq	16554 <__printf_chk@plt+0x50e8>
   164b0:	sub	r3, r0, #32
   164b4:	cmp	r3, #94	; 0x5e
   164b8:	bhi	165b4 <__printf_chk@plt+0x5148>
   164bc:	mov	r1, r9
   164c0:	bl	11268 <putc@plt>
   164c4:	add	r4, r4, #2
   164c8:	sub	r4, r4, r8
   164cc:	cmp	r5, r4
   164d0:	mov	r4, r7
   164d4:	bgt	16484 <__printf_chk@plt+0x5018>
   164d8:	mov	r1, r9
   164dc:	mov	r0, #41	; 0x29
   164e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164e4:	b	11268 <putc@plt>
   164e8:	cmp	r0, #41	; 0x29
   164ec:	bhi	16518 <__printf_chk@plt+0x50ac>
   164f0:	cmp	r0, #40	; 0x28
   164f4:	bcs	16538 <__printf_chk@plt+0x50cc>
   164f8:	cmp	r0, #13
   164fc:	bne	164b0 <__printf_chk@plt+0x5044>
   16500:	mov	r3, r9
   16504:	mov	r2, #2
   16508:	mov	r1, #1
   1650c:	ldr	r0, [pc, #200]	; 165dc <__printf_chk@plt+0x5170>
   16510:	bl	1131c <fwrite@plt>
   16514:	b	164c4 <__printf_chk@plt+0x5058>
   16518:	cmp	r0, #92	; 0x5c
   1651c:	bne	164b0 <__printf_chk@plt+0x5044>
   16520:	mov	r3, r9
   16524:	mov	r2, #2
   16528:	mov	r1, #1
   1652c:	mov	r0, sl
   16530:	bl	1131c <fwrite@plt>
   16534:	b	164c4 <__printf_chk@plt+0x5058>
   16538:	cmp	r6, #0
   1653c:	beq	164bc <__printf_chk@plt+0x5050>
   16540:	mov	r1, r9
   16544:	mov	r0, #92	; 0x5c
   16548:	bl	11268 <putc@plt>
   1654c:	ldrb	r0, [r7]
   16550:	b	164bc <__printf_chk@plt+0x5050>
   16554:	mov	r3, r9
   16558:	mov	r2, #2
   1655c:	mov	r1, #1
   16560:	ldr	r0, [pc, #120]	; 165e0 <__printf_chk@plt+0x5174>
   16564:	bl	1131c <fwrite@plt>
   16568:	b	164c4 <__printf_chk@plt+0x5058>
   1656c:	mov	r3, r9
   16570:	mov	r2, #2
   16574:	mov	r1, #1
   16578:	mov	r0, fp
   1657c:	bl	1131c <fwrite@plt>
   16580:	b	164c4 <__printf_chk@plt+0x5058>
   16584:	mov	r3, r9
   16588:	mov	r2, #2
   1658c:	mov	r1, #1
   16590:	ldr	r0, [pc, #76]	; 165e4 <__printf_chk@plt+0x5178>
   16594:	bl	1131c <fwrite@plt>
   16598:	b	164c4 <__printf_chk@plt+0x5058>
   1659c:	mov	r3, r9
   165a0:	mov	r2, #2
   165a4:	mov	r1, #1
   165a8:	ldr	r0, [pc, #56]	; 165e8 <__printf_chk@plt+0x517c>
   165ac:	bl	1131c <fwrite@plt>
   165b0:	b	164c4 <__printf_chk@plt+0x5058>
   165b4:	mov	r2, r0
   165b8:	ldr	r1, [pc, #44]	; 165ec <__printf_chk@plt+0x5180>
   165bc:	mov	r0, r9
   165c0:	bl	24864 <_ZdlPv@@Base+0x1e18>
   165c4:	b	164c4 <__printf_chk@plt+0x5058>
   165c8:	mov	r0, r2
   165cc:	bl	11268 <putc@plt>
   165d0:	b	164d8 <__printf_chk@plt+0x506c>
   165d4:	muleq	r2, r4, r3
   165d8:	andeq	r7, r2, r0, lsl #7
   165dc:	andeq	r7, r2, r8, lsl #7
   165e0:	muleq	r2, r0, r3
   165e4:	andeq	r7, r2, r4, lsl #7
   165e8:	andeq	r7, r2, ip, lsl #7
   165ec:	andeq	r6, r2, r0, lsl #18
   165f0:	push	{r4, r5, r6, lr}
   165f4:	mov	r5, r0
   165f8:	mov	r0, r1
   165fc:	mov	r4, r1
   16600:	bl	11358 <strlen@plt>
   16604:	ldr	r3, [r5, #4]
   16608:	add	r0, r0, #3
   1660c:	cmp	r3, r0
   16610:	bcc	166b8 <__printf_chk@plt+0x524c>
   16614:	cmp	r3, #0
   16618:	ble	166c0 <__printf_chk@plt+0x5254>
   1661c:	ldr	r3, [r5]
   16620:	ldrb	r2, [r3]
   16624:	cmp	r2, #37	; 0x25
   16628:	bne	166b8 <__printf_chk@plt+0x524c>
   1662c:	ldr	r2, [r5, #4]
   16630:	cmp	r2, #1
   16634:	ble	166d0 <__printf_chk@plt+0x5264>
   16638:	ldrb	r2, [r3, #1]
   1663c:	cmp	r2, #37	; 0x25
   16640:	bne	166b8 <__printf_chk@plt+0x524c>
   16644:	ldrb	r2, [r4]
   16648:	add	r0, r3, #2
   1664c:	cmp	r2, #0
   16650:	beq	16690 <__printf_chk@plt+0x5224>
   16654:	ldrb	r1, [r3, #2]
   16658:	cmp	r1, r2
   1665c:	bne	166b8 <__printf_chk@plt+0x524c>
   16660:	add	r2, r4, #1
   16664:	add	r3, r3, #3
   16668:	b	16678 <__printf_chk@plt+0x520c>
   1666c:	ldrb	r0, [r0]
   16670:	cmp	r0, r1
   16674:	bne	166b8 <__printf_chk@plt+0x524c>
   16678:	mov	r4, r2
   1667c:	ldrb	r1, [r2], #1
   16680:	mov	r0, r3
   16684:	add	r3, r3, #1
   16688:	cmp	r1, #0
   1668c:	bne	1666c <__printf_chk@plt+0x5200>
   16690:	ldrb	r3, [r4, #-1]
   16694:	cmp	r3, #58	; 0x3a
   16698:	popeq	{r4, r5, r6, pc}
   1669c:	ldrb	r3, [r0]
   166a0:	cmp	r3, #0
   166a4:	popeq	{r4, r5, r6, pc}
   166a8:	ldr	r2, [pc, #64]	; 166f0 <__printf_chk@plt+0x5284>
   166ac:	ldrb	r3, [r2, r3]
   166b0:	cmp	r3, #0
   166b4:	popne	{r4, r5, r6, pc}
   166b8:	mov	r0, #0
   166bc:	pop	{r4, r5, r6, pc}
   166c0:	ldr	r1, [pc, #44]	; 166f4 <__printf_chk@plt+0x5288>
   166c4:	mov	r0, #98	; 0x62
   166c8:	bl	1c0cc <__printf_chk@plt+0xac60>
   166cc:	b	1661c <__printf_chk@plt+0x51b0>
   166d0:	ldr	r1, [pc, #28]	; 166f4 <__printf_chk@plt+0x5288>
   166d4:	mov	r0, #98	; 0x62
   166d8:	bl	1c0cc <__printf_chk@plt+0xac60>
   166dc:	ldr	r3, [r5]
   166e0:	ldrb	r2, [r3, #1]
   166e4:	cmp	r2, #37	; 0x25
   166e8:	beq	16644 <__printf_chk@plt+0x51d8>
   166ec:	b	166b8 <__printf_chk@plt+0x524c>
   166f0:	andeq	pc, r3, ip, rrx
   166f4:	muleq	r2, r8, r3
   166f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   166fc:	mov	r5, r0
   16700:	mov	r0, r1
   16704:	mov	r4, r1
   16708:	bl	23c8c <_ZdlPv@@Base+0x1240>
   1670c:	ldr	r3, [r5]
   16710:	ldr	r7, [pc, #1148]	; 16b94 <__printf_chk@plt+0x5728>
   16714:	ldrb	r6, [r3]
   16718:	ldrb	r2, [r7, r6]
   1671c:	cmp	r2, #0
   16720:	beq	1673c <__printf_chk@plt+0x52d0>
   16724:	add	r3, r3, #1
   16728:	str	r3, [r5]
   1672c:	ldrb	r6, [r3]
   16730:	ldrb	r2, [r7, r6]
   16734:	cmp	r2, #0
   16738:	bne	16724 <__printf_chk@plt+0x52b8>
   1673c:	cmp	r6, #0
   16740:	beq	16a48 <__printf_chk@plt+0x55dc>
   16744:	cmp	r6, #40	; 0x28
   16748:	beq	167bc <__printf_chk@plt+0x5350>
   1674c:	ldr	r3, [r5]
   16750:	ldrb	r6, [r3]
   16754:	cmp	r6, #0
   16758:	bne	16788 <__printf_chk@plt+0x531c>
   1675c:	b	167b4 <__printf_chk@plt+0x5348>
   16760:	ldr	r2, [r4]
   16764:	add	r1, r3, #1
   16768:	str	r1, [r4, #4]
   1676c:	strb	r6, [r2, r3]
   16770:	ldr	r3, [r5]
   16774:	add	r2, r3, #1
   16778:	str	r2, [r5]
   1677c:	ldrb	r6, [r3, #1]
   16780:	cmp	r6, #0
   16784:	beq	167b4 <__printf_chk@plt+0x5348>
   16788:	ldrb	r3, [r7, r6]
   1678c:	cmp	r3, #0
   16790:	bne	167b4 <__printf_chk@plt+0x5348>
   16794:	ldr	r3, [r4, #4]
   16798:	ldr	r2, [r4, #8]
   1679c:	cmp	r3, r2
   167a0:	blt	16760 <__printf_chk@plt+0x52f4>
   167a4:	mov	r0, r4
   167a8:	bl	23828 <_ZdlPv@@Base+0xddc>
   167ac:	ldr	r3, [r4, #4]
   167b0:	b	16760 <__printf_chk@plt+0x52f4>
   167b4:	mov	r0, #1
   167b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   167bc:	add	r3, r3, #1
   167c0:	str	r3, [r5]
   167c4:	mov	r0, r4
   167c8:	bl	23c8c <_ZdlPv@@Base+0x1240>
   167cc:	ldr	r2, [r5]
   167d0:	ldrb	r6, [r2]
   167d4:	cmp	r6, #0
   167d8:	sub	sl, r6, #13
   167dc:	clz	sl, sl
   167e0:	lsr	sl, sl, #5
   167e4:	moveq	sl, #1
   167e8:	cmp	r6, #10
   167ec:	orreq	sl, sl, #1
   167f0:	cmp	sl, #0
   167f4:	moveq	r9, #12
   167f8:	moveq	r8, #8
   167fc:	moveq	r7, #9
   16800:	beq	1686c <__printf_chk@plt+0x5400>
   16804:	b	16a2c <__printf_chk@plt+0x55c0>
   16808:	cmp	r6, #40	; 0x28
   1680c:	beq	168ac <__printf_chk@plt+0x5440>
   16810:	cmp	r6, #92	; 0x5c
   16814:	beq	168dc <__printf_chk@plt+0x5470>
   16818:	ldr	r3, [r4, #4]
   1681c:	ldr	r2, [r4, #8]
   16820:	cmp	r3, r2
   16824:	bge	16a1c <__printf_chk@plt+0x55b0>
   16828:	ldr	r2, [r4]
   1682c:	add	r1, r3, #1
   16830:	str	r1, [r4, #4]
   16834:	strb	r6, [r2, r3]
   16838:	ldr	r3, [r5]
   1683c:	add	r2, r3, #1
   16840:	str	r2, [r5]
   16844:	ldrb	r6, [r3, #1]
   16848:	cmp	r6, #0
   1684c:	sub	r3, r6, #13
   16850:	clz	r3, r3
   16854:	lsr	r3, r3, #5
   16858:	moveq	r3, #1
   1685c:	cmp	r6, #10
   16860:	orreq	r3, r3, #1
   16864:	cmp	r3, #0
   16868:	bne	16a2c <__printf_chk@plt+0x55c0>
   1686c:	cmp	r6, #41	; 0x29
   16870:	bne	16808 <__printf_chk@plt+0x539c>
   16874:	cmp	sl, #0
   16878:	beq	16b84 <__printf_chk@plt+0x5718>
   1687c:	ldr	r3, [r4, #4]
   16880:	ldr	r2, [r4, #8]
   16884:	cmp	r3, r2
   16888:	bge	16a0c <__printf_chk@plt+0x55a0>
   1688c:	ldr	r2, [r4]
   16890:	add	r0, r3, #1
   16894:	mov	r1, #41	; 0x29
   16898:	str	r0, [r4, #4]
   1689c:	sub	sl, sl, #1
   168a0:	strb	r1, [r2, r3]
   168a4:	ldr	r3, [r5]
   168a8:	b	1683c <__printf_chk@plt+0x53d0>
   168ac:	ldr	r3, [r4, #4]
   168b0:	ldr	r2, [r4, #8]
   168b4:	add	sl, sl, #1
   168b8:	cmp	r3, r2
   168bc:	bge	16a64 <__printf_chk@plt+0x55f8>
   168c0:	ldr	r2, [r4]
   168c4:	add	r0, r3, #1
   168c8:	mov	r1, #40	; 0x28
   168cc:	str	r0, [r4, #4]
   168d0:	strb	r1, [r2, r3]
   168d4:	ldr	r3, [r5]
   168d8:	b	1683c <__printf_chk@plt+0x53d0>
   168dc:	add	r3, r2, #1
   168e0:	str	r3, [r5]
   168e4:	ldrb	r6, [r2, #1]
   168e8:	sub	r1, r6, #48	; 0x30
   168ec:	cmp	r1, #68	; 0x44
   168f0:	ldrls	pc, [pc, r1, lsl #2]
   168f4:	b	16818 <__printf_chk@plt+0x53ac>
   168f8:	strdeq	r6, [r1], -r0
   168fc:	strdeq	r6, [r1], -r0
   16900:	strdeq	r6, [r1], -r0
   16904:	strdeq	r6, [r1], -r0
   16908:	strdeq	r6, [r1], -r0
   1690c:	strdeq	r6, [r1], -r0
   16910:	strdeq	r6, [r1], -r0
   16914:	strdeq	r6, [r1], -r0
   16918:	andeq	r6, r1, r8, lsl r8
   1691c:	andeq	r6, r1, r8, lsl r8
   16920:	andeq	r6, r1, r8, lsl r8
   16924:	andeq	r6, r1, r8, lsl r8
   16928:	andeq	r6, r1, r8, lsl r8
   1692c:	andeq	r6, r1, r8, lsl r8
   16930:	andeq	r6, r1, r8, lsl r8
   16934:	andeq	r6, r1, r8, lsl r8
   16938:	andeq	r6, r1, r8, lsl r8
   1693c:	andeq	r6, r1, r8, lsl r8
   16940:	andeq	r6, r1, r8, lsl r8
   16944:	andeq	r6, r1, r8, lsl r8
   16948:	andeq	r6, r1, r8, lsl r8
   1694c:	andeq	r6, r1, r8, lsl r8
   16950:	andeq	r6, r1, r8, lsl r8
   16954:	andeq	r6, r1, r8, lsl r8
   16958:	andeq	r6, r1, r8, lsl r8
   1695c:	andeq	r6, r1, r8, lsl r8
   16960:	andeq	r6, r1, r8, lsl r8
   16964:	andeq	r6, r1, r8, lsl r8
   16968:	andeq	r6, r1, r8, lsl r8
   1696c:	andeq	r6, r1, r8, lsl r8
   16970:	andeq	r6, r1, r8, lsl r8
   16974:	andeq	r6, r1, r8, lsl r8
   16978:	andeq	r6, r1, r8, lsl r8
   1697c:	andeq	r6, r1, r8, lsl r8
   16980:	andeq	r6, r1, r8, lsl r8
   16984:	andeq	r6, r1, r8, lsl r8
   16988:	andeq	r6, r1, r8, lsl r8
   1698c:	andeq	r6, r1, r8, lsl r8
   16990:	andeq	r6, r1, r8, lsl r8
   16994:	andeq	r6, r1, r8, lsl r8
   16998:	andeq	r6, r1, r8, lsl r8
   1699c:	andeq	r6, r1, r8, lsl r8
   169a0:	andeq	r6, r1, r8, lsl r8
   169a4:	andeq	r6, r1, r8, lsl r8
   169a8:	andeq	r6, r1, r8, lsl r8
   169ac:	andeq	r6, r1, r8, lsl r8
   169b0:	andeq	r6, r1, r8, lsl r8
   169b4:	andeq	r6, r1, r8, lsl r8
   169b8:	andeq	r6, r1, r8, lsl r8
   169bc:	andeq	r6, r1, r8, lsl r8
   169c0:	andeq	r6, r1, ip, lsl fp
   169c4:	andeq	r6, r1, r8, lsl r8
   169c8:	andeq	r6, r1, r8, lsl r8
   169cc:	andeq	r6, r1, r8, lsl r8
   169d0:	andeq	r6, r1, r8, asr #21
   169d4:	andeq	r6, r1, r8, lsl r8
   169d8:	andeq	r6, r1, r8, lsl r8
   169dc:	andeq	r6, r1, r8, lsl r8
   169e0:	andeq	r6, r1, r8, lsl r8
   169e4:	andeq	r6, r1, r8, lsl r8
   169e8:	andeq	r6, r1, r8, lsl r8
   169ec:	andeq	r6, r1, r8, lsl r8
   169f0:	andeq	r6, r1, r4, ror sl
   169f4:	andeq	r6, r1, r8, lsl r8
   169f8:	andeq	r6, r1, r8, lsl r8
   169fc:	andeq	r6, r1, r8, lsl r8
   16a00:	andeq	r6, r1, r4, ror sl
   16a04:	andeq	r6, r1, r8, lsl r8
   16a08:	andeq	r6, r1, r0, lsr #21
   16a0c:	mov	r0, r4
   16a10:	bl	23828 <_ZdlPv@@Base+0xddc>
   16a14:	ldr	r3, [r4, #4]
   16a18:	b	1688c <__printf_chk@plt+0x5420>
   16a1c:	mov	r0, r4
   16a20:	bl	23828 <_ZdlPv@@Base+0xddc>
   16a24:	ldr	r3, [r4, #4]
   16a28:	b	16828 <__printf_chk@plt+0x53bc>
   16a2c:	ldr	r3, [pc, #356]	; 16b98 <__printf_chk@plt+0x572c>
   16a30:	ldr	r0, [pc, #356]	; 16b9c <__printf_chk@plt+0x5730>
   16a34:	mov	r2, r3
   16a38:	mov	r1, r3
   16a3c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16a40:	mov	r0, #0
   16a44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a48:	ldr	r3, [pc, #328]	; 16b98 <__printf_chk@plt+0x572c>
   16a4c:	ldr	r0, [pc, #332]	; 16ba0 <__printf_chk@plt+0x5734>
   16a50:	mov	r2, r3
   16a54:	mov	r1, r3
   16a58:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16a5c:	mov	r0, r6
   16a60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a64:	mov	r0, r4
   16a68:	bl	23828 <_ZdlPv@@Base+0xddc>
   16a6c:	ldr	r3, [r4, #4]
   16a70:	b	168c0 <__printf_chk@plt+0x5454>
   16a74:	ldr	r3, [r4, #4]
   16a78:	ldr	r2, [r4, #8]
   16a7c:	cmp	r3, r2
   16a80:	bge	16b74 <__printf_chk@plt+0x5708>
   16a84:	ldr	r2, [r4]
   16a88:	add	r0, r3, #1
   16a8c:	mov	r1, #10
   16a90:	str	r0, [r4, #4]
   16a94:	strb	r1, [r2, r3]
   16a98:	ldr	r3, [r5]
   16a9c:	b	1683c <__printf_chk@plt+0x53d0>
   16aa0:	ldr	r3, [r4, #4]
   16aa4:	ldr	r2, [r4, #8]
   16aa8:	cmp	r3, r2
   16aac:	bge	16b54 <__printf_chk@plt+0x56e8>
   16ab0:	ldr	r2, [r4]
   16ab4:	add	r1, r3, #1
   16ab8:	str	r1, [r4, #4]
   16abc:	strb	r7, [r2, r3]
   16ac0:	ldr	r3, [r5]
   16ac4:	b	1683c <__printf_chk@plt+0x53d0>
   16ac8:	ldr	r3, [r4, #4]
   16acc:	ldr	r2, [r4, #8]
   16ad0:	cmp	r3, r2
   16ad4:	bge	16b44 <__printf_chk@plt+0x56d8>
   16ad8:	ldr	r2, [r4]
   16adc:	add	r1, r3, #1
   16ae0:	str	r1, [r4, #4]
   16ae4:	strb	r9, [r2, r3]
   16ae8:	ldr	r3, [r5]
   16aec:	b	1683c <__printf_chk@plt+0x53d0>
   16af0:	ldrb	r1, [r2, #2]
   16af4:	sub	r1, r1, #48	; 0x30
   16af8:	cmp	r1, #7
   16afc:	bhi	1683c <__printf_chk@plt+0x53d0>
   16b00:	add	r3, r2, #2
   16b04:	str	r3, [r5]
   16b08:	ldrb	r1, [r2, #3]
   16b0c:	sub	r1, r1, #48	; 0x30
   16b10:	cmp	r1, #7
   16b14:	addls	r3, r2, #3
   16b18:	b	1683c <__printf_chk@plt+0x53d0>
   16b1c:	ldr	r3, [r4, #4]
   16b20:	ldr	r2, [r4, #8]
   16b24:	cmp	r3, r2
   16b28:	bge	16b64 <__printf_chk@plt+0x56f8>
   16b2c:	ldr	r2, [r4]
   16b30:	add	r1, r3, #1
   16b34:	str	r1, [r4, #4]
   16b38:	strb	r8, [r2, r3]
   16b3c:	ldr	r3, [r5]
   16b40:	b	1683c <__printf_chk@plt+0x53d0>
   16b44:	mov	r0, r4
   16b48:	bl	23828 <_ZdlPv@@Base+0xddc>
   16b4c:	ldr	r3, [r4, #4]
   16b50:	b	16ad8 <__printf_chk@plt+0x566c>
   16b54:	mov	r0, r4
   16b58:	bl	23828 <_ZdlPv@@Base+0xddc>
   16b5c:	ldr	r3, [r4, #4]
   16b60:	b	16ab0 <__printf_chk@plt+0x5644>
   16b64:	mov	r0, r4
   16b68:	bl	23828 <_ZdlPv@@Base+0xddc>
   16b6c:	ldr	r3, [r4, #4]
   16b70:	b	16b2c <__printf_chk@plt+0x56c0>
   16b74:	mov	r0, r4
   16b78:	bl	23828 <_ZdlPv@@Base+0xddc>
   16b7c:	ldr	r3, [r4, #4]
   16b80:	b	16a84 <__printf_chk@plt+0x5618>
   16b84:	add	r2, r2, #1
   16b88:	str	r2, [r5]
   16b8c:	mov	r0, #1
   16b90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16b94:	andeq	pc, r3, ip, rrx
   16b98:	andeq	pc, r3, r0, asr #25
   16b9c:	andeq	r7, r2, ip, asr #7
   16ba0:			; <UNDEFINED> instruction: 0x000273b8
   16ba4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16ba8:	sub	sp, sp, #24
   16bac:	ldr	r8, [pc, #392]	; 16d3c <__printf_chk@plt+0x58d0>
   16bb0:	mov	r6, r1
   16bb4:	mov	r5, r0
   16bb8:	ldr	r3, [r8]
   16bbc:	str	r3, [sp, #20]
   16bc0:	bl	23c8c <_ZdlPv@@Base+0x1240>
   16bc4:	mov	r0, r6
   16bc8:	bl	11280 <getc@plt>
   16bcc:	cmn	r0, #1
   16bd0:	moveq	r0, #0
   16bd4:	beq	16ce0 <__printf_chk@plt+0x5874>
   16bd8:	ldr	r2, [pc, #352]	; 16d40 <__printf_chk@plt+0x58d4>
   16bdc:	cmp	r0, #13
   16be0:	cmpne	r0, #10
   16be4:	mov	r4, r0
   16be8:	ldr	r3, [r2]
   16bec:	add	r3, r3, #1
   16bf0:	str	r3, [r2]
   16bf4:	beq	16c8c <__printf_chk@plt+0x5820>
   16bf8:	ldr	r7, [pc, #324]	; 16d44 <__printf_chk@plt+0x58d8>
   16bfc:	ldr	sl, [pc, #324]	; 16d48 <__printf_chk@plt+0x58dc>
   16c00:	ldr	r9, [pc, #324]	; 16d4c <__printf_chk@plt+0x58e0>
   16c04:	b	16c4c <__printf_chk@plt+0x57e0>
   16c08:	ldr	r3, [r5, #4]
   16c0c:	ldr	r2, [r5, #8]
   16c10:	uxtb	r4, r4
   16c14:	cmp	r3, r2
   16c18:	bge	16c7c <__printf_chk@plt+0x5810>
   16c1c:	ldr	r2, [r5]
   16c20:	add	r1, r3, #1
   16c24:	str	r1, [r5, #4]
   16c28:	mov	r0, r6
   16c2c:	strb	r4, [r2, r3]
   16c30:	bl	11280 <getc@plt>
   16c34:	cmp	r0, #10
   16c38:	cmpne	r0, #13
   16c3c:	mov	r4, r0
   16c40:	beq	16c8c <__printf_chk@plt+0x5820>
   16c44:	cmn	r4, #1
   16c48:	beq	16c8c <__printf_chk@plt+0x5820>
   16c4c:	ldrb	r3, [r7, r4]
   16c50:	cmp	r3, #0
   16c54:	bne	16c08 <__printf_chk@plt+0x579c>
   16c58:	mov	r1, r4
   16c5c:	mov	r0, sp
   16c60:	bl	1d008 <__printf_chk@plt+0xbb9c>
   16c64:	mov	r3, sl
   16c68:	ldr	r2, [pc, #216]	; 16d48 <__printf_chk@plt+0x58dc>
   16c6c:	mov	r1, sp
   16c70:	mov	r0, r9
   16c74:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16c78:	b	16c08 <__printf_chk@plt+0x579c>
   16c7c:	mov	r0, r5
   16c80:	bl	23828 <_ZdlPv@@Base+0xddc>
   16c84:	ldr	r3, [r5, #4]
   16c88:	b	16c1c <__printf_chk@plt+0x57b0>
   16c8c:	ldr	r3, [r5, #4]
   16c90:	ldr	r2, [r5, #8]
   16c94:	cmp	r3, r2
   16c98:	bge	16cf8 <__printf_chk@plt+0x588c>
   16c9c:	ldr	r2, [r5]
   16ca0:	add	r0, r3, #1
   16ca4:	mov	r1, #10
   16ca8:	str	r0, [r5, #4]
   16cac:	strb	r1, [r2, r3]
   16cb0:	ldr	r3, [r5, #4]
   16cb4:	ldr	r2, [r5, #8]
   16cb8:	cmp	r3, r2
   16cbc:	bge	16d08 <__printf_chk@plt+0x589c>
   16cc0:	ldr	r2, [r5]
   16cc4:	add	r1, r3, #1
   16cc8:	str	r1, [r5, #4]
   16ccc:	cmp	r4, #13
   16cd0:	mov	r1, #0
   16cd4:	strb	r1, [r2, r3]
   16cd8:	beq	16d18 <__printf_chk@plt+0x58ac>
   16cdc:	mov	r0, #1
   16ce0:	ldr	r2, [sp, #20]
   16ce4:	ldr	r3, [r8]
   16ce8:	cmp	r2, r3
   16cec:	bne	16d38 <__printf_chk@plt+0x58cc>
   16cf0:	add	sp, sp, #24
   16cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16cf8:	mov	r0, r5
   16cfc:	bl	23828 <_ZdlPv@@Base+0xddc>
   16d00:	ldr	r3, [r5, #4]
   16d04:	b	16c9c <__printf_chk@plt+0x5830>
   16d08:	mov	r0, r5
   16d0c:	bl	23828 <_ZdlPv@@Base+0xddc>
   16d10:	ldr	r3, [r5, #4]
   16d14:	b	16cc0 <__printf_chk@plt+0x5854>
   16d18:	mov	r0, r6
   16d1c:	bl	11280 <getc@plt>
   16d20:	cmp	r0, #10
   16d24:	cmnne	r0, #1
   16d28:	beq	16cdc <__printf_chk@plt+0x5870>
   16d2c:	mov	r1, r6
   16d30:	bl	11244 <ungetc@plt>
   16d34:	b	16cdc <__printf_chk@plt+0x5870>
   16d38:	bl	11250 <__stack_chk_fail@plt>
   16d3c:	andeq	fp, r3, r0, ror #26
   16d40:	andeq	pc, r3, r0, lsl #3
   16d44:	andeq	ip, r3, r0, lsl r0
   16d48:	andeq	pc, r3, r0, asr #25
   16d4c:	ldrdeq	r7, [r2], -r8
   16d50:	push	{r4, r5, r6, lr}
   16d54:	sub	sp, sp, #16
   16d58:	ldr	r6, [pc, #136]	; 16de8 <__printf_chk@plt+0x597c>
   16d5c:	mov	r0, sp
   16d60:	mov	r4, r3
   16d64:	ldr	r2, [r6]
   16d68:	ldr	r5, [pc, #124]	; 16dec <__printf_chk@plt+0x5980>
   16d6c:	str	r2, [sp, #12]
   16d70:	bl	23564 <_ZdlPv@@Base+0xb18>
   16d74:	b	16d8c <__printf_chk@plt+0x5920>
   16d78:	mov	r1, r5
   16d7c:	mov	r0, sp
   16d80:	bl	165f0 <__printf_chk@plt+0x5184>
   16d84:	cmp	r0, #0
   16d88:	bne	16db4 <__printf_chk@plt+0x5948>
   16d8c:	mov	r1, r4
   16d90:	mov	r0, sp
   16d94:	bl	16ba4 <__printf_chk@plt+0x5738>
   16d98:	cmp	r0, #0
   16d9c:	bne	16d78 <__printf_chk@plt+0x590c>
   16da0:	ldr	r3, [pc, #72]	; 16df0 <__printf_chk@plt+0x5984>
   16da4:	ldr	r0, [pc, #72]	; 16df4 <__printf_chk@plt+0x5988>
   16da8:	mov	r2, r3
   16dac:	mov	r1, r3
   16db0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16db4:	mov	r0, sp
   16db8:	bl	236c0 <_ZdlPv@@Base+0xc74>
   16dbc:	ldr	r2, [sp, #12]
   16dc0:	ldr	r3, [r6]
   16dc4:	mov	r0, #0
   16dc8:	cmp	r2, r3
   16dcc:	bne	16dd8 <__printf_chk@plt+0x596c>
   16dd0:	add	sp, sp, #16
   16dd4:	pop	{r4, r5, r6, pc}
   16dd8:	bl	11250 <__stack_chk_fail@plt>
   16ddc:	mov	r0, sp
   16de0:	bl	236c0 <_ZdlPv@@Base+0xc74>
   16de4:	bl	1125c <__cxa_end_cleanup@plt>
   16de8:	andeq	fp, r3, r0, ror #26
   16dec:	andeq	r7, r2, r8, lsl r4
   16df0:	andeq	pc, r3, r0, asr #25
   16df4:	strdeq	r7, [r2], -r8
   16df8:	push	{r4, lr}
   16dfc:	ldr	r3, [sp, #8]
   16e00:	cmp	r3, #0
   16e04:	beq	16e18 <__printf_chk@plt+0x59ac>
   16e08:	mov	r2, #14
   16e0c:	mov	r1, #1
   16e10:	ldr	r0, [pc, #8]	; 16e20 <__printf_chk@plt+0x59b4>
   16e14:	bl	1131c <fwrite@plt>
   16e18:	mov	r0, #0
   16e1c:	pop	{r4, pc}
   16e20:	andeq	r7, r2, r4, lsr #8
   16e24:	push	{r4, r5, r6, r7, r8, lr}
   16e28:	mov	r6, r0
   16e2c:	ldr	r4, [r0]
   16e30:	ldr	r2, [pc, #188]	; 16ef4 <__printf_chk@plt+0x5a88>
   16e34:	mov	r7, r1
   16e38:	ldrb	ip, [r4]
   16e3c:	ldrb	r3, [r2, ip]
   16e40:	cmp	r3, #0
   16e44:	beq	16e60 <__printf_chk@plt+0x59f4>
   16e48:	add	r4, r4, #1
   16e4c:	str	r4, [r6]
   16e50:	ldrb	ip, [r4]
   16e54:	ldrb	r3, [r2, ip]
   16e58:	cmp	r3, #0
   16e5c:	bne	16e48 <__printf_chk@plt+0x59dc>
   16e60:	cmp	ip, #0
   16e64:	beq	16eb8 <__printf_chk@plt+0x5a4c>
   16e68:	mov	r2, #10
   16e6c:	mov	r1, r6
   16e70:	mov	r0, r4
   16e74:	bl	11160 <strtol@plt>
   16e78:	subs	r5, r0, #0
   16e7c:	beq	16e94 <__printf_chk@plt+0x5a28>
   16e80:	blt	16ed8 <__printf_chk@plt+0x5a6c>
   16e84:	str	r5, [r7]
   16e88:	mov	r5, #1
   16e8c:	mov	r0, r5
   16e90:	pop	{r4, r5, r6, r7, r8, pc}
   16e94:	ldr	r3, [r6]
   16e98:	cmp	r3, r4
   16e9c:	bne	16e84 <__printf_chk@plt+0x5a18>
   16ea0:	ldr	r3, [pc, #80]	; 16ef8 <__printf_chk@plt+0x5a8c>
   16ea4:	ldr	r0, [pc, #80]	; 16efc <__printf_chk@plt+0x5a90>
   16ea8:	mov	r2, r3
   16eac:	mov	r1, r3
   16eb0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16eb4:	b	16e8c <__printf_chk@plt+0x5a20>
   16eb8:	ldr	r3, [pc, #56]	; 16ef8 <__printf_chk@plt+0x5a8c>
   16ebc:	mov	r5, ip
   16ec0:	ldr	r0, [pc, #56]	; 16f00 <__printf_chk@plt+0x5a94>
   16ec4:	mov	r2, r3
   16ec8:	mov	r1, r3
   16ecc:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16ed0:	mov	r0, r5
   16ed4:	pop	{r4, r5, r6, r7, r8, pc}
   16ed8:	ldr	r3, [pc, #24]	; 16ef8 <__printf_chk@plt+0x5a8c>
   16edc:	ldr	r0, [pc, #32]	; 16f04 <__printf_chk@plt+0x5a98>
   16ee0:	mov	r2, r3
   16ee4:	mov	r1, r3
   16ee8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   16eec:	mov	r5, #0
   16ef0:	b	16e8c <__printf_chk@plt+0x5a20>
   16ef4:	andeq	pc, r3, ip, rrx
   16ef8:	andeq	pc, r3, r0, asr #25
   16efc:	andeq	r7, r2, r4, lsr r4
   16f00:			; <UNDEFINED> instruction: 0x000273b8
   16f04:	andeq	r7, r2, r4, asr #8
   16f08:	push	{r4, r5, r6, r7, r8, lr}
   16f0c:	mov	r3, r1
   16f10:	mov	r5, r1
   16f14:	mov	r7, r0
   16f18:	mov	r2, #13
   16f1c:	mov	r1, #1
   16f20:	ldr	r0, [pc, #80]	; 16f78 <__printf_chk@plt+0x5b0c>
   16f24:	bl	1131c <fwrite@plt>
   16f28:	ldr	r8, [pc, #76]	; 16f7c <__printf_chk@plt+0x5b10>
   16f2c:	mov	r4, #0
   16f30:	mov	r6, #1
   16f34:	ldr	r3, [r7]
   16f38:	ands	r3, r3, r6, lsl r4
   16f3c:	bne	16f5c <__printf_chk@plt+0x5af0>
   16f40:	add	r4, r4, #1
   16f44:	cmp	r4, #4
   16f48:	bne	16f34 <__printf_chk@plt+0x5ac8>
   16f4c:	mov	r1, r5
   16f50:	mov	r0, #10
   16f54:	pop	{r4, r5, r6, r7, r8, lr}
   16f58:	b	11268 <putc@plt>
   16f5c:	mov	r1, r5
   16f60:	mov	r0, #32
   16f64:	bl	11268 <putc@plt>
   16f68:	mov	r1, r5
   16f6c:	ldr	r0, [r8, r4, lsl #2]
   16f70:	bl	11424 <fputs@plt>
   16f74:	b	16f40 <__printf_chk@plt+0x5ad4>
   16f78:	andeq	r7, r2, r4, ror #8
   16f7c:	andeq	ip, r3, r0, lsl r1
   16f80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16f84:	mov	r4, r0
   16f88:	mov	r7, #0
   16f8c:	add	r5, r0, #8
   16f90:	str	r1, [r0, #4]
   16f94:	add	r6, r4, #24
   16f98:	mov	r0, r5
   16f9c:	str	r7, [r4]
   16fa0:	mov	r9, r2
   16fa4:	mov	r8, r3
   16fa8:	ldr	sl, [sp, #32]
   16fac:	bl	23564 <_ZdlPv@@Base+0xb18>
   16fb0:	str	r7, [r4, #20]
   16fb4:	mov	r0, r6
   16fb8:	bl	23564 <_ZdlPv@@Base+0xb18>
   16fbc:	mov	r2, r7
   16fc0:	mvn	r3, #0
   16fc4:	str	sl, [r4, #36]	; 0x24
   16fc8:	mov	r1, r9
   16fcc:	strd	r2, [r4, #40]	; 0x28
   16fd0:	mov	r0, r5
   16fd4:	bl	237e8 <_ZdlPv@@Base+0xd9c>
   16fd8:	mov	r1, r8
   16fdc:	mov	r0, r6
   16fe0:	bl	237e8 <_ZdlPv@@Base+0xd9c>
   16fe4:	ldr	r3, [r4, #4]
   16fe8:	cmp	r3, #3
   16fec:	beq	16ff8 <__printf_chk@plt+0x5b8c>
   16ff0:	mov	r0, r4
   16ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16ff8:	mov	r1, r7
   16ffc:	mov	r0, r5
   17000:	bl	23c98 <_ZdlPv@@Base+0x124c>
   17004:	cmp	r0, r7
   17008:	blt	17020 <__printf_chk@plt+0x5bb4>
   1700c:	ldr	r3, [pc, #56]	; 1704c <__printf_chk@plt+0x5be0>
   17010:	ldr	r0, [pc, #56]	; 17050 <__printf_chk@plt+0x5be4>
   17014:	mov	r2, r3
   17018:	mov	r1, r3
   1701c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17020:	mov	r0, r5
   17024:	bl	23ccc <_ZdlPv@@Base+0x1280>
   17028:	str	r0, [r4, #40]	; 0x28
   1702c:	mov	r0, r4
   17030:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17034:	b	17040 <__printf_chk@plt+0x5bd4>
   17038:	mov	r0, r6
   1703c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17040:	mov	r0, r5
   17044:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17048:	bl	1125c <__cxa_end_cleanup@plt>
   1704c:	andeq	pc, r3, r0, asr #25
   17050:	andeq	r7, r2, r4, ror r4
   17054:	push	{r4, lr}
   17058:	mov	r4, r0
   1705c:	ldr	r0, [r0, #40]	; 0x28
   17060:	bl	1116c <free@plt>
   17064:	add	r0, r4, #24
   17068:	bl	236c0 <_ZdlPv@@Base+0xc74>
   1706c:	add	r0, r4, #8
   17070:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17074:	mov	r0, r4
   17078:	pop	{r4, pc}
   1707c:	add	r0, r4, #8
   17080:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17084:	bl	1125c <__cxa_end_cleanup@plt>
   17088:	ldr	r2, [r0, #4]
   1708c:	ldr	r3, [pc, #100]	; 170f8 <__printf_chk@plt+0x5c8c>
   17090:	push	{r4, r5, r6, lr}
   17094:	add	r3, r3, r2, lsl #2
   17098:	mov	r4, r0
   1709c:	mov	r5, r1
   170a0:	ldr	r0, [r3, #272]	; 0x110
   170a4:	bl	11424 <fputs@plt>
   170a8:	mov	r1, r5
   170ac:	mov	r0, #32
   170b0:	bl	11268 <putc@plt>
   170b4:	mov	r1, r5
   170b8:	add	r0, r4, #8
   170bc:	bl	163c4 <__printf_chk@plt+0x4f58>
   170c0:	ldr	r3, [r4, #4]
   170c4:	cmp	r3, #2
   170c8:	popne	{r4, r5, r6, pc}
   170cc:	mov	r1, r5
   170d0:	mov	r0, #32
   170d4:	bl	11268 <putc@plt>
   170d8:	mov	r1, r5
   170dc:	add	r0, r4, #24
   170e0:	bl	163c4 <__printf_chk@plt+0x4f58>
   170e4:	ldr	r2, [r4, #36]	; 0x24
   170e8:	mov	r0, r5
   170ec:	ldr	r1, [pc, #8]	; 170fc <__printf_chk@plt+0x5c90>
   170f0:	pop	{r4, r5, r6, lr}
   170f4:	b	24864 <_ZdlPv@@Base+0x1e18>
   170f8:	andeq	ip, r3, r0, lsl r0
   170fc:	andeq	r7, r2, r0, lsr #9
   17100:	push	{r4, r5, r6, lr}
   17104:	mov	r5, r0
   17108:	ldr	r4, [r0, #12]
   1710c:	cmp	r4, #0
   17110:	beq	17138 <__printf_chk@plt+0x5ccc>
   17114:	ldr	r3, [r4]
   17118:	mov	r0, r4
   1711c:	str	r3, [r5, #12]
   17120:	bl	17054 <__printf_chk@plt+0x5be8>
   17124:	mov	r0, r4
   17128:	bl	22a4c <_ZdlPv@@Base>
   1712c:	ldr	r4, [r5, #12]
   17130:	cmp	r4, #0
   17134:	bne	17114 <__printf_chk@plt+0x5ca8>
   17138:	mov	r0, r5
   1713c:	pop	{r4, r5, r6, pc}
   17140:	mov	r0, r4
   17144:	bl	22a4c <_ZdlPv@@Base>
   17148:	bl	1125c <__cxa_end_cleanup@plt>
   1714c:	push	{r4, r5, r6, r7, r8, r9, lr}
   17150:	sub	sp, sp, #12
   17154:	ldr	r4, [r0, #12]
   17158:	mov	r7, r0
   1715c:	cmp	r4, #0
   17160:	mov	r5, r1
   17164:	mov	r6, r2
   17168:	mov	r9, r3
   1716c:	ldr	r8, [sp, #40]	; 0x28
   17170:	bne	17184 <__printf_chk@plt+0x5d18>
   17174:	b	17200 <__printf_chk@plt+0x5d94>
   17178:	ldr	r4, [r4]
   1717c:	cmp	r4, #0
   17180:	beq	17200 <__printf_chk@plt+0x5d94>
   17184:	ldr	r2, [r4, #4]
   17188:	cmp	r2, r5
   1718c:	bne	17178 <__printf_chk@plt+0x5d0c>
   17190:	ldr	r2, [r4, #12]
   17194:	ldr	r1, [r6, #4]
   17198:	cmp	r2, r1
   1719c:	bne	17178 <__printf_chk@plt+0x5d0c>
   171a0:	cmp	r2, #0
   171a4:	beq	171bc <__printf_chk@plt+0x5d50>
   171a8:	ldr	r1, [r6]
   171ac:	ldr	r0, [r4, #8]
   171b0:	bl	1140c <memcmp@plt>
   171b4:	cmp	r0, #0
   171b8:	bne	17178 <__printf_chk@plt+0x5d0c>
   171bc:	ldr	r2, [r4, #28]
   171c0:	ldr	r3, [r9, #4]
   171c4:	cmp	r2, r3
   171c8:	bne	17178 <__printf_chk@plt+0x5d0c>
   171cc:	cmp	r2, #0
   171d0:	beq	171e8 <__printf_chk@plt+0x5d7c>
   171d4:	ldr	r1, [r9]
   171d8:	ldr	r0, [r4, #24]
   171dc:	bl	1140c <memcmp@plt>
   171e0:	cmp	r0, #0
   171e4:	bne	17178 <__printf_chk@plt+0x5d0c>
   171e8:	ldr	r3, [r4, #36]	; 0x24
   171ec:	cmp	r3, r8
   171f0:	beq	1722c <__printf_chk@plt+0x5dc0>
   171f4:	ldr	r4, [r4]
   171f8:	cmp	r4, #0
   171fc:	bne	17184 <__printf_chk@plt+0x5d18>
   17200:	mov	r0, #48	; 0x30
   17204:	bl	229fc <_Znwj@@Base>
   17208:	str	r8, [sp]
   1720c:	mov	r3, r9
   17210:	mov	r2, r6
   17214:	mov	r1, r5
   17218:	mov	r4, r0
   1721c:	bl	16f80 <__printf_chk@plt+0x5b14>
   17220:	ldr	r3, [r7, #12]
   17224:	str	r4, [r7, #12]
   17228:	str	r3, [r4]
   1722c:	mov	r0, r4
   17230:	add	sp, sp, #12
   17234:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17238:	mov	r0, r4
   1723c:	bl	22a4c <_ZdlPv@@Base>
   17240:	bl	1125c <__cxa_end_cleanup@plt>
   17244:	push	{r4, r5, r6, r7, lr}
   17248:	sub	sp, sp, #28
   1724c:	ldr	r7, [pc, #220]	; 17330 <__printf_chk@plt+0x5ec4>
   17250:	ldr	r4, [r0, #12]
   17254:	mov	r6, r0
   17258:	ldr	r3, [r7]
   1725c:	cmp	r4, #0
   17260:	mov	r5, r1
   17264:	str	r3, [sp, #20]
   17268:	bne	1727c <__printf_chk@plt+0x5e10>
   1726c:	b	172d0 <__printf_chk@plt+0x5e64>
   17270:	ldr	r4, [r4]
   17274:	cmp	r4, #0
   17278:	beq	172d0 <__printf_chk@plt+0x5e64>
   1727c:	ldr	r3, [r4, #4]
   17280:	cmp	r3, #0
   17284:	bne	17270 <__printf_chk@plt+0x5e04>
   17288:	mov	r0, r5
   1728c:	bl	11358 <strlen@plt>
   17290:	ldr	r3, [r4, #12]
   17294:	cmp	r0, r3
   17298:	bne	17270 <__printf_chk@plt+0x5e04>
   1729c:	mov	r2, r0
   172a0:	ldr	r1, [r4, #8]
   172a4:	mov	r0, r5
   172a8:	bl	1140c <memcmp@plt>
   172ac:	cmp	r0, #0
   172b0:	bne	17270 <__printf_chk@plt+0x5e04>
   172b4:	ldr	r2, [sp, #20]
   172b8:	ldr	r3, [r7]
   172bc:	mov	r0, r4
   172c0:	cmp	r2, r3
   172c4:	bne	17314 <__printf_chk@plt+0x5ea8>
   172c8:	add	sp, sp, #28
   172cc:	pop	{r4, r5, r6, r7, pc}
   172d0:	mov	r1, r5
   172d4:	add	r0, sp, #8
   172d8:	bl	235d4 <_ZdlPv@@Base+0xb88>
   172dc:	mov	r0, #48	; 0x30
   172e0:	bl	229fc <_Znwj@@Base>
   172e4:	mov	r1, #0
   172e8:	str	r1, [sp]
   172ec:	ldr	r3, [pc, #64]	; 17334 <__printf_chk@plt+0x5ec8>
   172f0:	add	r2, sp, #8
   172f4:	mov	r4, r0
   172f8:	bl	16f80 <__printf_chk@plt+0x5b14>
   172fc:	ldr	r3, [r6, #12]
   17300:	add	r0, sp, #8
   17304:	str	r3, [r4]
   17308:	str	r4, [r6, #12]
   1730c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17310:	b	172b4 <__printf_chk@plt+0x5e48>
   17314:	bl	11250 <__stack_chk_fail@plt>
   17318:	mov	r0, r4
   1731c:	bl	22a4c <_ZdlPv@@Base>
   17320:	add	r0, sp, #8
   17324:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17328:	bl	1125c <__cxa_end_cleanup@plt>
   1732c:	b	17320 <__printf_chk@plt+0x5eb4>
   17330:	andeq	fp, r3, r0, ror #26
   17334:	andeq	pc, r3, ip, ror #2
   17338:	push	{r4, lr}
   1733c:	bl	17244 <__printf_chk@plt+0x5dd8>
   17340:	ldr	r3, [r0, #20]
   17344:	orr	r3, r3, #4
   17348:	str	r3, [r0, #20]
   1734c:	pop	{r4, pc}
   17350:	push	{r4, r5, r6, r7, r8, lr}
   17354:	ldr	r4, [r0, #12]
   17358:	cmp	r4, #0
   1735c:	popeq	{r4, r5, r6, r7, r8, pc}
   17360:	ldr	r3, [pc, #124]	; 173e4 <__printf_chk@plt+0x5f78>
   17364:	cmp	r1, #1
   17368:	mov	r5, r2
   1736c:	ldr	r7, [pc, #116]	; 173e8 <__printf_chk@plt+0x5f7c>
   17370:	mov	r6, r1
   17374:	ldr	r8, [pc, #112]	; 173ec <__printf_chk@plt+0x5f80>
   17378:	movne	r7, r3
   1737c:	mov	r2, #0
   17380:	b	173b0 <__printf_chk@plt+0x5f44>
   17384:	bl	11424 <fputs@plt>
   17388:	mov	r1, r5
   1738c:	mov	r0, r4
   17390:	bl	17088 <__printf_chk@plt+0x5c1c>
   17394:	mov	r1, r5
   17398:	mov	r0, #10
   1739c:	bl	11268 <putc@plt>
   173a0:	mov	r2, #1
   173a4:	ldr	r4, [r4]
   173a8:	cmp	r4, #0
   173ac:	popeq	{r4, r5, r6, r7, r8, pc}
   173b0:	ldr	r3, [r4, #20]
   173b4:	tst	r6, r3
   173b8:	beq	173a4 <__printf_chk@plt+0x5f38>
   173bc:	cmp	r2, #0
   173c0:	mov	r1, r5
   173c4:	mov	r0, r7
   173c8:	beq	17384 <__printf_chk@plt+0x5f18>
   173cc:	mov	r3, r5
   173d0:	mov	r2, #4
   173d4:	mov	r1, #1
   173d8:	mov	r0, r8
   173dc:	bl	1131c <fwrite@plt>
   173e0:	b	17388 <__printf_chk@plt+0x5f1c>
   173e4:	andeq	r7, r2, r0, asr #9
   173e8:	andeq	r7, r2, r4, lsr #9
   173ec:	andeq	r7, r2, r0, ror #9
   173f0:	push	{r4, r5, r6, lr}
   173f4:	sub	sp, sp, #24
   173f8:	ldr	r5, [pc, #124]	; 1747c <__printf_chk@plt+0x6010>
   173fc:	mov	r4, r1
   17400:	mov	r6, r0
   17404:	ldr	r3, [r5]
   17408:	add	r0, sp, #8
   1740c:	str	r3, [sp, #20]
   17410:	bl	23564 <_ZdlPv@@Base+0xb18>
   17414:	add	r1, sp, #8
   17418:	mov	r0, r4
   1741c:	bl	166f8 <__printf_chk@plt+0x528c>
   17420:	subs	r4, r0, #0
   17424:	beq	17448 <__printf_chk@plt+0x5fdc>
   17428:	mov	r3, #0
   1742c:	str	r3, [sp]
   17430:	mov	r0, r6
   17434:	ldr	r3, [pc, #68]	; 17480 <__printf_chk@plt+0x6014>
   17438:	add	r2, sp, #8
   1743c:	mov	r1, #3
   17440:	bl	1714c <__printf_chk@plt+0x5ce0>
   17444:	mov	r4, r0
   17448:	add	r0, sp, #8
   1744c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17450:	ldr	r2, [sp, #20]
   17454:	ldr	r3, [r5]
   17458:	mov	r0, r4
   1745c:	cmp	r2, r3
   17460:	bne	1746c <__printf_chk@plt+0x6000>
   17464:	add	sp, sp, #24
   17468:	pop	{r4, r5, r6, pc}
   1746c:	bl	11250 <__stack_chk_fail@plt>
   17470:	add	r0, sp, #8
   17474:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17478:	bl	1125c <__cxa_end_cleanup@plt>
   1747c:	andeq	fp, r3, r0, ror #26
   17480:	andeq	pc, r3, ip, ror #2
   17484:	push	{lr}		; (str lr, [sp, #-4]!)
   17488:	sub	sp, sp, #12
   1748c:	str	r1, [sp, #4]
   17490:	add	r1, sp, #4
   17494:	bl	173f0 <__printf_chk@plt+0x5f84>
   17498:	cmp	r0, #0
   1749c:	ldrne	r3, [r0, #20]
   174a0:	orrne	r3, r3, #2
   174a4:	strne	r3, [r0, #20]
   174a8:	mov	r0, #1
   174ac:	add	sp, sp, #12
   174b0:	pop	{pc}		; (ldr pc, [sp], #4)
   174b4:	push	{r4, lr}
   174b8:	sub	sp, sp, #8
   174bc:	str	r1, [sp, #4]
   174c0:	add	r1, sp, #4
   174c4:	bl	173f0 <__printf_chk@plt+0x5f84>
   174c8:	subs	r4, r0, #0
   174cc:	beq	17514 <__printf_chk@plt+0x60a8>
   174d0:	ldr	r3, [r4, #20]
   174d4:	ldr	r2, [sp, #16]
   174d8:	orr	r3, r3, #2
   174dc:	cmp	r2, #0
   174e0:	str	r3, [r4, #20]
   174e4:	beq	17514 <__printf_chk@plt+0x60a8>
   174e8:	mov	r3, r2
   174ec:	mov	r1, #1
   174f0:	mov	r2, #17
   174f4:	ldr	r0, [pc, #36]	; 17520 <__printf_chk@plt+0x60b4>
   174f8:	bl	1131c <fwrite@plt>
   174fc:	ldr	r1, [sp, #16]
   17500:	mov	r0, r4
   17504:	bl	17088 <__printf_chk@plt+0x5c1c>
   17508:	ldr	r1, [sp, #16]
   1750c:	mov	r0, #10
   17510:	bl	11268 <putc@plt>
   17514:	mov	r0, #0
   17518:	add	sp, sp, #8
   1751c:	pop	{r4, pc}
   17520:	andeq	r7, r2, r8, ror #9
   17524:	push	{r4, r5, r6, lr}
   17528:	sub	sp, sp, #24
   1752c:	ldr	r5, [pc, #120]	; 175ac <__printf_chk@plt+0x6140>
   17530:	mov	r4, r1
   17534:	mov	r6, r0
   17538:	ldr	r3, [r5]
   1753c:	add	r0, sp, #8
   17540:	str	r3, [sp, #20]
   17544:	bl	23564 <_ZdlPv@@Base+0xb18>
   17548:	add	r1, sp, #8
   1754c:	mov	r0, r4
   17550:	bl	166f8 <__printf_chk@plt+0x528c>
   17554:	subs	r4, r0, #0
   17558:	beq	17578 <__printf_chk@plt+0x610c>
   1755c:	mov	r1, #0
   17560:	mov	r0, r6
   17564:	str	r1, [sp]
   17568:	ldr	r3, [pc, #64]	; 175b0 <__printf_chk@plt+0x6144>
   1756c:	add	r2, sp, #8
   17570:	bl	1714c <__printf_chk@plt+0x5ce0>
   17574:	mov	r4, r0
   17578:	add	r0, sp, #8
   1757c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17580:	ldr	r2, [sp, #20]
   17584:	ldr	r3, [r5]
   17588:	mov	r0, r4
   1758c:	cmp	r2, r3
   17590:	bne	1759c <__printf_chk@plt+0x6130>
   17594:	add	sp, sp, #24
   17598:	pop	{r4, r5, r6, pc}
   1759c:	bl	11250 <__stack_chk_fail@plt>
   175a0:	add	r0, sp, #8
   175a4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   175a8:	bl	1125c <__cxa_end_cleanup@plt>
   175ac:	andeq	fp, r3, r0, ror #26
   175b0:	andeq	pc, r3, ip, ror #2
   175b4:	push	{r4, lr}
   175b8:	sub	sp, sp, #8
   175bc:	str	r1, [sp, #4]
   175c0:	add	r1, sp, #4
   175c4:	bl	17524 <__printf_chk@plt+0x60b8>
   175c8:	subs	r4, r0, #0
   175cc:	beq	17614 <__printf_chk@plt+0x61a8>
   175d0:	ldr	r3, [r4, #20]
   175d4:	ldr	r2, [sp, #16]
   175d8:	orr	r3, r3, #2
   175dc:	cmp	r2, #0
   175e0:	str	r3, [r4, #20]
   175e4:	beq	17614 <__printf_chk@plt+0x61a8>
   175e8:	mov	r3, r2
   175ec:	mov	r1, #1
   175f0:	mov	r2, #17
   175f4:	ldr	r0, [pc, #36]	; 17620 <__printf_chk@plt+0x61b4>
   175f8:	bl	1131c <fwrite@plt>
   175fc:	ldr	r1, [sp, #16]
   17600:	mov	r0, r4
   17604:	bl	17088 <__printf_chk@plt+0x5c1c>
   17608:	ldr	r1, [sp, #16]
   1760c:	mov	r0, #10
   17610:	bl	11268 <putc@plt>
   17614:	mov	r0, #0
   17618:	add	sp, sp, #8
   1761c:	pop	{r4, pc}
   17620:	andeq	r7, r2, r8, ror #9
   17624:	push	{r4, r5, r6, r7, lr}
   17628:	sub	sp, sp, #44	; 0x2c
   1762c:	ldr	r6, [pc, #200]	; 176fc <__printf_chk@plt+0x6290>
   17630:	mov	r5, r1
   17634:	mov	r7, r0
   17638:	ldr	r3, [r6]
   1763c:	add	r0, sp, #12
   17640:	str	r3, [sp, #36]	; 0x24
   17644:	bl	23564 <_ZdlPv@@Base+0xb18>
   17648:	add	r1, sp, #12
   1764c:	mov	r0, r5
   17650:	bl	166f8 <__printf_chk@plt+0x528c>
   17654:	subs	r4, r0, #0
   17658:	beq	17684 <__printf_chk@plt+0x6218>
   1765c:	add	r0, sp, #24
   17660:	bl	23564 <_ZdlPv@@Base+0xb18>
   17664:	add	r1, sp, #24
   17668:	mov	r0, r5
   1766c:	bl	166f8 <__printf_chk@plt+0x528c>
   17670:	cmp	r0, #0
   17674:	bne	176a8 <__printf_chk@plt+0x623c>
   17678:	mov	r4, #0
   1767c:	add	r0, sp, #24
   17680:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17684:	add	r0, sp, #12
   17688:	bl	236c0 <_ZdlPv@@Base+0xc74>
   1768c:	ldr	r2, [sp, #36]	; 0x24
   17690:	ldr	r3, [r6]
   17694:	mov	r0, r4
   17698:	cmp	r2, r3
   1769c:	bne	176e0 <__printf_chk@plt+0x6274>
   176a0:	add	sp, sp, #44	; 0x2c
   176a4:	pop	{r4, r5, r6, r7, pc}
   176a8:	mov	r0, r5
   176ac:	add	r1, sp, #8
   176b0:	bl	16e24 <__printf_chk@plt+0x59b8>
   176b4:	cmp	r0, #0
   176b8:	beq	17678 <__printf_chk@plt+0x620c>
   176bc:	ldr	r3, [sp, #8]
   176c0:	mov	r0, r7
   176c4:	str	r3, [sp]
   176c8:	add	r2, sp, #12
   176cc:	add	r3, sp, #24
   176d0:	mov	r1, #2
   176d4:	bl	1714c <__printf_chk@plt+0x5ce0>
   176d8:	mov	r4, r0
   176dc:	b	1767c <__printf_chk@plt+0x6210>
   176e0:	bl	11250 <__stack_chk_fail@plt>
   176e4:	add	r0, sp, #24
   176e8:	bl	236c0 <_ZdlPv@@Base+0xc74>
   176ec:	add	r0, sp, #12
   176f0:	bl	236c0 <_ZdlPv@@Base+0xc74>
   176f4:	bl	1125c <__cxa_end_cleanup@plt>
   176f8:	b	176ec <__printf_chk@plt+0x6280>
   176fc:	andeq	fp, r3, r0, ror #26
   17700:	push	{r4, lr}
   17704:	sub	sp, sp, #8
   17708:	str	r1, [sp, #4]
   1770c:	add	r1, sp, #4
   17710:	bl	17624 <__printf_chk@plt+0x61b8>
   17714:	subs	r4, r0, #0
   17718:	beq	17760 <__printf_chk@plt+0x62f4>
   1771c:	ldr	r3, [r4, #20]
   17720:	ldr	r2, [sp, #16]
   17724:	orr	r3, r3, #2
   17728:	cmp	r2, #0
   1772c:	str	r3, [r4, #20]
   17730:	beq	17760 <__printf_chk@plt+0x62f4>
   17734:	mov	r3, r2
   17738:	mov	r1, #1
   1773c:	mov	r2, #17
   17740:	ldr	r0, [pc, #36]	; 1776c <__printf_chk@plt+0x6300>
   17744:	bl	1131c <fwrite@plt>
   17748:	ldr	r1, [sp, #16]
   1774c:	mov	r0, r4
   17750:	bl	17088 <__printf_chk@plt+0x5c1c>
   17754:	ldr	r1, [sp, #16]
   17758:	mov	r0, #10
   1775c:	bl	11268 <putc@plt>
   17760:	mov	r0, #0
   17764:	add	sp, sp, #8
   17768:	pop	{r4, pc}
   1776c:	andeq	r7, r2, r8, ror #9
   17770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17774:	mov	r7, r1
   17778:	ldr	r8, [pc, #388]	; 17904 <__printf_chk@plt+0x6498>
   1777c:	ldr	r5, [r7]
   17780:	ldr	r1, [pc, #384]	; 17908 <__printf_chk@plt+0x649c>
   17784:	ldr	r2, [r8]
   17788:	ldrb	r3, [r5]
   1778c:	sub	sp, sp, #28
   17790:	mov	r9, r0
   17794:	str	r2, [sp, #20]
   17798:	ldrb	r2, [r1, r3]
   1779c:	cmp	r2, #0
   177a0:	beq	177bc <__printf_chk@plt+0x6350>
   177a4:	add	r5, r5, #1
   177a8:	str	r5, [r7]
   177ac:	ldrb	r3, [r5]
   177b0:	ldrb	r2, [r1, r3]
   177b4:	cmp	r2, #0
   177b8:	bne	177a4 <__printf_chk@plt+0x6338>
   177bc:	cmp	r3, #0
   177c0:	movne	r2, r5
   177c4:	bne	177d8 <__printf_chk@plt+0x636c>
   177c8:	b	178d8 <__printf_chk@plt+0x646c>
   177cc:	ldrb	r3, [r1, r3]
   177d0:	cmp	r3, #0
   177d4:	bne	177ec <__printf_chk@plt+0x6380>
   177d8:	add	r2, r2, #1
   177dc:	str	r2, [r7]
   177e0:	ldrb	r3, [r2]
   177e4:	cmp	r3, #0
   177e8:	bne	177cc <__printf_chk@plt+0x6360>
   177ec:	cmp	r2, r5
   177f0:	beq	178d8 <__printf_chk@plt+0x646c>
   177f4:	ldr	sl, [pc, #272]	; 1790c <__printf_chk@plt+0x64a0>
   177f8:	sub	r4, r2, r5
   177fc:	mov	r6, #0
   17800:	b	17810 <__printf_chk@plt+0x63a4>
   17804:	add	r6, r6, #1
   17808:	cmp	r6, #7
   1780c:	beq	178bc <__printf_chk@plt+0x6450>
   17810:	ldr	fp, [sl], #4
   17814:	mov	r0, fp
   17818:	bl	11358 <strlen@plt>
   1781c:	cmp	r0, r4
   17820:	bne	17804 <__printf_chk@plt+0x6398>
   17824:	mov	r0, fp
   17828:	mov	r2, r4
   1782c:	mov	r1, r5
   17830:	bl	11298 <strncasecmp@plt>
   17834:	cmp	r0, #0
   17838:	bne	17804 <__printf_chk@plt+0x6398>
   1783c:	cmp	r6, #2
   17840:	beq	178a8 <__printf_chk@plt+0x643c>
   17844:	add	r0, sp, #8
   17848:	bl	23564 <_ZdlPv@@Base+0xb18>
   1784c:	add	r1, sp, #8
   17850:	mov	r0, r7
   17854:	bl	166f8 <__printf_chk@plt+0x528c>
   17858:	subs	r4, r0, #0
   1785c:	bne	17884 <__printf_chk@plt+0x6418>
   17860:	add	r0, sp, #8
   17864:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17868:	ldr	r2, [sp, #20]
   1786c:	ldr	r3, [r8]
   17870:	mov	r0, r4
   17874:	cmp	r2, r3
   17878:	bne	178f4 <__printf_chk@plt+0x6488>
   1787c:	add	sp, sp, #28
   17880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17884:	mov	r3, #0
   17888:	str	r3, [sp]
   1788c:	mov	r1, r6
   17890:	mov	r0, r9
   17894:	ldr	r3, [pc, #116]	; 17910 <__printf_chk@plt+0x64a4>
   17898:	add	r2, sp, #8
   1789c:	bl	1714c <__printf_chk@plt+0x5ce0>
   178a0:	mov	r4, r0
   178a4:	b	17860 <__printf_chk@plt+0x63f4>
   178a8:	mov	r1, r7
   178ac:	mov	r0, r9
   178b0:	bl	17624 <__printf_chk@plt+0x61b8>
   178b4:	mov	r4, r0
   178b8:	b	17868 <__printf_chk@plt+0x63fc>
   178bc:	ldr	r3, [pc, #80]	; 17914 <__printf_chk@plt+0x64a8>
   178c0:	ldr	r0, [pc, #80]	; 17918 <__printf_chk@plt+0x64ac>
   178c4:	mov	r2, r3
   178c8:	mov	r1, r3
   178cc:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   178d0:	mov	r4, #0
   178d4:	b	17868 <__printf_chk@plt+0x63fc>
   178d8:	ldr	r3, [pc, #52]	; 17914 <__printf_chk@plt+0x64a8>
   178dc:	ldr	r0, [pc, #56]	; 1791c <__printf_chk@plt+0x64b0>
   178e0:	mov	r2, r3
   178e4:	mov	r1, r3
   178e8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   178ec:	mov	r4, #0
   178f0:	b	17868 <__printf_chk@plt+0x63fc>
   178f4:	bl	11250 <__stack_chk_fail@plt>
   178f8:	add	r0, sp, #8
   178fc:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17900:	bl	1125c <__cxa_end_cleanup@plt>
   17904:	andeq	fp, r3, r0, ror #26
   17908:	andeq	pc, r3, ip, rrx
   1790c:	andeq	ip, r3, r0, lsr #2
   17910:	andeq	pc, r3, ip, ror #2
   17914:	andeq	pc, r3, r0, asr #25
   17918:	andeq	r7, r2, r4, lsl r5
   1791c:	strdeq	r7, [r2], -ip
   17920:	push	{lr}		; (str lr, [sp, #-4]!)
   17924:	sub	sp, sp, #12
   17928:	str	r1, [sp, #4]
   1792c:	add	r1, sp, #4
   17930:	bl	17770 <__printf_chk@plt+0x6304>
   17934:	cmp	r0, #0
   17938:	ldrne	r3, [r0, #20]
   1793c:	orrne	r3, r3, #2
   17940:	strne	r3, [r0, #20]
   17944:	mov	r0, #1
   17948:	add	sp, sp, #12
   1794c:	pop	{pc}		; (ldr pc, [sp], #4)
   17950:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17954:	ldr	r6, [r0]
   17958:	ldr	lr, [pc, #188]	; 17a1c <__printf_chk@plt+0x65b0>
   1795c:	ldrb	r3, [r6]
   17960:	ldrb	ip, [lr, r3]
   17964:	cmp	ip, #0
   17968:	beq	17984 <__printf_chk@plt+0x6518>
   1796c:	add	r6, r6, #1
   17970:	str	r6, [r0]
   17974:	ldrb	r3, [r6]
   17978:	ldrb	ip, [lr, r3]
   1797c:	cmp	ip, #0
   17980:	bne	1796c <__printf_chk@plt+0x6500>
   17984:	cmp	r3, #0
   17988:	ldrne	r3, [r0]
   1798c:	bne	179a0 <__printf_chk@plt+0x6534>
   17990:	b	17a10 <__printf_chk@plt+0x65a4>
   17994:	ldrb	ip, [lr, ip]
   17998:	cmp	ip, #0
   1799c:	bne	179b4 <__printf_chk@plt+0x6548>
   179a0:	add	r3, r3, #1
   179a4:	str	r3, [r0]
   179a8:	ldrb	ip, [r3]
   179ac:	cmp	ip, #0
   179b0:	bne	17994 <__printf_chk@plt+0x6528>
   179b4:	cmp	r2, #0
   179b8:	ble	17a10 <__printf_chk@plt+0x65a4>
   179bc:	mov	r8, r2
   179c0:	sub	r4, r3, r6
   179c4:	sub	r7, r1, #4
   179c8:	mov	r5, #0
   179cc:	b	179dc <__printf_chk@plt+0x6570>
   179d0:	add	r5, r5, #1
   179d4:	cmp	r8, r5
   179d8:	beq	17a10 <__printf_chk@plt+0x65a4>
   179dc:	ldr	r9, [r7, #4]!
   179e0:	mov	r0, r9
   179e4:	bl	11358 <strlen@plt>
   179e8:	cmp	r0, r4
   179ec:	bne	179d0 <__printf_chk@plt+0x6564>
   179f0:	mov	r0, r9
   179f4:	mov	r2, r4
   179f8:	mov	r1, r6
   179fc:	bl	1140c <memcmp@plt>
   17a00:	cmp	r0, #0
   17a04:	bne	179d0 <__printf_chk@plt+0x6564>
   17a08:	mov	r0, r5
   17a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17a10:	mvn	r5, #0
   17a14:	mov	r0, r5
   17a18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17a1c:	andeq	pc, r3, ip, rrx
   17a20:	push	{r4, r5, r6, lr}
   17a24:	mov	r4, r1
   17a28:	mov	r5, r0
   17a2c:	bl	11280 <getc@plt>
   17a30:	cmp	r0, #13
   17a34:	beq	17a7c <__printf_chk@plt+0x6610>
   17a38:	cmp	r0, #10
   17a3c:	beq	17a54 <__printf_chk@plt+0x65e8>
   17a40:	cmn	r0, #1
   17a44:	popeq	{r4, r5, r6, pc}
   17a48:	mov	r1, r5
   17a4c:	pop	{r4, r5, r6, lr}
   17a50:	b	11244 <ungetc@plt>
   17a54:	ldr	r2, [pc, #128]	; 17adc <__printf_chk@plt+0x6670>
   17a58:	cmp	r4, #0
   17a5c:	ldr	r3, [r2]
   17a60:	add	r3, r3, #1
   17a64:	str	r3, [r2]
   17a68:	popeq	{r4, r5, r6, pc}
   17a6c:	mov	r1, r4
   17a70:	mov	r0, #10
   17a74:	pop	{r4, r5, r6, lr}
   17a78:	b	11268 <putc@plt>
   17a7c:	ldr	r2, [pc, #88]	; 17adc <__printf_chk@plt+0x6670>
   17a80:	cmp	r4, #0
   17a84:	ldr	r3, [r2]
   17a88:	add	r3, r3, #1
   17a8c:	str	r3, [r2]
   17a90:	beq	17ac0 <__printf_chk@plt+0x6654>
   17a94:	mov	r1, r4
   17a98:	bl	11268 <putc@plt>
   17a9c:	mov	r0, r5
   17aa0:	bl	11280 <getc@plt>
   17aa4:	cmp	r0, #10
   17aa8:	beq	17a6c <__printf_chk@plt+0x6600>
   17aac:	cmn	r0, #1
   17ab0:	popeq	{r4, r5, r6, pc}
   17ab4:	mov	r1, r5
   17ab8:	pop	{r4, r5, r6, lr}
   17abc:	b	11244 <ungetc@plt>
   17ac0:	mov	r0, r5
   17ac4:	bl	11280 <getc@plt>
   17ac8:	cmp	r0, #10
   17acc:	popeq	{r4, r5, r6, pc}
   17ad0:	cmn	r0, #1
   17ad4:	popeq	{r4, r5, r6, pc}
   17ad8:	b	17ab4 <__printf_chk@plt+0x6648>
   17adc:	andeq	pc, r3, r0, lsl #3
   17ae0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ae4:	sub	sp, sp, #36	; 0x24
   17ae8:	ldr	r5, [pc, #748]	; 17ddc <__printf_chk@plt+0x6970>
   17aec:	str	r1, [sp, #4]
   17af0:	ldrb	r2, [r1]
   17af4:	ldr	r8, [pc, #740]	; 17de0 <__printf_chk@plt+0x6974>
   17af8:	mov	r7, r3
   17afc:	mov	r4, r1
   17b00:	ldrb	r2, [r5, r2]
   17b04:	ldr	r3, [r8]
   17b08:	ldr	r6, [sp, #72]	; 0x48
   17b0c:	cmp	r2, #0
   17b10:	str	r3, [sp, #28]
   17b14:	beq	17b30 <__printf_chk@plt+0x66c4>
   17b18:	add	r4, r4, #1
   17b1c:	str	r4, [sp, #4]
   17b20:	ldrb	r3, [r4]
   17b24:	ldrb	r3, [r5, r3]
   17b28:	cmp	r3, #0
   17b2c:	bne	17b18 <__printf_chk@plt+0x66ac>
   17b30:	add	r0, sp, #4
   17b34:	add	r1, sp, #12
   17b38:	bl	16e24 <__printf_chk@plt+0x59b8>
   17b3c:	cmp	r0, #0
   17b40:	beq	17cac <__printf_chk@plt+0x6840>
   17b44:	ldr	r3, [sp, #4]
   17b48:	ldrb	r2, [r3]
   17b4c:	ldrb	r1, [r5, r2]
   17b50:	cmp	r1, #0
   17b54:	beq	17b70 <__printf_chk@plt+0x6704>
   17b58:	add	r3, r3, #1
   17b5c:	str	r3, [sp, #4]
   17b60:	ldrb	r2, [r3]
   17b64:	ldrb	r1, [r5, r2]
   17b68:	cmp	r1, #0
   17b6c:	bne	17b58 <__printf_chk@plt+0x66ec>
   17b70:	cmp	r2, #0
   17b74:	moveq	r5, r2
   17b78:	bne	17c50 <__printf_chk@plt+0x67e4>
   17b7c:	cmp	r6, #0
   17b80:	beq	17ba4 <__printf_chk@plt+0x6738>
   17b84:	mov	r1, #1
   17b88:	mov	r3, r6
   17b8c:	mov	r2, #13
   17b90:	ldr	r0, [pc, #588]	; 17de4 <__printf_chk@plt+0x6978>
   17b94:	bl	1131c <fwrite@plt>
   17b98:	mov	r1, r6
   17b9c:	mov	r0, r4
   17ba0:	bl	11424 <fputs@plt>
   17ba4:	ldr	r3, [sp, #12]
   17ba8:	cmp	r3, #0
   17bac:	beq	17cc4 <__printf_chk@plt+0x6858>
   17bb0:	mov	sl, #0
   17bb4:	ldr	fp, [pc, #556]	; 17de8 <__printf_chk@plt+0x697c>
   17bb8:	mov	r9, sl
   17bbc:	b	17bec <__printf_chk@plt+0x6780>
   17bc0:	cmp	r4, #10
   17bc4:	addeq	sl, sl, #1
   17bc8:	ldreq	r3, [fp]
   17bcc:	addeq	r3, r3, #1
   17bd0:	streq	r3, [fp]
   17bd4:	cmp	r5, #0
   17bd8:	ldr	r2, [sp, #12]
   17bdc:	moveq	r3, r9
   17be0:	movne	r3, sl
   17be4:	cmp	r2, r3
   17be8:	bls	17cc4 <__printf_chk@plt+0x6858>
   17bec:	mov	r0, r7
   17bf0:	bl	11280 <getc@plt>
   17bf4:	cmn	r0, #1
   17bf8:	mov	r4, r0
   17bfc:	beq	17d24 <__printf_chk@plt+0x68b8>
   17c00:	cmp	r6, #0
   17c04:	beq	17c10 <__printf_chk@plt+0x67a4>
   17c08:	mov	r1, r6
   17c0c:	bl	11268 <putc@plt>
   17c10:	cmp	r4, #13
   17c14:	add	r9, r9, #1
   17c18:	bne	17bc0 <__printf_chk@plt+0x6754>
   17c1c:	mov	r0, r7
   17c20:	bl	11280 <getc@plt>
   17c24:	cmp	r0, #10
   17c28:	beq	17c44 <__printf_chk@plt+0x67d8>
   17c2c:	ldr	r3, [fp]
   17c30:	cmn	r0, #1
   17c34:	add	r3, r3, #1
   17c38:	add	sl, sl, #1
   17c3c:	str	r3, [fp]
   17c40:	beq	17bd4 <__printf_chk@plt+0x6768>
   17c44:	mov	r1, r7
   17c48:	bl	11244 <ungetc@plt>
   17c4c:	b	17bd4 <__printf_chk@plt+0x6768>
   17c50:	mov	r2, #3
   17c54:	ldr	r1, [pc, #400]	; 17dec <__printf_chk@plt+0x6980>
   17c58:	add	r0, sp, #4
   17c5c:	bl	17950 <__printf_chk@plt+0x64e4>
   17c60:	subs	r9, r0, #0
   17c64:	blt	17db0 <__printf_chk@plt+0x6944>
   17c68:	ldr	r3, [sp, #4]
   17c6c:	ldrb	r2, [r3]
   17c70:	ldrb	r1, [r5, r2]
   17c74:	cmp	r1, #0
   17c78:	beq	17c94 <__printf_chk@plt+0x6828>
   17c7c:	add	r3, r3, #1
   17c80:	str	r3, [sp, #4]
   17c84:	ldrb	r2, [r3]
   17c88:	ldrb	r1, [r5, r2]
   17c8c:	cmp	r1, #0
   17c90:	bne	17c7c <__printf_chk@plt+0x6810>
   17c94:	cmp	r2, #0
   17c98:	moveq	r5, r2
   17c9c:	bne	17d64 <__printf_chk@plt+0x68f8>
   17ca0:	cmp	r9, #0
   17ca4:	beq	17b7c <__printf_chk@plt+0x6710>
   17ca8:	mov	r0, #1
   17cac:	ldr	r2, [sp, #28]
   17cb0:	ldr	r3, [r8]
   17cb4:	cmp	r2, r3
   17cb8:	bne	17dcc <__printf_chk@plt+0x6960>
   17cbc:	add	sp, sp, #36	; 0x24
   17cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17cc4:	mov	r1, r6
   17cc8:	mov	r0, r7
   17ccc:	bl	17a20 <__printf_chk@plt+0x65b4>
   17cd0:	add	r0, sp, #16
   17cd4:	bl	23564 <_ZdlPv@@Base+0xb18>
   17cd8:	mov	r1, r7
   17cdc:	add	r0, sp, #16
   17ce0:	bl	16ba4 <__printf_chk@plt+0x5738>
   17ce4:	cmp	r0, #0
   17ce8:	beq	17d40 <__printf_chk@plt+0x68d4>
   17cec:	ldr	r1, [pc, #252]	; 17df0 <__printf_chk@plt+0x6984>
   17cf0:	add	r0, sp, #16
   17cf4:	bl	165f0 <__printf_chk@plt+0x5184>
   17cf8:	cmp	r0, #0
   17cfc:	beq	17d98 <__printf_chk@plt+0x692c>
   17d00:	cmp	r6, #0
   17d04:	beq	17d14 <__printf_chk@plt+0x68a8>
   17d08:	mov	r1, r6
   17d0c:	ldr	r0, [sp, #16]
   17d10:	bl	11424 <fputs@plt>
   17d14:	add	r0, sp, #16
   17d18:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17d1c:	mov	r0, #0
   17d20:	b	17cac <__printf_chk@plt+0x6840>
   17d24:	ldr	r3, [pc, #200]	; 17df4 <__printf_chk@plt+0x6988>
   17d28:	ldr	r0, [pc, #200]	; 17df8 <__printf_chk@plt+0x698c>
   17d2c:	mov	r2, r3
   17d30:	mov	r1, r3
   17d34:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17d38:	mov	r0, #0
   17d3c:	b	17cac <__printf_chk@plt+0x6840>
   17d40:	ldr	r3, [pc, #172]	; 17df4 <__printf_chk@plt+0x6988>
   17d44:	ldr	r0, [pc, #176]	; 17dfc <__printf_chk@plt+0x6990>
   17d48:	mov	r2, r3
   17d4c:	mov	r1, r3
   17d50:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17d54:	add	r0, sp, #16
   17d58:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17d5c:	mov	r0, #0
   17d60:	b	17cac <__printf_chk@plt+0x6840>
   17d64:	add	r0, sp, #4
   17d68:	mov	r2, #2
   17d6c:	ldr	r1, [pc, #140]	; 17e00 <__printf_chk@plt+0x6994>
   17d70:	bl	17950 <__printf_chk@plt+0x64e4>
   17d74:	subs	r5, r0, #0
   17d78:	bge	17ca0 <__printf_chk@plt+0x6834>
   17d7c:	ldr	r3, [pc, #112]	; 17df4 <__printf_chk@plt+0x6988>
   17d80:	ldr	r0, [pc, #124]	; 17e04 <__printf_chk@plt+0x6998>
   17d84:	mov	r2, r3
   17d88:	mov	r1, r3
   17d8c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17d90:	mov	r0, #0
   17d94:	b	17cac <__printf_chk@plt+0x6840>
   17d98:	ldr	r3, [pc, #84]	; 17df4 <__printf_chk@plt+0x6988>
   17d9c:	ldr	r0, [pc, #100]	; 17e08 <__printf_chk@plt+0x699c>
   17da0:	mov	r2, r3
   17da4:	mov	r1, r3
   17da8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17dac:	b	17d00 <__printf_chk@plt+0x6894>
   17db0:	ldr	r3, [pc, #60]	; 17df4 <__printf_chk@plt+0x6988>
   17db4:	ldr	r0, [pc, #80]	; 17e0c <__printf_chk@plt+0x69a0>
   17db8:	mov	r2, r3
   17dbc:	mov	r1, r3
   17dc0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17dc4:	mov	r0, #0
   17dc8:	b	17cac <__printf_chk@plt+0x6840>
   17dcc:	bl	11250 <__stack_chk_fail@plt>
   17dd0:	add	r0, sp, #16
   17dd4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17dd8:	bl	1125c <__cxa_end_cleanup@plt>
   17ddc:	andeq	pc, r3, ip, rrx
   17de0:	andeq	fp, r3, r0, ror #26
   17de4:	andeq	r7, r2, r8, asr r5
   17de8:	andeq	pc, r3, r0, lsl #3
   17dec:	andeq	ip, r3, ip, lsr r1
   17df0:	andeq	r7, r2, r4, lsr #11
   17df4:	andeq	pc, r3, r0, asr #25
   17df8:	andeq	r7, r2, r8, ror #10
   17dfc:	andeq	r7, r2, r8, lsl #11
   17e00:	andeq	ip, r3, r8, asr #2
   17e04:	andeq	r7, r2, ip, lsr r5
   17e08:	andeq	r7, r2, ip, lsr #11
   17e0c:	andeq	r7, r2, ip, lsr #10
   17e10:	push	{r4, r5, r6, r7, r8, lr}
   17e14:	sub	sp, sp, #32
   17e18:	ldr	r7, [pc, #428]	; 17fcc <__printf_chk@plt+0x6b60>
   17e1c:	ldr	r5, [sp, #56]	; 0x38
   17e20:	str	r1, [sp, #4]
   17e24:	ldr	r2, [r7]
   17e28:	cmp	r5, #0
   17e2c:	str	r2, [sp, #28]
   17e30:	beq	17e4c <__printf_chk@plt+0x69e0>
   17e34:	add	r1, sp, #12
   17e38:	add	r0, sp, #4
   17e3c:	mov	r6, r3
   17e40:	bl	16e24 <__printf_chk@plt+0x59b8>
   17e44:	cmp	r0, #0
   17e48:	bne	17e68 <__printf_chk@plt+0x69fc>
   17e4c:	ldr	r2, [sp, #28]
   17e50:	ldr	r3, [r7]
   17e54:	mov	r0, #0
   17e58:	cmp	r2, r3
   17e5c:	bne	17fbc <__printf_chk@plt+0x6b50>
   17e60:	add	sp, sp, #32
   17e64:	pop	{r4, r5, r6, r7, r8, pc}
   17e68:	ldr	r2, [sp, #12]
   17e6c:	ldr	r1, [pc, #348]	; 17fd0 <__printf_chk@plt+0x6b64>
   17e70:	mov	r0, r5
   17e74:	bl	24864 <_ZdlPv@@Base+0x1e18>
   17e78:	ldr	r8, [pc, #340]	; 17fd4 <__printf_chk@plt+0x6b68>
   17e7c:	ldr	r3, [sp, #12]
   17e80:	cmp	r3, #0
   17e84:	beq	17ed4 <__printf_chk@plt+0x6a68>
   17e88:	mov	r0, r6
   17e8c:	bl	11280 <getc@plt>
   17e90:	cmn	r0, #1
   17e94:	mov	r4, r0
   17e98:	beq	17f68 <__printf_chk@plt+0x6afc>
   17e9c:	mov	r1, r5
   17ea0:	bl	11268 <putc@plt>
   17ea4:	ldr	r3, [sp, #12]
   17ea8:	cmp	r4, #13
   17eac:	sub	r3, r3, #1
   17eb0:	str	r3, [sp, #12]
   17eb4:	beq	17f30 <__printf_chk@plt+0x6ac4>
   17eb8:	cmp	r4, #10
   17ebc:	bne	17e80 <__printf_chk@plt+0x6a14>
   17ec0:	ldr	r2, [r8]
   17ec4:	cmp	r3, #0
   17ec8:	add	r2, r2, #1
   17ecc:	str	r2, [r8]
   17ed0:	bne	17e88 <__printf_chk@plt+0x6a1c>
   17ed4:	mov	r1, r5
   17ed8:	mov	r0, r6
   17edc:	bl	17a20 <__printf_chk@plt+0x65b4>
   17ee0:	add	r0, sp, #16
   17ee4:	bl	23564 <_ZdlPv@@Base+0xb18>
   17ee8:	mov	r1, r6
   17eec:	add	r0, sp, #16
   17ef0:	bl	16ba4 <__printf_chk@plt+0x5738>
   17ef4:	cmp	r0, #0
   17ef8:	beq	17f80 <__printf_chk@plt+0x6b14>
   17efc:	ldr	r1, [pc, #212]	; 17fd8 <__printf_chk@plt+0x6b6c>
   17f00:	add	r0, sp, #16
   17f04:	bl	165f0 <__printf_chk@plt+0x5184>
   17f08:	cmp	r0, #0
   17f0c:	beq	17f98 <__printf_chk@plt+0x6b2c>
   17f10:	mov	r3, r5
   17f14:	mov	r2, #10
   17f18:	mov	r1, #1
   17f1c:	ldr	r0, [pc, #184]	; 17fdc <__printf_chk@plt+0x6b70>
   17f20:	bl	1131c <fwrite@plt>
   17f24:	add	r0, sp, #16
   17f28:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17f2c:	b	17e4c <__printf_chk@plt+0x69e0>
   17f30:	mov	r0, r6
   17f34:	bl	11280 <getc@plt>
   17f38:	cmp	r0, #10
   17f3c:	beq	17f58 <__printf_chk@plt+0x6aec>
   17f40:	ldr	r3, [r8]
   17f44:	cmn	r0, #1
   17f48:	add	r3, r3, #1
   17f4c:	str	r3, [r8]
   17f50:	ldreq	r3, [sp, #12]
   17f54:	beq	17e80 <__printf_chk@plt+0x6a14>
   17f58:	mov	r1, r6
   17f5c:	bl	11244 <ungetc@plt>
   17f60:	ldr	r3, [sp, #12]
   17f64:	b	17e80 <__printf_chk@plt+0x6a14>
   17f68:	ldr	r3, [pc, #112]	; 17fe0 <__printf_chk@plt+0x6b74>
   17f6c:	ldr	r0, [pc, #112]	; 17fe4 <__printf_chk@plt+0x6b78>
   17f70:	mov	r2, r3
   17f74:	mov	r1, r3
   17f78:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17f7c:	b	17e4c <__printf_chk@plt+0x69e0>
   17f80:	ldr	r3, [pc, #88]	; 17fe0 <__printf_chk@plt+0x6b74>
   17f84:	ldr	r0, [pc, #92]	; 17fe8 <__printf_chk@plt+0x6b7c>
   17f88:	mov	r2, r3
   17f8c:	mov	r1, r3
   17f90:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17f94:	b	17f24 <__printf_chk@plt+0x6ab8>
   17f98:	ldr	r3, [pc, #64]	; 17fe0 <__printf_chk@plt+0x6b74>
   17f9c:	ldr	r0, [pc, #72]	; 17fec <__printf_chk@plt+0x6b80>
   17fa0:	mov	r2, r3
   17fa4:	mov	r1, r3
   17fa8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   17fac:	mov	r1, r5
   17fb0:	ldr	r0, [sp, #16]
   17fb4:	bl	11424 <fputs@plt>
   17fb8:	b	17f24 <__printf_chk@plt+0x6ab8>
   17fbc:	bl	11250 <__stack_chk_fail@plt>
   17fc0:	add	r0, sp, #16
   17fc4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   17fc8:	bl	1125c <__cxa_end_cleanup@plt>
   17fcc:	andeq	fp, r3, r0, ror #26
   17fd0:	andeq	r7, r2, r4, asr #11
   17fd4:	andeq	pc, r3, r0, lsl #3
   17fd8:	andeq	r7, r2, r4, lsr #12
   17fdc:	andeq	r7, r2, r8, asr #12
   17fe0:	andeq	pc, r3, r0, asr #25
   17fe4:	andeq	r7, r2, r4, ror #11
   17fe8:	andeq	r7, r2, r8, lsl #12
   17fec:	andeq	r7, r2, r0, lsr r6
   17ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ff4:	sub	sp, sp, #132	; 0x84
   17ff8:	ldr	fp, [pc, #1628]	; 1865c <__printf_chk@plt+0x71f0>
   17ffc:	ldr	r7, [pc, #1628]	; 18660 <__printf_chk@plt+0x71f4>
   18000:	ldr	r8, [pc, #1628]	; 18664 <__printf_chk@plt+0x71f8>
   18004:	ldr	ip, [fp]
   18008:	str	r0, [sp, #32]
   1800c:	add	r0, sp, #80	; 0x50
   18010:	mov	r5, r2
   18014:	mov	r6, r3
   18018:	str	r1, [sp, #36]	; 0x24
   1801c:	str	ip, [sp, #124]	; 0x7c
   18020:	ldr	r4, [sp, #168]	; 0xa8
   18024:	bl	23564 <_ZdlPv@@Base+0xb18>
   18028:	ldr	r3, [r7]
   1802c:	mov	r2, #0
   18030:	str	r3, [sp, #20]
   18034:	ldr	r3, [r8]
   18038:	mov	r1, r5
   1803c:	add	r0, sp, #80	; 0x50
   18040:	str	r6, [r7]
   18044:	str	r3, [sp, #16]
   18048:	str	r2, [r8]
   1804c:	bl	16ba4 <__printf_chk@plt+0x5738>
   18050:	cmp	r0, #0
   18054:	beq	181b0 <__printf_chk@plt+0x6d44>
   18058:	ldr	r3, [sp, #84]	; 0x54
   1805c:	cmp	r3, #11
   18060:	bhi	180f8 <__printf_chk@plt+0x6c8c>
   18064:	cmp	r4, #0
   18068:	beq	181b0 <__printf_chk@plt+0x6d44>
   1806c:	ldr	r6, [pc, #1524]	; 18668 <__printf_chk@plt+0x71fc>
   18070:	ldr	r9, [pc, #1524]	; 1866c <__printf_chk@plt+0x7200>
   18074:	b	18094 <__printf_chk@plt+0x6c28>
   18078:	mov	r1, r4
   1807c:	bl	11424 <fputs@plt>
   18080:	mov	r1, r5
   18084:	add	r0, sp, #80	; 0x50
   18088:	bl	16ba4 <__printf_chk@plt+0x5738>
   1808c:	cmp	r0, #0
   18090:	beq	181b0 <__printf_chk@plt+0x6d44>
   18094:	ldr	r3, [r6]
   18098:	tst	r3, #2
   1809c:	ldreq	r0, [sp, #80]	; 0x50
   180a0:	beq	18078 <__printf_chk@plt+0x6c0c>
   180a4:	ldr	r3, [sp, #84]	; 0x54
   180a8:	cmp	r3, #0
   180ac:	bgt	180bc <__printf_chk@plt+0x6c50>
   180b0:	mov	r1, r9
   180b4:	mov	r0, #98	; 0x62
   180b8:	bl	1c0cc <__printf_chk@plt+0xac60>
   180bc:	ldr	r0, [sp, #80]	; 0x50
   180c0:	ldrb	r3, [r0]
   180c4:	cmp	r3, #37	; 0x25
   180c8:	bne	18078 <__printf_chk@plt+0x6c0c>
   180cc:	ldr	r3, [sp, #84]	; 0x54
   180d0:	cmp	r3, #1
   180d4:	bgt	180e8 <__printf_chk@plt+0x6c7c>
   180d8:	mov	r1, r9
   180dc:	mov	r0, #98	; 0x62
   180e0:	bl	1c0cc <__printf_chk@plt+0xac60>
   180e4:	ldr	r0, [sp, #80]	; 0x50
   180e8:	ldrb	r3, [r0, #1]
   180ec:	cmp	r3, #33	; 0x21
   180f0:	bne	18078 <__printf_chk@plt+0x6c0c>
   180f4:	b	18080 <__printf_chk@plt+0x6c14>
   180f8:	ldr	r9, [sp, #80]	; 0x50
   180fc:	mov	r2, #11
   18100:	mov	r0, r9
   18104:	ldr	r1, [pc, #1380]	; 18670 <__printf_chk@plt+0x7204>
   18108:	bl	1140c <memcmp@plt>
   1810c:	cmp	r0, #0
   18110:	bne	18064 <__printf_chk@plt+0x6bf8>
   18114:	ldr	r6, [pc, #1356]	; 18668 <__printf_chk@plt+0x71fc>
   18118:	adds	r2, r4, #0
   1811c:	movne	r2, #1
   18120:	ldr	r3, [r6]
   18124:	str	r2, [sp, #28]
   18128:	eor	r3, r3, #2
   1812c:	ands	r3, r2, r3, lsr #1
   18130:	bne	183c8 <__printf_chk@plt+0x6f5c>
   18134:	mov	r3, #0
   18138:	str	r3, [sp, #44]	; 0x2c
   1813c:	str	r3, [sp, #40]	; 0x28
   18140:	str	r3, [sp, #24]
   18144:	mov	r3, #1
   18148:	str	r3, [sp, #12]
   1814c:	mov	r1, r5
   18150:	add	r0, sp, #80	; 0x50
   18154:	bl	16ba4 <__printf_chk@plt+0x5738>
   18158:	cmp	r0, #0
   1815c:	beq	181b0 <__printf_chk@plt+0x6d44>
   18160:	ldr	r3, [sp, #84]	; 0x54
   18164:	cmp	r3, #0
   18168:	bgt	18178 <__printf_chk@plt+0x6d0c>
   1816c:	ldr	r1, [pc, #1272]	; 1866c <__printf_chk@plt+0x7200>
   18170:	mov	r0, #98	; 0x62
   18174:	bl	1c0cc <__printf_chk@plt+0xac60>
   18178:	ldr	r3, [sp, #80]	; 0x50
   1817c:	ldrb	r2, [r3]
   18180:	cmp	r2, #37	; 0x25
   18184:	beq	18204 <__printf_chk@plt+0x6d98>
   18188:	clz	r3, r4
   1818c:	mov	r9, #1
   18190:	lsr	r3, r3, #5
   18194:	mov	r2, #0
   18198:	str	r2, [sp, #12]
   1819c:	cmp	r3, #0
   181a0:	beq	181e0 <__printf_chk@plt+0x6d74>
   181a4:	ldr	r3, [sp, #24]
   181a8:	cmp	r3, #0
   181ac:	bne	1814c <__printf_chk@plt+0x6ce0>
   181b0:	ldr	r3, [sp, #20]
   181b4:	add	r0, sp, #80	; 0x50
   181b8:	str	r3, [r7]
   181bc:	ldr	r3, [sp, #16]
   181c0:	str	r3, [r8]
   181c4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   181c8:	ldr	r2, [sp, #124]	; 0x7c
   181cc:	ldr	r3, [fp]
   181d0:	cmp	r2, r3
   181d4:	bne	18640 <__printf_chk@plt+0x71d4>
   181d8:	add	sp, sp, #132	; 0x84
   181dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   181e0:	ldr	r3, [sp, #28]
   181e4:	cmp	r9, #0
   181e8:	moveq	r3, #0
   181ec:	cmp	r3, #0
   181f0:	beq	1814c <__printf_chk@plt+0x6ce0>
   181f4:	mov	r1, r4
   181f8:	ldr	r0, [sp, #80]	; 0x50
   181fc:	bl	11424 <fputs@plt>
   18200:	b	1814c <__printf_chk@plt+0x6ce0>
   18204:	ldr	r2, [sp, #84]	; 0x54
   18208:	cmp	r2, #1
   1820c:	bgt	1826c <__printf_chk@plt+0x6e00>
   18210:	ldr	r1, [pc, #1108]	; 1866c <__printf_chk@plt+0x7200>
   18214:	mov	r0, #98	; 0x62
   18218:	bl	1c0cc <__printf_chk@plt+0xac60>
   1821c:	ldr	r3, [sp, #80]	; 0x50
   18220:	ldrb	r2, [r3, #1]
   18224:	cmp	r2, #37	; 0x25
   18228:	beq	18278 <__printf_chk@plt+0x6e0c>
   1822c:	ldr	r3, [sp, #84]	; 0x54
   18230:	cmp	r3, #1
   18234:	bgt	1824c <__printf_chk@plt+0x6de0>
   18238:	ldr	r1, [pc, #1068]	; 1866c <__printf_chk@plt+0x7200>
   1823c:	mov	r0, #98	; 0x62
   18240:	bl	1c0cc <__printf_chk@plt+0xac60>
   18244:	ldr	r3, [sp, #80]	; 0x50
   18248:	ldrb	r2, [r3, #1]
   1824c:	ldr	r3, [sp, #12]
   18250:	cmp	r4, #0
   18254:	eoreq	r3, r3, #1
   18258:	movne	r3, #0
   1825c:	cmp	r2, #33	; 0x21
   18260:	beq	18368 <__printf_chk@plt+0x6efc>
   18264:	mov	r9, #1
   18268:	b	1819c <__printf_chk@plt+0x6d30>
   1826c:	ldrb	r2, [r3, #1]
   18270:	cmp	r2, #37	; 0x25
   18274:	bne	1824c <__printf_chk@plt+0x6de0>
   18278:	ldr	sl, [pc, #1012]	; 18674 <__printf_chk@plt+0x7208>
   1827c:	mov	r9, #0
   18280:	ldr	r1, [pc, #1008]	; 18678 <__printf_chk@plt+0x720c>
   18284:	b	1828c <__printf_chk@plt+0x6e20>
   18288:	ldr	r1, [sl, #-12]
   1828c:	add	r0, sp, #80	; 0x50
   18290:	bl	165f0 <__printf_chk@plt+0x5184>
   18294:	cmp	r0, #0
   18298:	str	r0, [sp, #76]	; 0x4c
   1829c:	bne	18380 <__printf_chk@plt+0x6f14>
   182a0:	add	r9, r9, #1
   182a4:	cmp	r9, #16
   182a8:	add	sl, sl, #12
   182ac:	bne	18288 <__printf_chk@plt+0x6e1c>
   182b0:	ldr	r3, [sp, #12]
   182b4:	cmp	r3, #0
   182b8:	beq	18344 <__printf_chk@plt+0x6ed8>
   182bc:	ldr	r1, [pc, #952]	; 1867c <__printf_chk@plt+0x7210>
   182c0:	add	r0, sp, #80	; 0x50
   182c4:	bl	165f0 <__printf_chk@plt+0x5184>
   182c8:	cmp	r0, #0
   182cc:	movne	r3, #0
   182d0:	str	r0, [sp, #76]	; 0x4c
   182d4:	strne	r3, [sp, #12]
   182d8:	bne	18344 <__printf_chk@plt+0x6ed8>
   182dc:	ldr	r3, [sp, #40]	; 0x28
   182e0:	cmp	r3, #0
   182e4:	beq	18458 <__printf_chk@plt+0x6fec>
   182e8:	ldr	r3, [sp, #44]	; 0x2c
   182ec:	cmp	r3, #0
   182f0:	bne	18420 <__printf_chk@plt+0x6fb4>
   182f4:	ldr	r1, [pc, #900]	; 18680 <__printf_chk@plt+0x7214>
   182f8:	add	r0, sp, #80	; 0x50
   182fc:	bl	165f0 <__printf_chk@plt+0x5184>
   18300:	cmp	r0, #0
   18304:	str	r0, [sp, #76]	; 0x4c
   18308:	beq	18420 <__printf_chk@plt+0x6fb4>
   1830c:	add	r1, sp, #104	; 0x68
   18310:	add	r0, sp, #76	; 0x4c
   18314:	bl	16e24 <__printf_chk@plt+0x59b8>
   18318:	cmp	r0, #0
   1831c:	beq	18334 <__printf_chk@plt+0x6ec8>
   18320:	ldr	r1, [sp, #32]
   18324:	ldr	r3, [sp, #104]	; 0x68
   18328:	ldr	r2, [r1, #4]
   1832c:	cmp	r2, r3
   18330:	strcc	r3, [r1, #4]
   18334:	mov	r9, #1
   18338:	str	r9, [sp, #44]	; 0x2c
   1833c:	str	r9, [sp, #12]
   18340:	b	18348 <__printf_chk@plt+0x6edc>
   18344:	mov	r9, #1
   18348:	ldr	r3, [r6]
   1834c:	tst	r3, #4
   18350:	bne	183d8 <__printf_chk@plt+0x6f6c>
   18354:	ldr	r3, [sp, #12]
   18358:	cmp	r4, #0
   1835c:	eoreq	r3, r3, #1
   18360:	movne	r3, #0
   18364:	b	1819c <__printf_chk@plt+0x6d30>
   18368:	ldr	r2, [r6]
   1836c:	tst	r2, #2
   18370:	beq	18264 <__printf_chk@plt+0x6df8>
   18374:	cmp	r3, #0
   18378:	bne	181a4 <__printf_chk@plt+0x6d38>
   1837c:	b	1814c <__printf_chk@plt+0x6ce0>
   18380:	add	r9, r9, r9, lsl #1
   18384:	ldr	r3, [pc, #760]	; 18684 <__printf_chk@plt+0x7218>
   18388:	ldr	r1, [sp, #32]
   1838c:	add	r3, r3, r9, lsl #2
   18390:	ldr	r2, [r3, #8]
   18394:	ldr	r9, [r3, #4]
   18398:	tst	r2, #1
   1839c:	add	r3, r1, r2, asr #1
   183a0:	ldrne	r2, [r1, r2, asr #1]
   183a4:	mov	r1, r0
   183a8:	mov	r0, r3
   183ac:	ldrne	r9, [r2, r9]
   183b0:	mov	r3, r5
   183b4:	str	r4, [sp]
   183b8:	ldr	r2, [sp, #36]	; 0x24
   183bc:	blx	r9
   183c0:	mov	r9, r0
   183c4:	b	18348 <__printf_chk@plt+0x6edc>
   183c8:	mov	r0, r9
   183cc:	mov	r1, r4
   183d0:	bl	11424 <fputs@plt>
   183d4:	b	18134 <__printf_chk@plt+0x6cc8>
   183d8:	ldr	r1, [pc, #680]	; 18688 <__printf_chk@plt+0x721c>
   183dc:	add	r0, sp, #80	; 0x50
   183e0:	bl	165f0 <__printf_chk@plt+0x5184>
   183e4:	cmp	r0, #0
   183e8:	beq	183f4 <__printf_chk@plt+0x6f88>
   183ec:	mov	r9, #0
   183f0:	b	18354 <__printf_chk@plt+0x6ee8>
   183f4:	ldr	r1, [pc, #656]	; 1868c <__printf_chk@plt+0x7220>
   183f8:	add	r0, sp, #80	; 0x50
   183fc:	bl	165f0 <__printf_chk@plt+0x5184>
   18400:	cmp	r0, #0
   18404:	bne	183ec <__printf_chk@plt+0x6f80>
   18408:	ldr	r1, [pc, #640]	; 18690 <__printf_chk@plt+0x7224>
   1840c:	add	r0, sp, #80	; 0x50
   18410:	bl	165f0 <__printf_chk@plt+0x5184>
   18414:	cmp	r0, #0
   18418:	bne	183ec <__printf_chk@plt+0x6f80>
   1841c:	b	18354 <__printf_chk@plt+0x6ee8>
   18420:	ldr	r9, [pc, #620]	; 18694 <__printf_chk@plt+0x7228>
   18424:	ldr	r1, [pc, #620]	; 18698 <__printf_chk@plt+0x722c>
   18428:	add	sl, r9, #28
   1842c:	b	18434 <__printf_chk@plt+0x6fc8>
   18430:	ldr	r1, [r9, #4]!
   18434:	add	r0, sp, #80	; 0x50
   18438:	bl	165f0 <__printf_chk@plt+0x5184>
   1843c:	cmp	r0, #0
   18440:	bne	1862c <__printf_chk@plt+0x71c0>
   18444:	cmp	sl, r9
   18448:	bne	18430 <__printf_chk@plt+0x6fc4>
   1844c:	mov	r9, #1
   18450:	str	r9, [sp, #12]
   18454:	b	18348 <__printf_chk@plt+0x6edc>
   18458:	ldr	r1, [pc, #572]	; 1869c <__printf_chk@plt+0x7230>
   1845c:	add	r0, sp, #80	; 0x50
   18460:	bl	165f0 <__printf_chk@plt+0x5184>
   18464:	cmp	r0, #0
   18468:	str	r0, [sp, #12]
   1846c:	str	r0, [sp, #76]	; 0x4c
   18470:	beq	182e8 <__printf_chk@plt+0x6e7c>
   18474:	ldrb	r9, [r0]
   18478:	mov	r3, #0
   1847c:	str	r3, [sp, #68]	; 0x44
   18480:	ldr	r3, [pc, #536]	; 186a0 <__printf_chk@plt+0x7234>
   18484:	ldrb	r3, [r3, r9]
   18488:	cmp	r3, #0
   1848c:	beq	184b0 <__printf_chk@plt+0x7044>
   18490:	ldr	r3, [sp, #12]
   18494:	add	r3, r3, #1
   18498:	ldrb	r9, [r3]
   1849c:	str	r3, [sp, #12]
   184a0:	ldr	r3, [pc, #504]	; 186a0 <__printf_chk@plt+0x7234>
   184a4:	ldrb	r3, [r3, r9]
   184a8:	cmp	r3, #0
   184ac:	bne	18490 <__printf_chk@plt+0x7024>
   184b0:	cmp	r9, #0
   184b4:	beq	185f4 <__printf_chk@plt+0x7188>
   184b8:	ldr	sl, [sp, #12]
   184bc:	b	184d4 <__printf_chk@plt+0x7068>
   184c0:	ldr	r2, [pc, #472]	; 186a0 <__printf_chk@plt+0x7234>
   184c4:	ldrb	r2, [r2, r9]
   184c8:	cmp	r2, #0
   184cc:	bne	184e4 <__printf_chk@plt+0x7078>
   184d0:	mov	sl, r3
   184d4:	ldrb	r9, [sl, #1]
   184d8:	add	r3, sl, #1
   184dc:	cmp	r9, #0
   184e0:	bne	184c0 <__printf_chk@plt+0x7054>
   184e4:	ldr	r2, [sp, #12]
   184e8:	ldr	r1, [pc, #436]	; 186a4 <__printf_chk@plt+0x7238>
   184ec:	sub	r2, r3, r2
   184f0:	str	r3, [sp, #56]	; 0x38
   184f4:	mov	r3, #0
   184f8:	str	sl, [sp, #52]	; 0x34
   184fc:	str	r9, [sp, #64]	; 0x40
   18500:	str	r4, [sp, #48]	; 0x30
   18504:	mov	sl, r2
   18508:	mov	r9, r1
   1850c:	mov	r4, r3
   18510:	str	r2, [sp, #60]	; 0x3c
   18514:	str	r5, [sp, #40]	; 0x28
   18518:	ldr	r5, [r9], #4
   1851c:	mov	r0, r5
   18520:	bl	11358 <strlen@plt>
   18524:	cmp	r0, sl
   18528:	beq	185b0 <__printf_chk@plt+0x7144>
   1852c:	add	r4, r4, #1
   18530:	cmp	r4, #4
   18534:	bne	18518 <__printf_chk@plt+0x70ac>
   18538:	ldr	r2, [sp, #60]	; 0x3c
   1853c:	ldr	r1, [sp, #12]
   18540:	add	r0, sp, #92	; 0x5c
   18544:	ldr	sl, [sp, #52]	; 0x34
   18548:	ldr	r5, [sp, #40]	; 0x28
   1854c:	ldr	r4, [sp, #48]	; 0x30
   18550:	bl	23578 <_ZdlPv@@Base+0xb2c>
   18554:	ldr	r3, [sp, #96]	; 0x60
   18558:	ldr	r2, [sp, #100]	; 0x64
   1855c:	cmp	r3, r2
   18560:	bge	1861c <__printf_chk@plt+0x71b0>
   18564:	ldr	r2, [sp, #92]	; 0x5c
   18568:	add	r0, r3, #1
   1856c:	mov	r1, #0
   18570:	str	r0, [sp, #96]	; 0x60
   18574:	strb	r1, [r2, r3]
   18578:	ldr	r1, [sp, #92]	; 0x5c
   1857c:	add	r0, sp, #104	; 0x68
   18580:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18584:	ldr	r3, [pc, #284]	; 186a8 <__printf_chk@plt+0x723c>
   18588:	add	r1, sp, #104	; 0x68
   1858c:	mov	r2, r3
   18590:	ldr	r0, [pc, #276]	; 186ac <__printf_chk@plt+0x7240>
   18594:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   18598:	add	r0, sp, #92	; 0x5c
   1859c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   185a0:	ldr	r3, [sp, #56]	; 0x38
   185a4:	ldrb	r9, [sl, #1]
   185a8:	str	r3, [sp, #12]
   185ac:	b	18480 <__printf_chk@plt+0x7014>
   185b0:	mov	r0, r5
   185b4:	mov	r2, sl
   185b8:	ldr	r1, [sp, #12]
   185bc:	bl	1140c <memcmp@plt>
   185c0:	cmp	r0, #0
   185c4:	bne	1852c <__printf_chk@plt+0x70c0>
   185c8:	ldr	r1, [sp, #56]	; 0x38
   185cc:	mov	r3, r4
   185d0:	mov	r2, #1
   185d4:	str	r1, [sp, #12]
   185d8:	ldr	r1, [sp, #68]	; 0x44
   185dc:	ldr	r9, [sp, #64]	; 0x40
   185e0:	orr	r3, r1, r2, lsl r3
   185e4:	ldr	r5, [sp, #40]	; 0x28
   185e8:	ldr	r4, [sp, #48]	; 0x30
   185ec:	str	r3, [sp, #68]	; 0x44
   185f0:	b	18480 <__printf_chk@plt+0x7014>
   185f4:	ldr	r1, [sp, #32]
   185f8:	ldr	r0, [sp, #68]	; 0x44
   185fc:	mov	r2, #1
   18600:	ldr	r3, [r1]
   18604:	str	r2, [sp, #40]	; 0x28
   18608:	orr	r3, r3, r0
   1860c:	str	r3, [r1]
   18610:	mov	r9, r2
   18614:	str	r2, [sp, #12]
   18618:	b	18348 <__printf_chk@plt+0x6edc>
   1861c:	add	r0, sp, #92	; 0x5c
   18620:	bl	23828 <_ZdlPv@@Base+0xddc>
   18624:	ldr	r3, [sp, #96]	; 0x60
   18628:	b	18564 <__printf_chk@plt+0x70f8>
   1862c:	mov	r3, #1
   18630:	str	r3, [sp, #24]
   18634:	mov	r9, r3
   18638:	str	r3, [sp, #12]
   1863c:	b	18348 <__printf_chk@plt+0x6edc>
   18640:	bl	11250 <__stack_chk_fail@plt>
   18644:	b	18650 <__printf_chk@plt+0x71e4>
   18648:	add	r0, sp, #92	; 0x5c
   1864c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18650:	add	r0, sp, #80	; 0x50
   18654:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18658:	bl	1125c <__cxa_end_cleanup@plt>
   1865c:	andeq	fp, r3, r0, ror #26
   18660:	andeq	pc, r3, r8, lsl #3
   18664:	andeq	pc, r3, r0, lsl #3
   18668:	andeq	sp, r3, r4, lsl r0
   1866c:	muleq	r2, r8, r3
   18670:	andeq	r6, r2, r8, lsl #26
   18674:	andeq	r7, r2, ip, lsr #5
   18678:	andeq	r7, r2, r4, asr r6
   1867c:	andeq	r6, r2, r8, lsl #28
   18680:	muleq	r2, r8, r6
   18684:	andeq	r7, r2, r0, lsr #5
   18688:	andeq	r6, r2, r4, asr #25
   1868c:	strdeq	r6, [r2], -ip
   18690:	ldrdeq	r6, [r2], -ip
   18694:	andeq	r7, r2, r0, ror #6
   18698:	andeq	r7, r2, r4, ror #12
   1869c:	andeq	r6, r2, r4, lsl sp
   186a0:	andeq	pc, r3, ip, rrx
   186a4:	andeq	ip, r3, r0, lsl r1
   186a8:	andeq	pc, r3, r0, asr #25
   186ac:	andeq	r7, r2, r0, lsl #13
   186b0:	push	{r4, r5, r6, r7, r8, lr}
   186b4:	sub	sp, sp, #40	; 0x28
   186b8:	ldr	r5, [pc, #424]	; 18868 <__printf_chk@plt+0x73fc>
   186bc:	mov	r7, r0
   186c0:	mov	r0, r1
   186c4:	ldr	r3, [r5]
   186c8:	ldr	r4, [r1]
   186cc:	str	r3, [sp, #36]	; 0x24
   186d0:	bl	122f8 <__printf_chk@plt+0xe8c>
   186d4:	ldr	r0, [pc, #400]	; 1886c <__printf_chk@plt+0x7400>
   186d8:	bl	11430 <getenv@plt>
   186dc:	cmp	r0, #0
   186e0:	beq	18780 <__printf_chk@plt+0x7314>
   186e4:	ldr	r0, [pc, #384]	; 1886c <__printf_chk@plt+0x7400>
   186e8:	bl	11430 <getenv@plt>
   186ec:	add	r1, sp, #12
   186f0:	mov	r8, r0
   186f4:	bl	206f8 <__printf_chk@plt+0xf28c>
   186f8:	subs	r6, r0, #0
   186fc:	beq	18814 <__printf_chk@plt+0x73a8>
   18700:	mov	r3, r4
   18704:	mov	r2, #17
   18708:	mov	r1, #1
   1870c:	ldr	r0, [pc, #348]	; 18870 <__printf_chk@plt+0x7404>
   18710:	bl	1131c <fwrite@plt>
   18714:	mov	r1, r4
   18718:	ldr	r0, [r7, #8]
   1871c:	bl	17088 <__printf_chk@plt+0x5c1c>
   18720:	mov	r1, r4
   18724:	mov	r0, #10
   18728:	bl	11268 <putc@plt>
   1872c:	ldr	r3, [sp, #12]
   18730:	mov	r2, r6
   18734:	mvn	r1, #0
   18738:	mov	r0, r7
   1873c:	str	r4, [sp]
   18740:	bl	17ff0 <__printf_chk@plt+0x6b84>
   18744:	mov	r0, r6
   18748:	bl	11370 <fclose@plt>
   1874c:	ldr	r0, [sp, #12]
   18750:	bl	1116c <free@plt>
   18754:	mov	r3, r4
   18758:	mov	r2, #14
   1875c:	mov	r1, #1
   18760:	ldr	r0, [pc, #268]	; 18874 <__printf_chk@plt+0x7408>
   18764:	bl	1131c <fwrite@plt>
   18768:	ldr	r2, [sp, #36]	; 0x24
   1876c:	ldr	r3, [r5]
   18770:	cmp	r2, r3
   18774:	bne	18858 <__printf_chk@plt+0x73ec>
   18778:	add	sp, sp, #40	; 0x28
   1877c:	pop	{r4, r5, r6, r7, r8, pc}
   18780:	add	r0, sp, #16
   18784:	ldr	r1, [pc, #224]	; 1886c <__printf_chk@plt+0x7400>
   18788:	bl	235d4 <_ZdlPv@@Base+0xb88>
   1878c:	ldr	r3, [sp, #20]
   18790:	ldr	r2, [sp, #24]
   18794:	cmp	r3, r2
   18798:	bge	18848 <__printf_chk@plt+0x73dc>
   1879c:	ldr	r2, [sp, #16]
   187a0:	add	r0, r3, #1
   187a4:	mov	r1, #61	; 0x3d
   187a8:	str	r0, [sp, #20]
   187ac:	strb	r1, [r2, r3]
   187b0:	add	r0, sp, #16
   187b4:	ldr	r1, [pc, #188]	; 18878 <__printf_chk@plt+0x740c>
   187b8:	bl	2385c <_ZdlPv@@Base+0xe10>
   187bc:	ldr	r3, [sp, #20]
   187c0:	ldr	r2, [sp, #24]
   187c4:	cmp	r3, r2
   187c8:	bge	18838 <__printf_chk@plt+0x73cc>
   187cc:	ldr	r2, [sp, #16]
   187d0:	add	r0, r3, #1
   187d4:	mov	r1, #0
   187d8:	str	r0, [sp, #20]
   187dc:	strb	r1, [r2, r3]
   187e0:	ldr	r0, [sp, #16]
   187e4:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   187e8:	bl	113c4 <putenv@plt>
   187ec:	cmp	r0, #0
   187f0:	beq	18808 <__printf_chk@plt+0x739c>
   187f4:	ldr	r3, [pc, #128]	; 1887c <__printf_chk@plt+0x7410>
   187f8:	ldr	r0, [pc, #128]	; 18880 <__printf_chk@plt+0x7414>
   187fc:	mov	r2, r3
   18800:	mov	r1, r3
   18804:	bl	1d450 <__printf_chk@plt+0xbfe4>
   18808:	add	r0, sp, #16
   1880c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18810:	b	186e4 <__printf_chk@plt+0x7278>
   18814:	mov	r1, r8
   18818:	add	r0, sp, #16
   1881c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18820:	ldr	r3, [pc, #84]	; 1887c <__printf_chk@plt+0x7410>
   18824:	add	r1, sp, #16
   18828:	mov	r2, r3
   1882c:	ldr	r0, [pc, #80]	; 18884 <__printf_chk@plt+0x7418>
   18830:	bl	1d450 <__printf_chk@plt+0xbfe4>
   18834:	b	18700 <__printf_chk@plt+0x7294>
   18838:	add	r0, sp, #16
   1883c:	bl	23828 <_ZdlPv@@Base+0xddc>
   18840:	ldr	r3, [sp, #20]
   18844:	b	187cc <__printf_chk@plt+0x7360>
   18848:	add	r0, sp, #16
   1884c:	bl	23828 <_ZdlPv@@Base+0xddc>
   18850:	ldr	r3, [sp, #20]
   18854:	b	1879c <__printf_chk@plt+0x7330>
   18858:	bl	11250 <__stack_chk_fail@plt>
   1885c:	add	r0, sp, #16
   18860:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18864:	bl	1125c <__cxa_end_cleanup@plt>
   18868:	andeq	fp, r3, r0, ror #26
   1886c:			; <UNDEFINED> instruction: 0x000271b8
   18870:	andeq	r7, r2, r8, ror #9
   18874:	andeq	r7, r2, r4, lsr #8
   18878:	andeq	r7, r2, r8, lsr #13
   1887c:	andeq	pc, r3, r0, asr #25
   18880:	andeq	r7, r2, r8, asr #3
   18884:			; <UNDEFINED> instruction: 0x000276b4
   18888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1888c:	mov	r4, r1
   18890:	ldr	r6, [pc, #848]	; 18be8 <__printf_chk@plt+0x777c>
   18894:	ldr	r1, [r1, #20]
   18898:	sub	sp, sp, #60	; 0x3c
   1889c:	mov	r9, r0
   188a0:	ldr	r0, [r6]
   188a4:	tst	r1, #8
   188a8:	mov	r7, r2
   188ac:	mov	r5, r3
   188b0:	str	r0, [sp, #52]	; 0x34
   188b4:	beq	18918 <__printf_chk@plt+0x74ac>
   188b8:	ldr	r3, [r4, #12]
   188bc:	ldr	r2, [r4, #16]
   188c0:	cmp	r3, r2
   188c4:	bge	18b00 <__printf_chk@plt+0x7694>
   188c8:	ldr	r2, [r4, #8]
   188cc:	add	r0, r3, #1
   188d0:	mov	r1, #0
   188d4:	str	r0, [r4, #12]
   188d8:	strb	r1, [r2, r3]
   188dc:	ldr	r2, [r4, #4]
   188e0:	ldr	r3, [pc, #772]	; 18bec <__printf_chk@plt+0x7780>
   188e4:	add	r0, sp, #16
   188e8:	add	r3, r3, r2, lsl #2
   188ec:	ldr	r1, [r3, #272]	; 0x110
   188f0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   188f4:	ldr	r1, [r4, #8]
   188f8:	add	r0, sp, #32
   188fc:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18900:	add	r1, sp, #16
   18904:	add	r2, sp, #32
   18908:	ldr	r3, [pc, #736]	; 18bf0 <__printf_chk@plt+0x7784>
   1890c:	ldr	r0, [pc, #736]	; 18bf4 <__printf_chk@plt+0x7788>
   18910:	bl	1d450 <__printf_chk@plt+0xbfe4>
   18914:	ldr	r1, [r4, #20]
   18918:	ldr	r3, [r4, #44]	; 0x2c
   1891c:	ldr	sl, [r4, #40]	; 0x28
   18920:	cmp	r3, r7
   18924:	mov	r8, #0
   18928:	orr	r1, r1, #8
   1892c:	strlt	r7, [r4, #44]	; 0x2c
   18930:	cmp	sl, r8
   18934:	str	r1, [r4, #20]
   18938:	str	r8, [sp, #12]
   1893c:	beq	18a80 <__printf_chk@plt+0x7614>
   18940:	ldr	r3, [r4, #4]
   18944:	cmp	r3, r8
   18948:	beq	18a34 <__printf_chk@plt+0x75c8>
   1894c:	bl	113b8 <__errno_location@plt>
   18950:	mov	r1, sl
   18954:	mov	r3, r8
   18958:	mov	r2, r8
   1895c:	str	r8, [r0]
   18960:	mov	fp, r0
   18964:	ldr	r0, [pc, #652]	; 18bf8 <__printf_chk@plt+0x778c>
   18968:	bl	23254 <_ZdlPv@@Base+0x808>
   1896c:	subs	sl, r0, #0
   18970:	beq	18b58 <__printf_chk@plt+0x76ec>
   18974:	ldr	r3, [r4, #40]	; 0x28
   18978:	str	r3, [sp, #12]
   1897c:	cmp	r5, #0
   18980:	beq	18b10 <__printf_chk@plt+0x76a4>
   18984:	ldr	r2, [sp, #96]	; 0x60
   18988:	ldr	r3, [r4, #4]
   1898c:	adds	r8, r2, #0
   18990:	movne	r8, #1
   18994:	cmp	r3, #3
   18998:	movne	r3, #0
   1899c:	andeq	r3, r8, #1
   189a0:	cmp	r3, #0
   189a4:	mov	r2, #17
   189a8:	mov	r3, r5
   189ac:	mov	r1, #1
   189b0:	bne	18bc0 <__printf_chk@plt+0x7754>
   189b4:	ldr	r0, [pc, #576]	; 18bfc <__printf_chk@plt+0x7790>
   189b8:	bl	1131c <fwrite@plt>
   189bc:	mov	r1, r5
   189c0:	mov	r0, r4
   189c4:	bl	17088 <__printf_chk@plt+0x5c1c>
   189c8:	mov	r1, r5
   189cc:	mov	r0, #10
   189d0:	bl	11268 <putc@plt>
   189d4:	ldr	r3, [sp, #12]
   189d8:	mov	r1, r7
   189dc:	mov	r0, r9
   189e0:	mov	r2, sl
   189e4:	str	r5, [sp]
   189e8:	bl	17ff0 <__printf_chk@plt+0x6b84>
   189ec:	mov	r0, sl
   189f0:	bl	11370 <fclose@plt>
   189f4:	ldr	r3, [r4, #4]
   189f8:	cmp	r3, #0
   189fc:	beq	18b48 <__printf_chk@plt+0x76dc>
   18a00:	cmp	r3, #3
   18a04:	movne	r8, #0
   18a08:	andeq	r8, r8, #1
   18a0c:	cmp	r8, #0
   18a10:	mov	r3, r5
   18a14:	mov	r2, #14
   18a18:	mov	r1, #1
   18a1c:	ldrne	r0, [pc, #476]	; 18c00 <__printf_chk@plt+0x7794>
   18a20:	ldreq	r0, [pc, #476]	; 18c04 <__printf_chk@plt+0x7798>
   18a24:	bl	1131c <fwrite@plt>
   18a28:	ldr	r3, [r4, #20]
   18a2c:	orr	r3, r3, #2
   18a30:	b	18ae0 <__printf_chk@plt+0x7674>
   18a34:	mov	r0, sl
   18a38:	add	r1, sp, #12
   18a3c:	bl	206f8 <__printf_chk@plt+0xf28c>
   18a40:	subs	sl, r0, #0
   18a44:	bne	1897c <__printf_chk@plt+0x7510>
   18a48:	ldr	r1, [r4, #40]	; 0x28
   18a4c:	add	r0, sp, #32
   18a50:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18a54:	ldr	r3, [pc, #404]	; 18bf0 <__printf_chk@plt+0x7784>
   18a58:	ldr	r0, [pc, #424]	; 18c08 <__printf_chk@plt+0x779c>
   18a5c:	add	r1, sp, #32
   18a60:	mov	r2, r3
   18a64:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   18a68:	ldr	r0, [r4, #40]	; 0x28
   18a6c:	cmp	r0, r8
   18a70:	beq	18a78 <__printf_chk@plt+0x760c>
   18a74:	bl	112a4 <_ZdaPv@plt>
   18a78:	mov	r3, #0
   18a7c:	str	r3, [r4, #40]	; 0x28
   18a80:	cmp	r5, #0
   18a84:	beq	18ad8 <__printf_chk@plt+0x766c>
   18a88:	ldr	r2, [sp, #96]	; 0x60
   18a8c:	ldr	r1, [r4, #4]
   18a90:	cmp	r2, #0
   18a94:	sub	r3, r1, #3
   18a98:	clz	r3, r3
   18a9c:	lsr	r3, r3, #5
   18aa0:	moveq	r3, #0
   18aa4:	cmp	r3, #0
   18aa8:	mov	r2, #19
   18aac:	mov	r3, r5
   18ab0:	mov	r1, #1
   18ab4:	bne	18b9c <__printf_chk@plt+0x7730>
   18ab8:	ldr	r0, [pc, #332]	; 18c0c <__printf_chk@plt+0x77a0>
   18abc:	bl	1131c <fwrite@plt>
   18ac0:	mov	r1, r5
   18ac4:	mov	r0, r4
   18ac8:	bl	17088 <__printf_chk@plt+0x5c1c>
   18acc:	mov	r1, r5
   18ad0:	mov	r0, #10
   18ad4:	bl	11268 <putc@plt>
   18ad8:	ldr	r3, [r4, #20]
   18adc:	orr	r3, r3, #1
   18ae0:	ldr	r1, [sp, #52]	; 0x34
   18ae4:	ldr	r2, [r6]
   18ae8:	bic	r3, r3, #8
   18aec:	cmp	r1, r2
   18af0:	str	r3, [r4, #20]
   18af4:	bne	18be4 <__printf_chk@plt+0x7778>
   18af8:	add	sp, sp, #60	; 0x3c
   18afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18b00:	add	r0, r4, #8
   18b04:	bl	23828 <_ZdlPv@@Base+0xddc>
   18b08:	ldr	r3, [r4, #12]
   18b0c:	b	188c8 <__printf_chk@plt+0x745c>
   18b10:	ldr	r3, [sp, #12]
   18b14:	mov	r1, r7
   18b18:	mov	r0, r9
   18b1c:	mov	r2, sl
   18b20:	str	r5, [sp]
   18b24:	bl	17ff0 <__printf_chk@plt+0x6b84>
   18b28:	mov	r0, sl
   18b2c:	bl	11370 <fclose@plt>
   18b30:	ldr	r3, [r4, #4]
   18b34:	cmp	r3, #0
   18b38:	bne	18a28 <__printf_chk@plt+0x75bc>
   18b3c:	ldr	r0, [sp, #12]
   18b40:	bl	1116c <free@plt>
   18b44:	b	18a28 <__printf_chk@plt+0x75bc>
   18b48:	ldr	r0, [sp, #12]
   18b4c:	bl	1116c <free@plt>
   18b50:	ldr	r3, [r4, #4]
   18b54:	b	18a00 <__printf_chk@plt+0x7594>
   18b58:	ldr	r1, [r4, #40]	; 0x28
   18b5c:	add	r0, sp, #16
   18b60:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18b64:	ldr	r0, [fp]
   18b68:	bl	111b4 <strerror@plt>
   18b6c:	mov	r1, r0
   18b70:	add	r0, sp, #32
   18b74:	bl	1cfdc <__printf_chk@plt+0xbb70>
   18b78:	ldr	r0, [pc, #144]	; 18c10 <__printf_chk@plt+0x77a4>
   18b7c:	add	r2, sp, #32
   18b80:	add	r1, sp, #16
   18b84:	ldr	r3, [pc, #100]	; 18bf0 <__printf_chk@plt+0x7784>
   18b88:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   18b8c:	ldr	r0, [r4, #40]	; 0x28
   18b90:	cmp	r0, #0
   18b94:	bne	18a74 <__printf_chk@plt+0x7608>
   18b98:	b	18a78 <__printf_chk@plt+0x760c>
   18b9c:	ldr	r0, [pc, #112]	; 18c14 <__printf_chk@plt+0x77a8>
   18ba0:	bl	1131c <fwrite@plt>
   18ba4:	mov	r1, r5
   18ba8:	add	r0, r4, #8
   18bac:	bl	163c4 <__printf_chk@plt+0x4f58>
   18bb0:	mov	r1, r5
   18bb4:	mov	r0, #10
   18bb8:	bl	11268 <putc@plt>
   18bbc:	b	18ad8 <__printf_chk@plt+0x766c>
   18bc0:	ldr	r0, [pc, #80]	; 18c18 <__printf_chk@plt+0x77ac>
   18bc4:	bl	1131c <fwrite@plt>
   18bc8:	mov	r1, r5
   18bcc:	add	r0, r4, #8
   18bd0:	bl	163c4 <__printf_chk@plt+0x4f58>
   18bd4:	mov	r1, r5
   18bd8:	mov	r0, #10
   18bdc:	bl	11268 <putc@plt>
   18be0:	b	189d4 <__printf_chk@plt+0x7568>
   18be4:	bl	11250 <__stack_chk_fail@plt>
   18be8:	andeq	fp, r3, r0, ror #26
   18bec:	andeq	ip, r3, r0, lsl r0
   18bf0:	andeq	pc, r3, r0, asr #25
   18bf4:	andeq	r7, r2, r4, asr #13
   18bf8:	andeq	sp, r3, ip, asr r0
   18bfc:	andeq	r7, r2, r8, ror #9
   18c00:	andeq	r7, r2, ip, lsl r7
   18c04:	andeq	r7, r2, r4, lsr #8
   18c08:			; <UNDEFINED> instruction: 0x000276b4
   18c0c:	andeq	r7, r2, r0, asr #14
   18c10:	strdeq	r7, [r2], -r4
   18c14:	andeq	r7, r2, ip, lsr #14
   18c18:	andeq	r7, r2, r8, lsl #14
   18c1c:	ldr	r3, [r0, #12]
   18c20:	cmp	r3, #0
   18c24:	bxeq	lr
   18c28:	mov	ip, #0
   18c2c:	ldr	r2, [r3, #44]	; 0x2c
   18c30:	ldr	r3, [r3]
   18c34:	cmp	r2, ip
   18c38:	addge	ip, r2, #1
   18c3c:	cmp	r3, #0
   18c40:	bne	18c2c <__printf_chk@plt+0x77c0>
   18c44:	cmp	ip, #0
   18c48:	bxle	lr
   18c4c:	push	{r4, r5, r6, r7, r8, lr}
   18c50:	add	r4, ip, #1
   18c54:	cmn	r4, #-536870910	; 0xe0000002
   18c58:	lslle	r7, r4, #2
   18c5c:	mvngt	r7, #0
   18c60:	sub	sp, sp, #8
   18c64:	mov	r5, r0
   18c68:	mov	r0, r7
   18c6c:	mov	r6, r1
   18c70:	bl	111e4 <_Znaj@plt>
   18c74:	mov	r8, r0
   18c78:	mov	r0, r7
   18c7c:	bl	111e4 <_Znaj@plt>
   18c80:	lsl	ip, r4, #2
   18c84:	add	lr, r8, ip
   18c88:	mov	r3, r8
   18c8c:	mov	r7, r0
   18c90:	sub	r2, r0, #4
   18c94:	mov	r0, #0
   18c98:	mov	r1, r3
   18c9c:	str	r0, [r3], #4
   18ca0:	cmp	r3, lr
   18ca4:	str	r1, [r2, #4]!
   18ca8:	bne	18c98 <__printf_chk@plt+0x782c>
   18cac:	ldr	r2, [r5, #12]
   18cb0:	cmp	r2, #0
   18cb4:	beq	18ce4 <__printf_chk@plt+0x7878>
   18cb8:	mvn	r1, #0
   18cbc:	ldr	r3, [r2, #44]	; 0x2c
   18cc0:	cmp	r3, r1
   18cc4:	movlt	r3, r1
   18cc8:	add	r3, r3, #1
   18ccc:	ldr	r0, [r7, r3, lsl #2]
   18cd0:	str	r2, [r0]
   18cd4:	str	r2, [r7, r3, lsl #2]
   18cd8:	ldr	r2, [r2]
   18cdc:	cmp	r2, #0
   18ce0:	bne	18cbc <__printf_chk@plt+0x7850>
   18ce4:	mov	r3, #0
   18ce8:	sub	ip, ip, #4
   18cec:	str	r3, [r5, #12]
   18cf0:	add	ip, r8, ip
   18cf4:	sub	r3, r8, #4
   18cf8:	mov	r2, r7
   18cfc:	ldr	r1, [r3, #4]!
   18d00:	add	r2, r2, #4
   18d04:	cmp	r1, #0
   18d08:	ldrne	r1, [r2, #-4]
   18d0c:	ldrne	r0, [r5, #12]
   18d10:	strne	r0, [r1]
   18d14:	ldrne	r1, [r3]
   18d18:	strne	r1, [r5, #12]
   18d1c:	cmp	ip, r3
   18d20:	bne	18cfc <__printf_chk@plt+0x7890>
   18d24:	mov	r0, r8
   18d28:	bl	112a4 <_ZdaPv@plt>
   18d2c:	mov	r0, r7
   18d30:	bl	112a4 <_ZdaPv@plt>
   18d34:	ldr	r4, [r5, #12]
   18d38:	cmp	r4, #0
   18d3c:	beq	18db4 <__printf_chk@plt+0x7948>
   18d40:	ldr	r8, [pc, #144]	; 18dd8 <__printf_chk@plt+0x796c>
   18d44:	ldr	r7, [pc, #144]	; 18ddc <__printf_chk@plt+0x7970>
   18d48:	b	18d60 <__printf_chk@plt+0x78f4>
   18d4c:	ldr	r1, [r4, #44]	; 0x2c
   18d50:	ldr	r2, [r3, #44]	; 0x2c
   18d54:	cmp	r1, r2
   18d58:	blt	18dbc <__printf_chk@plt+0x7950>
   18d5c:	mov	r4, r3
   18d60:	ldr	r3, [r4]
   18d64:	cmp	r3, #0
   18d68:	bne	18d4c <__printf_chk@plt+0x78e0>
   18d6c:	ldr	r4, [r5, #12]
   18d70:	cmp	r4, #0
   18d74:	beq	18db4 <__printf_chk@plt+0x7948>
   18d78:	ldr	r3, [r4, #4]
   18d7c:	cmp	r3, #0
   18d80:	bne	18da8 <__printf_chk@plt+0x793c>
   18d84:	ldr	ip, [r4, #44]	; 0x2c
   18d88:	mov	r1, r4
   18d8c:	cmp	ip, #0
   18d90:	mvn	r2, #0
   18d94:	mov	r0, r5
   18d98:	blt	18da8 <__printf_chk@plt+0x793c>
   18d9c:	str	r3, [sp]
   18da0:	ldr	r3, [r6]
   18da4:	bl	18888 <__printf_chk@plt+0x741c>
   18da8:	ldr	r4, [r4]
   18dac:	cmp	r4, #0
   18db0:	bne	18d78 <__printf_chk@plt+0x790c>
   18db4:	add	sp, sp, #8
   18db8:	pop	{r4, r5, r6, r7, r8, pc}
   18dbc:	mov	r1, r8
   18dc0:	mov	r0, r7
   18dc4:	bl	1c0cc <__printf_chk@plt+0xac60>
   18dc8:	ldr	r3, [r4]
   18dcc:	cmp	r3, #0
   18dd0:	bne	18d5c <__printf_chk@plt+0x78f0>
   18dd4:	b	18d6c <__printf_chk@plt+0x7900>
   18dd8:	andeq	r7, r2, r4, asr r7
   18ddc:	andeq	r0, r0, fp, lsl #2
   18de0:	push	{r4, r5, r6, r7, lr}
   18de4:	sub	sp, sp, #28
   18de8:	ldr	r4, [pc, #140]	; 18e7c <__printf_chk@plt+0x7a10>
   18dec:	mov	r5, r0
   18df0:	mov	r7, r1
   18df4:	ldr	r3, [r4]
   18df8:	mov	r0, r2
   18dfc:	mov	r6, r2
   18e00:	str	r3, [sp, #20]
   18e04:	bl	122f8 <__printf_chk@plt+0xe8c>
   18e08:	mov	r1, r7
   18e0c:	add	r0, sp, #8
   18e10:	bl	235d4 <_ZdlPv@@Base+0xb88>
   18e14:	mov	r3, #0
   18e18:	str	r3, [sp]
   18e1c:	add	r2, sp, #8
   18e20:	mov	r0, r5
   18e24:	ldr	r3, [pc, #84]	; 18e80 <__printf_chk@plt+0x7a14>
   18e28:	mov	r1, #3
   18e2c:	bl	1714c <__printf_chk@plt+0x5ce0>
   18e30:	mov	r2, #1
   18e34:	mov	r1, r0
   18e38:	ldr	r3, [r6]
   18e3c:	mov	r0, r5
   18e40:	str	r2, [sp]
   18e44:	mvn	r2, #0
   18e48:	bl	18888 <__printf_chk@plt+0x741c>
   18e4c:	add	r0, sp, #8
   18e50:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18e54:	ldr	r2, [sp, #20]
   18e58:	ldr	r3, [r4]
   18e5c:	cmp	r2, r3
   18e60:	bne	18e6c <__printf_chk@plt+0x7a00>
   18e64:	add	sp, sp, #28
   18e68:	pop	{r4, r5, r6, r7, pc}
   18e6c:	bl	11250 <__stack_chk_fail@plt>
   18e70:	add	r0, sp, #8
   18e74:	bl	236c0 <_ZdlPv@@Base+0xc74>
   18e78:	bl	1125c <__cxa_end_cleanup@plt>
   18e7c:	andeq	fp, r3, r0, ror #26
   18e80:	andeq	pc, r3, ip, ror #2
   18e84:	push	{r4, r5, lr}
   18e88:	sub	sp, sp, #20
   18e8c:	mov	r4, r2
   18e90:	str	r1, [sp, #12]
   18e94:	add	r1, sp, #12
   18e98:	mov	r5, r0
   18e9c:	bl	17770 <__printf_chk@plt+0x6304>
   18ea0:	subs	r1, r0, #0
   18ea4:	beq	18ec8 <__printf_chk@plt+0x7a5c>
   18ea8:	ldr	r3, [r1, #4]
   18eac:	cmp	r3, #0
   18eb0:	bne	18ed4 <__printf_chk@plt+0x7a68>
   18eb4:	cmp	r4, #0
   18eb8:	bge	18ef8 <__printf_chk@plt+0x7a8c>
   18ebc:	ldr	r3, [r1, #20]
   18ec0:	orr	r3, r3, #4
   18ec4:	str	r3, [r1, #20]
   18ec8:	mov	r0, #0
   18ecc:	add	sp, sp, #20
   18ed0:	pop	{r4, r5, pc}
   18ed4:	mov	r3, #0
   18ed8:	mov	r0, r5
   18edc:	str	r3, [sp]
   18ee0:	mov	r2, r4
   18ee4:	ldr	r3, [sp, #32]
   18ee8:	bl	18888 <__printf_chk@plt+0x741c>
   18eec:	mov	r0, #0
   18ef0:	add	sp, sp, #20
   18ef4:	pop	{r4, r5, pc}
   18ef8:	str	r3, [sp]
   18efc:	mov	r0, r5
   18f00:	add	r2, r4, #1
   18f04:	ldr	r3, [sp, #32]
   18f08:	bl	18888 <__printf_chk@plt+0x741c>
   18f0c:	mov	r0, #0
   18f10:	add	sp, sp, #20
   18f14:	pop	{r4, r5, pc}
   18f18:	push	{r4, r5, lr}
   18f1c:	sub	sp, sp, #20
   18f20:	mov	r5, r2
   18f24:	str	r1, [sp, #12]
   18f28:	add	r1, sp, #12
   18f2c:	mov	r4, r0
   18f30:	bl	173f0 <__printf_chk@plt+0x5f84>
   18f34:	subs	r1, r0, #0
   18f38:	beq	18f54 <__printf_chk@plt+0x7ae8>
   18f3c:	mov	r3, #1
   18f40:	str	r3, [sp]
   18f44:	mov	r2, r5
   18f48:	mov	r0, r4
   18f4c:	ldr	r3, [sp, #32]
   18f50:	bl	18888 <__printf_chk@plt+0x741c>
   18f54:	mov	r0, #0
   18f58:	add	sp, sp, #20
   18f5c:	pop	{r4, r5, pc}
   18f60:	push	{r4, r5, lr}
   18f64:	sub	sp, sp, #20
   18f68:	mov	r5, r2
   18f6c:	str	r1, [sp, #12]
   18f70:	add	r1, sp, #12
   18f74:	mov	r4, r0
   18f78:	bl	17624 <__printf_chk@plt+0x61b8>
   18f7c:	subs	r1, r0, #0
   18f80:	beq	18f9c <__printf_chk@plt+0x7b30>
   18f84:	mov	r3, #0
   18f88:	str	r3, [sp]
   18f8c:	mov	r2, r5
   18f90:	mov	r0, r4
   18f94:	ldr	r3, [sp, #32]
   18f98:	bl	18888 <__printf_chk@plt+0x741c>
   18f9c:	mov	r0, #0
   18fa0:	add	sp, sp, #20
   18fa4:	pop	{r4, r5, pc}
   18fa8:	push	{r4, r5, lr}
   18fac:	sub	sp, sp, #20
   18fb0:	mov	r5, r2
   18fb4:	str	r1, [sp, #12]
   18fb8:	add	r1, sp, #12
   18fbc:	mov	r4, r0
   18fc0:	bl	173f0 <__printf_chk@plt+0x5f84>
   18fc4:	subs	r1, r0, #0
   18fc8:	beq	18fe4 <__printf_chk@plt+0x7b78>
   18fcc:	mov	r3, #0
   18fd0:	str	r3, [sp]
   18fd4:	mov	r2, r5
   18fd8:	mov	r0, r4
   18fdc:	ldr	r3, [sp, #32]
   18fe0:	bl	18888 <__printf_chk@plt+0x741c>
   18fe4:	mov	r0, #0
   18fe8:	add	sp, sp, #20
   18fec:	pop	{r4, r5, pc}
   18ff0:	push	{r4, r5, lr}
   18ff4:	sub	sp, sp, #20
   18ff8:	mov	r4, r2
   18ffc:	str	r1, [sp, #12]
   19000:	add	r1, sp, #12
   19004:	mov	r5, r0
   19008:	bl	17524 <__printf_chk@plt+0x60b8>
   1900c:	subs	r1, r0, #0
   19010:	beq	19028 <__printf_chk@plt+0x7bbc>
   19014:	cmp	r4, #0
   19018:	bge	19034 <__printf_chk@plt+0x7bc8>
   1901c:	ldr	r3, [r1, #20]
   19020:	orr	r3, r3, #4
   19024:	str	r3, [r1, #20]
   19028:	mov	r0, #0
   1902c:	add	sp, sp, #20
   19030:	pop	{r4, r5, pc}
   19034:	mov	r3, #0
   19038:	mov	r0, r5
   1903c:	str	r3, [sp]
   19040:	add	r2, r4, #1
   19044:	ldr	r3, [sp, #32]
   19048:	bl	18888 <__printf_chk@plt+0x741c>
   1904c:	mov	r0, #0
   19050:	add	sp, sp, #20
   19054:	pop	{r4, r5, pc}
   19058:	push	{r4, r5, r6, lr}
   1905c:	mov	r5, r0
   19060:	ldr	r4, [r0, #12]
   19064:	sub	sp, sp, #8
   19068:	cmp	r4, #0
   1906c:	mov	r6, r1
   19070:	bne	19084 <__printf_chk@plt+0x7c18>
   19074:	b	190bc <__printf_chk@plt+0x7c50>
   19078:	ldr	r4, [r4]
   1907c:	cmp	r4, #0
   19080:	beq	190bc <__printf_chk@plt+0x7c50>
   19084:	ldr	r3, [r4, #4]
   19088:	cmp	r3, #0
   1908c:	bne	19078 <__printf_chk@plt+0x7c0c>
   19090:	ldr	r2, [r4, #20]
   19094:	tst	r2, #4
   19098:	beq	19078 <__printf_chk@plt+0x7c0c>
   1909c:	mov	r1, r4
   190a0:	str	r3, [sp]
   190a4:	mov	r2, r3
   190a8:	mov	r0, r5
   190ac:	bl	18888 <__printf_chk@plt+0x741c>
   190b0:	ldr	r4, [r4]
   190b4:	cmp	r4, #0
   190b8:	bne	19084 <__printf_chk@plt+0x7c18>
   190bc:	ldr	r2, [r6]
   190c0:	mov	r1, #1
   190c4:	mov	r0, r5
   190c8:	bl	17350 <__printf_chk@plt+0x5ee4>
   190cc:	ldr	r2, [r6]
   190d0:	mov	r1, #2
   190d4:	mov	r0, r5
   190d8:	bl	17350 <__printf_chk@plt+0x5ee4>
   190dc:	ldr	r2, [r5, #4]
   190e0:	ldr	r1, [r6]
   190e4:	cmp	r2, #0
   190e8:	bne	19100 <__printf_chk@plt+0x7c94>
   190ec:	ldr	r3, [r5]
   190f0:	cmp	r3, #0
   190f4:	bne	1911c <__printf_chk@plt+0x7cb0>
   190f8:	add	sp, sp, #8
   190fc:	pop	{r4, r5, r6, pc}
   19100:	mov	r0, r1
   19104:	ldr	r1, [pc, #32]	; 1912c <__printf_chk@plt+0x7cc0>
   19108:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1910c:	ldr	r3, [r5]
   19110:	ldr	r1, [r6]
   19114:	cmp	r3, #0
   19118:	beq	190f8 <__printf_chk@plt+0x7c8c>
   1911c:	mov	r0, r5
   19120:	add	sp, sp, #8
   19124:	pop	{r4, r5, r6, lr}
   19128:	b	16f08 <__printf_chk@plt+0x5a9c>
   1912c:	andeq	r7, r2, r8, ror r7
   19130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19134:	sub	sp, sp, #532	; 0x214
   19138:	ldr	sl, [pc, #260]	; 19244 <__printf_chk@plt+0x7dd8>
   1913c:	mov	r3, #0
   19140:	mov	r9, r0
   19144:	ldr	r2, [sl]
   19148:	add	r1, sp, #8
   1914c:	ldr	r0, [pc, #244]	; 19248 <__printf_chk@plt+0x7ddc>
   19150:	str	r2, [sp, #524]	; 0x20c
   19154:	str	r3, [sp, #8]
   19158:	bl	206f8 <__printf_chk@plt+0xf28c>
   1915c:	subs	r7, r0, #0
   19160:	beq	19228 <__printf_chk@plt+0x7dbc>
   19164:	ldr	r6, [pc, #224]	; 1924c <__printf_chk@plt+0x7de0>
   19168:	ldr	fp, [pc, #224]	; 19250 <__printf_chk@plt+0x7de4>
   1916c:	mov	r5, #0
   19170:	mov	r2, r7
   19174:	mov	r1, #512	; 0x200
   19178:	add	r0, sp, #12
   1917c:	bl	112ec <fgets@plt>
   19180:	cmp	r0, #0
   19184:	beq	191e0 <__printf_chk@plt+0x7d74>
   19188:	mov	r1, r6
   1918c:	add	r0, sp, #12
   19190:	bl	111cc <strtok@plt>
   19194:	add	r5, r5, #1
   19198:	subs	r4, r0, #0
   1919c:	beq	19170 <__printf_chk@plt+0x7d04>
   191a0:	ldrb	r3, [r4]
   191a4:	cmp	r3, #35	; 0x23
   191a8:	beq	19170 <__printf_chk@plt+0x7d04>
   191ac:	mov	r1, r6
   191b0:	mov	r0, #0
   191b4:	bl	111cc <strtok@plt>
   191b8:	subs	r8, r0, #0
   191bc:	beq	19208 <__printf_chk@plt+0x7d9c>
   191c0:	mov	r1, r4
   191c4:	mov	r0, r9
   191c8:	bl	17244 <__printf_chk@plt+0x5dd8>
   191cc:	mov	r4, r0
   191d0:	mov	r0, r8
   191d4:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   191d8:	str	r0, [r4, #40]	; 0x28
   191dc:	b	19170 <__printf_chk@plt+0x7d04>
   191e0:	ldr	r0, [sp, #8]
   191e4:	bl	1116c <free@plt>
   191e8:	mov	r0, r7
   191ec:	bl	11370 <fclose@plt>
   191f0:	ldr	r2, [sp, #524]	; 0x20c
   191f4:	ldr	r3, [sl]
   191f8:	cmp	r2, r3
   191fc:	bne	19240 <__printf_chk@plt+0x7dd4>
   19200:	add	sp, sp, #532	; 0x214
   19204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19208:	str	fp, [sp, #4]
   1920c:	str	fp, [sp]
   19210:	ldr	r3, [pc, #56]	; 19250 <__printf_chk@plt+0x7de4>
   19214:	ldr	r2, [pc, #56]	; 19254 <__printf_chk@plt+0x7de8>
   19218:	mov	r1, r5
   1921c:	ldr	r0, [sp, #8]
   19220:	bl	1d500 <__printf_chk@plt+0xc094>
   19224:	b	191c0 <__printf_chk@plt+0x7d54>
   19228:	ldr	r3, [pc, #32]	; 19250 <__printf_chk@plt+0x7de4>
   1922c:	ldr	r0, [pc, #36]	; 19258 <__printf_chk@plt+0x7dec>
   19230:	mov	r2, r3
   19234:	mov	r1, r3
   19238:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1923c:	b	19164 <__printf_chk@plt+0x7cf8>
   19240:	bl	11250 <__stack_chk_fail@plt>
   19244:	andeq	fp, r3, r0, ror #26
   19248:	muleq	r2, r0, r7
   1924c:			; <UNDEFINED> instruction: 0x000277b4
   19250:	andeq	pc, r3, r0, asr #25
   19254:			; <UNDEFINED> instruction: 0x000277bc
   19258:	muleq	r2, ip, r7
   1925c:	push	{r4, r5, lr}
   19260:	mov	r3, #0
   19264:	ldr	r5, [pc, #196]	; 19330 <__printf_chk@plt+0x7ec4>
   19268:	sub	sp, sp, #44	; 0x2c
   1926c:	str	r3, [r0, #4]
   19270:	ldr	r2, [r5]
   19274:	str	r3, [r0, #12]
   19278:	str	r3, [r0]
   1927c:	mov	r4, r0
   19280:	str	r2, [sp, #36]	; 0x24
   19284:	bl	19130 <__printf_chk@plt+0x7cc4>
   19288:	ldr	r1, [pc, #164]	; 19334 <__printf_chk@plt+0x7ec8>
   1928c:	add	r0, sp, #12
   19290:	bl	235d4 <_ZdlPv@@Base+0xb88>
   19294:	add	r1, sp, #8
   19298:	ldr	r0, [pc, #152]	; 19338 <__printf_chk@plt+0x7ecc>
   1929c:	bl	16e24 <__printf_chk@plt+0x59b8>
   192a0:	ldr	r3, [pc, #148]	; 1933c <__printf_chk@plt+0x7ed0>
   192a4:	cmp	r0, #0
   192a8:	streq	r0, [sp, #8]
   192ac:	ldr	r1, [r3]
   192b0:	add	r0, sp, #24
   192b4:	bl	235d4 <_ZdlPv@@Base+0xb88>
   192b8:	ldr	r2, [sp, #8]
   192bc:	add	r3, sp, #24
   192c0:	str	r2, [sp]
   192c4:	mov	r1, #2
   192c8:	add	r2, sp, #12
   192cc:	mov	r0, r4
   192d0:	bl	1714c <__printf_chk@plt+0x5ce0>
   192d4:	ldr	r2, [r0, #20]
   192d8:	mov	r3, r0
   192dc:	orr	r2, r2, #2
   192e0:	str	r0, [r4, #8]
   192e4:	add	r0, sp, #24
   192e8:	str	r2, [r3, #20]
   192ec:	bl	236c0 <_ZdlPv@@Base+0xc74>
   192f0:	add	r0, sp, #12
   192f4:	bl	236c0 <_ZdlPv@@Base+0xc74>
   192f8:	ldr	r2, [sp, #36]	; 0x24
   192fc:	ldr	r3, [r5]
   19300:	mov	r0, r4
   19304:	cmp	r2, r3
   19308:	bne	19314 <__printf_chk@plt+0x7ea8>
   1930c:	add	sp, sp, #44	; 0x2c
   19310:	pop	{r4, r5, pc}
   19314:	bl	11250 <__stack_chk_fail@plt>
   19318:	add	r0, sp, #24
   1931c:	bl	236c0 <_ZdlPv@@Base+0xc74>
   19320:	add	r0, sp, #12
   19324:	bl	236c0 <_ZdlPv@@Base+0xc74>
   19328:	bl	1125c <__cxa_end_cleanup@plt>
   1932c:	b	19320 <__printf_chk@plt+0x7eb4>
   19330:	andeq	fp, r3, r0, ror #26
   19334:	andeq	r6, r2, ip, asr lr
   19338:	andeq	ip, r3, ip, ror #31
   1933c:	strdeq	ip, [r3], -r0
   19340:	ldr	r3, [r0]
   19344:	cmp	r3, #0
   19348:	bxeq	lr
   1934c:	b	16f08 <__printf_chk@plt+0x5a9c>
   19350:	ldr	r2, [r0, #4]
   19354:	cmp	r2, #0
   19358:	bxeq	lr
   1935c:	mov	r0, r1
   19360:	ldr	r1, [pc]	; 19368 <__printf_chk@plt+0x7efc>
   19364:	b	24864 <_ZdlPv@@Base+0x1e18>
   19368:	andeq	r7, r2, r8, ror r7
   1936c:	push	{r4, r5, r6, lr}
   19370:	ldr	r5, [pc, #188]	; 19434 <__printf_chk@plt+0x7fc8>
   19374:	ldr	r0, [r5]
   19378:	bl	11280 <getc@plt>
   1937c:	add	r3, r0, #1
   19380:	mov	r4, r0
   19384:	cmp	r3, #33	; 0x21
   19388:	ldrls	pc, [pc, r3, lsl #2]
   1938c:	b	1942c <__printf_chk@plt+0x7fc0>
   19390:	andeq	r9, r1, r8, lsl r4
   19394:	andeq	r9, r1, ip, lsr #8
   19398:	andeq	r9, r1, ip, lsr #8
   1939c:	andeq	r9, r1, ip, lsr #8
   193a0:	andeq	r9, r1, ip, lsr #8
   193a4:	andeq	r9, r1, ip, lsr #8
   193a8:	andeq	r9, r1, ip, lsr #8
   193ac:	andeq	r9, r1, ip, lsr #8
   193b0:	andeq	r9, r1, ip, lsr #8
   193b4:	andeq	r9, r1, ip, lsr #8
   193b8:	andeq	r9, r1, r4, ror r3
   193bc:	andeq	r9, r1, r8, lsl r4
   193c0:	andeq	r9, r1, ip, lsr #8
   193c4:	andeq	r9, r1, ip, lsr #8
   193c8:	andeq	r9, r1, ip, lsr #8
   193cc:	andeq	r9, r1, ip, lsr #8
   193d0:	andeq	r9, r1, ip, lsr #8
   193d4:	andeq	r9, r1, ip, lsr #8
   193d8:	andeq	r9, r1, ip, lsr #8
   193dc:	andeq	r9, r1, ip, lsr #8
   193e0:	andeq	r9, r1, ip, lsr #8
   193e4:	andeq	r9, r1, ip, lsr #8
   193e8:	andeq	r9, r1, ip, lsr #8
   193ec:	andeq	r9, r1, ip, lsr #8
   193f0:	andeq	r9, r1, ip, lsr #8
   193f4:	andeq	r9, r1, ip, lsr #8
   193f8:	andeq	r9, r1, ip, lsr #8
   193fc:	andeq	r9, r1, ip, lsr #8
   19400:	andeq	r9, r1, ip, lsr #8
   19404:	andeq	r9, r1, ip, lsr #8
   19408:	andeq	r9, r1, ip, lsr #8
   1940c:	andeq	r9, r1, ip, lsr #8
   19410:	andeq	r9, r1, ip, lsr #8
   19414:	andeq	r9, r1, r4, ror r3
   19418:	ldr	r3, [pc, #24]	; 19438 <__printf_chk@plt+0x7fcc>
   1941c:	ldr	r0, [pc, #24]	; 1943c <__printf_chk@plt+0x7fd0>
   19420:	mov	r2, r3
   19424:	mov	r1, r3
   19428:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1942c:	mov	r0, r4
   19430:	pop	{r4, r5, r6, pc}
   19434:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19438:	andeq	pc, r3, r0, asr #25
   1943c:			; <UNDEFINED> instruction: 0x000273b8
   19440:	push	{r4, lr}
   19444:	ldr	r4, [pc, #44]	; 19478 <__printf_chk@plt+0x800c>
   19448:	ldr	r3, [pc, #44]	; 1947c <__printf_chk@plt+0x8010>
   1944c:	ldr	r0, [pc, #44]	; 19480 <__printf_chk@plt+0x8014>
   19450:	ldr	ip, [r4, #4]
   19454:	mov	r2, r3
   19458:	sub	ip, ip, #1
   1945c:	mov	r1, r3
   19460:	str	ip, [r4, #4]
   19464:	bl	1d40c <__printf_chk@plt+0xbfa0>
   19468:	ldr	r3, [r4, #4]
   1946c:	add	r3, r3, #1
   19470:	str	r3, [r4, #4]
   19474:	pop	{r4, pc}
   19478:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1947c:	andeq	pc, r3, r0, asr #25
   19480:	andeq	r7, r2, r8, asr #19
   19484:	mov	r3, #4
   19488:	push	{r4, lr}
   1948c:	mov	r4, r0
   19490:	str	r3, [r0]
   19494:	mov	r0, #16
   19498:	bl	111e4 <_Znaj@plt>
   1949c:	mov	r3, #0
   194a0:	str	r3, [r4, #4]
   194a4:	str	r0, [r4, #8]
   194a8:	mov	r0, r4
   194ac:	pop	{r4, pc}
   194b0:	push	{r4, r5, r6, lr}
   194b4:	subs	r4, r1, #0
   194b8:	mov	r5, r0
   194bc:	beq	194e8 <__printf_chk@plt+0x807c>
   194c0:	cmn	r4, #-536870910	; 0xe0000002
   194c4:	str	r4, [r0]
   194c8:	mvnhi	r0, #0
   194cc:	bls	19500 <__printf_chk@plt+0x8094>
   194d0:	bl	111e4 <_Znaj@plt>
   194d4:	mov	r3, #0
   194d8:	str	r3, [r5, #4]
   194dc:	str	r0, [r5, #8]
   194e0:	mov	r0, r5
   194e4:	pop	{r4, r5, r6, pc}
   194e8:	ldr	r3, [pc, #24]	; 19508 <__printf_chk@plt+0x809c>
   194ec:	ldr	r0, [pc, #24]	; 1950c <__printf_chk@plt+0x80a0>
   194f0:	mov	r2, r3
   194f4:	mov	r1, r3
   194f8:	bl	1d450 <__printf_chk@plt+0xbfe4>
   194fc:	str	r4, [r5]
   19500:	lsl	r0, r4, #2
   19504:	b	194d0 <__printf_chk@plt+0x8064>
   19508:	andeq	pc, r3, r0, asr #25
   1950c:	andeq	r7, r2, ip, ror #19
   19510:	push	{r4, lr}
   19514:	mov	r4, r0
   19518:	ldr	r0, [r0, #8]
   1951c:	cmp	r0, #0
   19520:	beq	19528 <__printf_chk@plt+0x80bc>
   19524:	bl	112a4 <_ZdaPv@plt>
   19528:	mov	r0, r4
   1952c:	pop	{r4, pc}
   19530:	push	{r4, r5, r6, r7, r8, lr}
   19534:	mov	r4, r0
   19538:	ldm	r0, {r0, r5}
   1953c:	mov	r7, r1
   19540:	ldr	r6, [r4, #8]
   19544:	cmp	r5, r0
   19548:	bcc	195ac <__printf_chk@plt+0x8140>
   1954c:	lsl	r3, r0, #1
   19550:	cmn	r3, #-536870910	; 0xe0000002
   19554:	str	r3, [r4]
   19558:	lslls	r0, r0, #3
   1955c:	mvnhi	r0, #0
   19560:	bl	111e4 <_Znaj@plt>
   19564:	ldr	r5, [r4, #4]
   19568:	cmp	r5, #0
   1956c:	addne	lr, r6, r5, lsl #2
   19570:	subne	r3, r6, #4
   19574:	str	r0, [r4, #8]
   19578:	subne	lr, lr, #4
   1957c:	subne	r2, r0, #4
   19580:	beq	19594 <__printf_chk@plt+0x8128>
   19584:	ldr	ip, [r3, #4]!
   19588:	cmp	lr, r3
   1958c:	str	ip, [r2, #4]!
   19590:	bne	19584 <__printf_chk@plt+0x8118>
   19594:	cmp	r6, #0
   19598:	moveq	r6, r0
   1959c:	beq	195ac <__printf_chk@plt+0x8140>
   195a0:	mov	r0, r6
   195a4:	bl	112a4 <_ZdaPv@plt>
   195a8:	ldmib	r4, {r5, r6}
   195ac:	str	r7, [r6, r5, lsl #2]
   195b0:	ldr	r3, [r4, #4]
   195b4:	add	r3, r3, #1
   195b8:	str	r3, [r4, #4]
   195bc:	pop	{r4, r5, r6, r7, r8, pc}
   195c0:	push	{r4, r5, r6, lr}
   195c4:	mov	r3, #128	; 0x80
   195c8:	mov	r4, #0
   195cc:	mov	r5, r0
   195d0:	stm	r0, {r3, r4}
   195d4:	mov	r0, #512	; 0x200
   195d8:	bl	111e4 <_Znaj@plt>
   195dc:	mov	r2, r4
   195e0:	add	r1, r0, #512	; 0x200
   195e4:	mov	r3, r0
   195e8:	str	r2, [r3], #4
   195ec:	cmp	r1, r3
   195f0:	bne	195e8 <__printf_chk@plt+0x817c>
   195f4:	str	r0, [r5, #8]
   195f8:	mov	r0, r5
   195fc:	pop	{r4, r5, r6, pc}
   19600:	push	{r4, lr}
   19604:	mov	r4, r0
   19608:	ldr	r0, [r0, #8]
   1960c:	cmp	r0, #0
   19610:	beq	19618 <__printf_chk@plt+0x81ac>
   19614:	bl	112a4 <_ZdaPv@plt>
   19618:	mov	r0, r4
   1961c:	pop	{r4, pc}
   19620:	push	{r4, r5, r6, r7, r8, lr}
   19624:	mov	r5, r0
   19628:	ldm	r0, {r0, lr}
   1962c:	mov	r7, r1
   19630:	ldr	r6, [r5, #8]
   19634:	cmp	lr, r0
   19638:	bcc	196c0 <__printf_chk@plt+0x8254>
   1963c:	lsl	r4, r0, #1
   19640:	cmn	r4, #-536870910	; 0xe0000002
   19644:	lslls	r0, r0, #3
   19648:	mvnhi	r0, #0
   1964c:	str	r4, [r5]
   19650:	bl	111e4 <_Znaj@plt>
   19654:	subs	r3, r4, #1
   19658:	movpl	r1, #0
   1965c:	movpl	r2, r0
   19660:	bmi	19674 <__printf_chk@plt+0x8208>
   19664:	sub	r3, r3, #1
   19668:	cmn	r3, #1
   1966c:	str	r1, [r2], #4
   19670:	bne	19664 <__printf_chk@plt+0x81f8>
   19674:	ldr	lr, [r5, #4]
   19678:	str	r0, [r5, #8]
   1967c:	cmp	lr, #0
   19680:	addne	r4, r6, lr, lsl #2
   19684:	subne	r4, r4, #4
   19688:	subne	r3, r6, #4
   1968c:	subne	r2, r0, #4
   19690:	beq	196a4 <__printf_chk@plt+0x8238>
   19694:	ldr	ip, [r3, #4]!
   19698:	cmp	r4, r3
   1969c:	str	ip, [r2, #4]!
   196a0:	bne	19694 <__printf_chk@plt+0x8228>
   196a4:	cmp	r6, #0
   196a8:	moveq	r6, r0
   196ac:	beq	196c0 <__printf_chk@plt+0x8254>
   196b0:	mov	r0, r6
   196b4:	bl	112a4 <_ZdaPv@plt>
   196b8:	ldr	r6, [r5, #8]
   196bc:	ldr	lr, [r5, #4]
   196c0:	add	r3, lr, #1
   196c4:	str	r7, [r6, lr, lsl #2]
   196c8:	str	r3, [r5, #4]
   196cc:	pop	{r4, r5, r6, r7, r8, pc}
   196d0:	push	{r4, lr}
   196d4:	mov	r4, r0
   196d8:	ldr	r0, [r0, #4]
   196dc:	add	r0, r0, #1
   196e0:	bl	111e4 <_Znaj@plt>
   196e4:	ldr	lr, [r4, #4]
   196e8:	cmp	lr, #0
   196ec:	beq	19724 <__printf_chk@plt+0x82b8>
   196f0:	ldr	r3, [r4, #8]
   196f4:	sub	r2, r0, #1
   196f8:	add	ip, r3, lr, lsl #2
   196fc:	sub	ip, ip, #4
   19700:	sub	r3, r3, #4
   19704:	ldr	r1, [r3, #4]!
   19708:	cmp	r3, ip
   1970c:	strb	r1, [r2, #1]!
   19710:	bne	19704 <__printf_chk@plt+0x8298>
   19714:	add	lr, r0, lr
   19718:	mov	r3, #0
   1971c:	strb	r3, [lr]
   19720:	pop	{r4, pc}
   19724:	mov	lr, r0
   19728:	b	19718 <__printf_chk@plt+0x82ac>
   1972c:	mov	r3, #0
   19730:	str	r3, [r0, #4]
   19734:	bx	lr
   19738:	rsb	r0, r0, #1000	; 0x3e8
   1973c:	ldr	r3, [pc, #12]	; 19750 <__printf_chk@plt+0x82e4>
   19740:	lsl	r0, r0, #16
   19744:	umull	r3, r0, r3, r0
   19748:	lsr	r0, r0, #6
   1974c:	bx	lr
   19750:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   19754:	push	{r4, r5, r6, lr}
   19758:	ldr	r4, [pc, #96]	; 197c0 <__printf_chk@plt+0x8354>
   1975c:	ldr	r0, [r4, #8]
   19760:	ldr	r5, [r0, #24]
   19764:	cmp	r5, #0
   19768:	beq	19780 <__printf_chk@plt+0x8314>
   1976c:	mov	r0, r5
   19770:	bl	1c128 <__printf_chk@plt+0xacbc>
   19774:	mov	r0, r5
   19778:	bl	22a4c <_ZdlPv@@Base>
   1977c:	ldr	r0, [r4, #8]
   19780:	ldr	r5, [r0, #28]
   19784:	cmp	r5, #0
   19788:	beq	197a0 <__printf_chk@plt+0x8334>
   1978c:	mov	r0, r5
   19790:	bl	1c128 <__printf_chk@plt+0xacbc>
   19794:	mov	r0, r5
   19798:	bl	22a4c <_ZdlPv@@Base>
   1979c:	ldr	r0, [r4, #8]
   197a0:	bl	22a4c <_ZdlPv@@Base>
   197a4:	mov	r3, #0
   197a8:	str	r3, [r4, #8]
   197ac:	pop	{r4, r5, r6, pc}
   197b0:	mov	r0, r5
   197b4:	bl	22a4c <_ZdlPv@@Base>
   197b8:	bl	1125c <__cxa_end_cleanup@plt>
   197bc:	b	197b0 <__printf_chk@plt+0x8344>
   197c0:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   197c4:	push	{r4, lr}
   197c8:	sub	sp, sp, #24
   197cc:	ldr	r4, [pc, #64]	; 19814 <__printf_chk@plt+0x83a8>
   197d0:	mov	r1, r0
   197d4:	mov	r0, sp
   197d8:	ldr	r3, [r4]
   197dc:	str	r3, [sp, #20]
   197e0:	bl	1d028 <__printf_chk@plt+0xbbbc>
   197e4:	ldr	r3, [pc, #44]	; 19818 <__printf_chk@plt+0x83ac>
   197e8:	mov	r1, sp
   197ec:	mov	r2, r3
   197f0:	ldr	r0, [pc, #36]	; 1981c <__printf_chk@plt+0x83b0>
   197f4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   197f8:	ldr	r2, [sp, #20]
   197fc:	ldr	r3, [r4]
   19800:	cmp	r2, r3
   19804:	bne	19810 <__printf_chk@plt+0x83a4>
   19808:	add	sp, sp, #24
   1980c:	pop	{r4, pc}
   19810:	bl	11250 <__stack_chk_fail@plt>
   19814:	andeq	fp, r3, r0, ror #26
   19818:	andeq	pc, r3, r0, asr #25
   1981c:	andeq	r7, r2, ip, lsl sl
   19820:	push	{r4, r5, lr}
   19824:	sub	sp, sp, #20
   19828:	ldr	r5, [pc, #232]	; 19918 <__printf_chk@plt+0x84ac>
   1982c:	mov	r0, sp
   19830:	ldr	r3, [r5]
   19834:	str	r3, [sp, #12]
   19838:	bl	195c0 <__printf_chk@plt+0x8154>
   1983c:	bl	1936c <__printf_chk@plt+0x7f00>
   19840:	cmn	r0, #1
   19844:	beq	198c8 <__printf_chk@plt+0x845c>
   19848:	ldr	r4, [pc, #204]	; 1991c <__printf_chk@plt+0x84b0>
   1984c:	b	1986c <__printf_chk@plt+0x8400>
   19850:	mov	r1, r0
   19854:	mov	r0, sp
   19858:	bl	19620 <__printf_chk@plt+0x81b4>
   1985c:	ldr	r0, [r4]
   19860:	bl	11280 <getc@plt>
   19864:	cmn	r0, #1
   19868:	beq	198c8 <__printf_chk@plt+0x845c>
   1986c:	cmp	r0, #10
   19870:	bne	19850 <__printf_chk@plt+0x83e4>
   19874:	ldm	r4, {r0, r3}
   19878:	add	r3, r3, #1
   1987c:	str	r3, [r4, #4]
   19880:	bl	11280 <getc@plt>
   19884:	cmp	r0, #43	; 0x2b
   19888:	bne	1989c <__printf_chk@plt+0x8430>
   1988c:	mov	r1, #10
   19890:	mov	r0, sp
   19894:	bl	19620 <__printf_chk@plt+0x81b4>
   19898:	b	1985c <__printf_chk@plt+0x83f0>
   1989c:	cmn	r0, #1
   198a0:	beq	198c8 <__printf_chk@plt+0x845c>
   198a4:	ldr	r1, [r4]
   198a8:	bl	11244 <ungetc@plt>
   198ac:	cmn	r0, #1
   198b0:	bne	198c8 <__printf_chk@plt+0x845c>
   198b4:	ldr	r3, [pc, #100]	; 19920 <__printf_chk@plt+0x84b4>
   198b8:	ldr	r0, [pc, #100]	; 19924 <__printf_chk@plt+0x84b8>
   198bc:	mov	r2, r3
   198c0:	mov	r1, r3
   198c4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   198c8:	mov	r0, sp
   198cc:	bl	196d0 <__printf_chk@plt+0x8264>
   198d0:	mov	r4, r0
   198d4:	ldr	r0, [sp, #8]
   198d8:	cmp	r0, #0
   198dc:	beq	198e4 <__printf_chk@plt+0x8478>
   198e0:	bl	112a4 <_ZdaPv@plt>
   198e4:	ldr	r2, [sp, #12]
   198e8:	ldr	r3, [r5]
   198ec:	mov	r0, r4
   198f0:	cmp	r2, r3
   198f4:	bne	19900 <__printf_chk@plt+0x8494>
   198f8:	add	sp, sp, #20
   198fc:	pop	{r4, r5, pc}
   19900:	bl	11250 <__stack_chk_fail@plt>
   19904:	ldr	r0, [sp, #8]
   19908:	cmp	r0, #0
   1990c:	beq	19914 <__printf_chk@plt+0x84a8>
   19910:	bl	112a4 <_ZdaPv@plt>
   19914:	bl	1125c <__cxa_end_cleanup@plt>
   19918:	andeq	fp, r3, r0, ror #26
   1991c:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19920:	andeq	pc, r3, r0, asr #25
   19924:	andeq	r7, r2, ip, asr #20
   19928:	push	{r4, r5, r6, r7, lr}
   1992c:	sub	sp, sp, #20
   19930:	ldr	r7, [pc, #372]	; 19aac <__printf_chk@plt+0x8640>
   19934:	mov	r0, sp
   19938:	ldr	r3, [r7]
   1993c:	str	r3, [sp, #12]
   19940:	bl	195c0 <__printf_chk@plt+0x8154>
   19944:	bl	1936c <__printf_chk@plt+0x7f00>
   19948:	cmp	r0, #45	; 0x2d
   1994c:	mov	r4, r0
   19950:	beq	19a74 <__printf_chk@plt+0x8608>
   19954:	sub	r5, r4, #48	; 0x30
   19958:	cmp	r5, #9
   1995c:	bhi	19a5c <__printf_chk@plt+0x85f0>
   19960:	ldr	r6, [pc, #328]	; 19ab0 <__printf_chk@plt+0x8644>
   19964:	b	19984 <__printf_chk@plt+0x8518>
   19968:	mov	r1, r4
   1996c:	mov	r0, sp
   19970:	bl	19620 <__printf_chk@plt+0x81b4>
   19974:	ldr	r0, [r6]
   19978:	bl	11280 <getc@plt>
   1997c:	mov	r4, r0
   19980:	sub	r5, r0, #48	; 0x30
   19984:	cmp	r5, #9
   19988:	bls	19968 <__printf_chk@plt+0x84fc>
   1998c:	cmn	r4, #1
   19990:	bne	19a2c <__printf_chk@plt+0x85c0>
   19994:	mov	r0, sp
   19998:	bl	196d0 <__printf_chk@plt+0x8264>
   1999c:	mov	r5, r0
   199a0:	bl	113b8 <__errno_location@plt>
   199a4:	mov	r1, #0
   199a8:	mov	r2, #10
   199ac:	mov	r6, r0
   199b0:	str	r1, [r0]
   199b4:	mov	r0, r5
   199b8:	bl	11160 <strtol@plt>
   199bc:	ldr	r2, [r6]
   199c0:	cmp	r2, #0
   199c4:	sub	r3, r0, #-2147483648	; 0x80000000
   199c8:	clz	r3, r3
   199cc:	lsr	r3, r3, #5
   199d0:	movne	r3, #1
   199d4:	cmp	r3, #0
   199d8:	mov	r4, r0
   199dc:	beq	199f8 <__printf_chk@plt+0x858c>
   199e0:	ldr	r3, [pc, #204]	; 19ab4 <__printf_chk@plt+0x8648>
   199e4:	ldr	r0, [pc, #204]	; 19ab8 <__printf_chk@plt+0x864c>
   199e8:	mov	r2, r3
   199ec:	mov	r1, r3
   199f0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   199f4:	mov	r4, #0
   199f8:	mov	r0, r5
   199fc:	bl	112a4 <_ZdaPv@plt>
   19a00:	ldr	r0, [sp, #8]
   19a04:	cmp	r0, #0
   19a08:	beq	19a10 <__printf_chk@plt+0x85a4>
   19a0c:	bl	112a4 <_ZdaPv@plt>
   19a10:	ldr	r2, [sp, #12]
   19a14:	ldr	r3, [r7]
   19a18:	mov	r0, r4
   19a1c:	cmp	r2, r3
   19a20:	bne	19a94 <__printf_chk@plt+0x8628>
   19a24:	add	sp, sp, #20
   19a28:	pop	{r4, r5, r6, r7, pc}
   19a2c:	ldr	r3, [pc, #124]	; 19ab0 <__printf_chk@plt+0x8644>
   19a30:	mov	r0, r4
   19a34:	ldr	r1, [r3]
   19a38:	bl	11244 <ungetc@plt>
   19a3c:	cmn	r0, #1
   19a40:	bne	19994 <__printf_chk@plt+0x8528>
   19a44:	ldr	r3, [pc, #104]	; 19ab4 <__printf_chk@plt+0x8648>
   19a48:	ldr	r0, [pc, #108]	; 19abc <__printf_chk@plt+0x8650>
   19a4c:	mov	r2, r3
   19a50:	mov	r1, r3
   19a54:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19a58:	b	19994 <__printf_chk@plt+0x8528>
   19a5c:	ldr	r3, [pc, #80]	; 19ab4 <__printf_chk@plt+0x8648>
   19a60:	ldr	r0, [pc, #88]	; 19ac0 <__printf_chk@plt+0x8654>
   19a64:	mov	r2, r3
   19a68:	mov	r1, r3
   19a6c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19a70:	b	19960 <__printf_chk@plt+0x84f4>
   19a74:	mov	r1, r0
   19a78:	mov	r0, sp
   19a7c:	bl	19620 <__printf_chk@plt+0x81b4>
   19a80:	ldr	r3, [pc, #40]	; 19ab0 <__printf_chk@plt+0x8644>
   19a84:	ldr	r0, [r3]
   19a88:	bl	11280 <getc@plt>
   19a8c:	mov	r4, r0
   19a90:	b	19954 <__printf_chk@plt+0x84e8>
   19a94:	bl	11250 <__stack_chk_fail@plt>
   19a98:	ldr	r0, [sp, #8]
   19a9c:	cmp	r0, #0
   19aa0:	beq	19aa8 <__printf_chk@plt+0x863c>
   19aa4:	bl	112a4 <_ZdaPv@plt>
   19aa8:	bl	1125c <__cxa_end_cleanup@plt>
   19aac:	andeq	fp, r3, r0, ror #26
   19ab0:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19ab4:	andeq	pc, r3, r0, asr #25
   19ab8:	andeq	r7, r2, r4, lsl #21
   19abc:	andeq	r7, r2, ip, asr #20
   19ac0:	andeq	r7, r2, r8, ror #20
   19ac4:	push	{r4, lr}
   19ac8:	bl	19928 <__printf_chk@plt+0x84bc>
   19acc:	cmp	r0, #65536	; 0x10000
   19ad0:	popls	{r4, pc}
   19ad4:	ldr	r3, [pc, #20]	; 19af0 <__printf_chk@plt+0x8684>
   19ad8:	ldr	r0, [pc, #20]	; 19af4 <__printf_chk@plt+0x8688>
   19adc:	mov	r2, r3
   19ae0:	mov	r1, r3
   19ae4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   19ae8:	mov	r0, #0
   19aec:	pop	{r4, pc}
   19af0:	andeq	pc, r3, r0, asr #25
   19af4:	andeq	r7, r2, r0, lsr #21
   19af8:	push	{r4, r5, r6, lr}
   19afc:	sub	sp, sp, #16
   19b00:	ldr	r4, [pc, #260]	; 19c0c <__printf_chk@plt+0x87a0>
   19b04:	mov	r0, sp
   19b08:	ldr	r3, [r4]
   19b0c:	str	r3, [sp, #12]
   19b10:	bl	195c0 <__printf_chk@plt+0x8154>
   19b14:	bl	1936c <__printf_chk@plt+0x7f00>
   19b18:	cmp	r0, #32
   19b1c:	ldreq	r6, [pc, #236]	; 19c10 <__printf_chk@plt+0x87a4>
   19b20:	beq	19bb0 <__printf_chk@plt+0x8744>
   19b24:	cmp	r0, #9
   19b28:	beq	19bdc <__printf_chk@plt+0x8770>
   19b2c:	cmp	r0, #10
   19b30:	beq	19be8 <__printf_chk@plt+0x877c>
   19b34:	cmn	r0, #1
   19b38:	beq	19b78 <__printf_chk@plt+0x870c>
   19b3c:	ldr	r5, [pc, #204]	; 19c10 <__printf_chk@plt+0x87a4>
   19b40:	mov	r1, r0
   19b44:	mov	r0, sp
   19b48:	bl	19620 <__printf_chk@plt+0x81b4>
   19b4c:	ldr	r0, [r5]
   19b50:	mov	r6, r5
   19b54:	bl	11280 <getc@plt>
   19b58:	cmp	r0, #32
   19b5c:	beq	19bb0 <__printf_chk@plt+0x8744>
   19b60:	cmp	r0, #9
   19b64:	beq	19be0 <__printf_chk@plt+0x8774>
   19b68:	cmp	r0, #10
   19b6c:	beq	19bec <__printf_chk@plt+0x8780>
   19b70:	cmn	r0, #1
   19b74:	bne	19b40 <__printf_chk@plt+0x86d4>
   19b78:	mov	r0, sp
   19b7c:	bl	196d0 <__printf_chk@plt+0x8264>
   19b80:	mov	r5, r0
   19b84:	ldr	r0, [sp, #8]
   19b88:	cmp	r0, #0
   19b8c:	beq	19b94 <__printf_chk@plt+0x8728>
   19b90:	bl	112a4 <_ZdaPv@plt>
   19b94:	ldr	r2, [sp, #12]
   19b98:	ldr	r3, [r4]
   19b9c:	mov	r0, r5
   19ba0:	cmp	r2, r3
   19ba4:	bne	19bf4 <__printf_chk@plt+0x8788>
   19ba8:	add	sp, sp, #16
   19bac:	pop	{r4, r5, r6, pc}
   19bb0:	mov	r0, #32
   19bb4:	ldr	r1, [r6]
   19bb8:	bl	11244 <ungetc@plt>
   19bbc:	cmn	r0, #1
   19bc0:	bne	19b78 <__printf_chk@plt+0x870c>
   19bc4:	ldr	r3, [pc, #72]	; 19c14 <__printf_chk@plt+0x87a8>
   19bc8:	ldr	r0, [pc, #72]	; 19c18 <__printf_chk@plt+0x87ac>
   19bcc:	mov	r2, r3
   19bd0:	mov	r1, r3
   19bd4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19bd8:	b	19b78 <__printf_chk@plt+0x870c>
   19bdc:	ldr	r6, [pc, #44]	; 19c10 <__printf_chk@plt+0x87a4>
   19be0:	mov	r0, #9
   19be4:	b	19bb4 <__printf_chk@plt+0x8748>
   19be8:	ldr	r6, [pc, #32]	; 19c10 <__printf_chk@plt+0x87a4>
   19bec:	mov	r0, #10
   19bf0:	b	19bb4 <__printf_chk@plt+0x8748>
   19bf4:	bl	11250 <__stack_chk_fail@plt>
   19bf8:	ldr	r0, [sp, #8]
   19bfc:	cmp	r0, #0
   19c00:	beq	19c08 <__printf_chk@plt+0x879c>
   19c04:	bl	112a4 <_ZdaPv@plt>
   19c08:	bl	1125c <__cxa_end_cleanup@plt>
   19c0c:	andeq	fp, r3, r0, ror #26
   19c10:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19c14:	andeq	pc, r3, r0, asr #25
   19c18:	andeq	r7, r2, ip, asr #20
   19c1c:	b	1936c <__printf_chk@plt+0x7f00>
   19c20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19c24:	ldr	r6, [r0, #4]
   19c28:	cmp	r6, #0
   19c2c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19c30:	mov	r5, r0
   19c34:	ldr	r7, [pc, #184]	; 19cf4 <__printf_chk@plt+0x8888>
   19c38:	ldr	r9, [pc, #184]	; 19cf8 <__printf_chk@plt+0x888c>
   19c3c:	ldr	r8, [pc, #184]	; 19cfc <__printf_chk@plt+0x8890>
   19c40:	mov	r3, r6
   19c44:	mov	r4, #0
   19c48:	b	19c74 <__printf_chk@plt+0x8808>
   19c4c:	ldr	r1, [r7, #8]
   19c50:	ldr	r2, [r5, #8]
   19c54:	ldr	r3, [r1, #8]
   19c58:	ldr	r0, [r2, r4, lsl #2]
   19c5c:	add	r4, r4, #2
   19c60:	add	r3, r3, r0
   19c64:	cmp	r4, r6
   19c68:	str	r3, [r1, #8]
   19c6c:	bcs	19c94 <__printf_chk@plt+0x8828>
   19c70:	ldr	r3, [r5, #4]
   19c74:	cmp	r4, r3
   19c78:	bcc	19c4c <__printf_chk@plt+0x87e0>
   19c7c:	ldr	r2, [pc, #116]	; 19cf8 <__printf_chk@plt+0x888c>
   19c80:	mov	r3, r9
   19c84:	mov	r1, r2
   19c88:	mov	r0, r8
   19c8c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19c90:	b	19c4c <__printf_chk@plt+0x87e0>
   19c94:	cmp	r6, #1
   19c98:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19c9c:	mov	r4, #1
   19ca0:	ldr	r9, [pc, #80]	; 19cf8 <__printf_chk@plt+0x888c>
   19ca4:	ldr	r8, [pc, #80]	; 19cfc <__printf_chk@plt+0x8890>
   19ca8:	b	19ccc <__printf_chk@plt+0x8860>
   19cac:	ldr	r1, [r7, #8]
   19cb0:	ldr	r0, [r2, r4, lsl #2]
   19cb4:	add	r4, r4, #2
   19cb8:	ldr	r3, [r1, #12]
   19cbc:	cmp	r4, r6
   19cc0:	add	r3, r3, r0
   19cc4:	str	r3, [r1, #12]
   19cc8:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
   19ccc:	ldr	r3, [r5, #4]
   19cd0:	cmp	r3, r4
   19cd4:	bhi	19cac <__printf_chk@plt+0x8840>
   19cd8:	ldr	r2, [pc, #24]	; 19cf8 <__printf_chk@plt+0x888c>
   19cdc:	mov	r3, r9
   19ce0:	mov	r1, r2
   19ce4:	mov	r0, r8
   19ce8:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19cec:	ldr	r2, [r5, #8]
   19cf0:	b	19cac <__printf_chk@plt+0x8840>
   19cf4:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19cf8:	andeq	pc, r3, r0, asr #25
   19cfc:	andeq	r7, r2, r8, asr #21
   19d00:	push	{r4, r5, r6, lr}
   19d04:	mov	r5, r0
   19d08:	ldr	r1, [pc, #128]	; 19d90 <__printf_chk@plt+0x8924>
   19d0c:	bl	113a0 <strcmp@plt>
   19d10:	cmp	r0, #0
   19d14:	beq	19d5c <__printf_chk@plt+0x88f0>
   19d18:	mov	r0, r5
   19d1c:	bl	11358 <strlen@plt>
   19d20:	add	r6, r0, #1
   19d24:	ldr	r4, [pc, #104]	; 19d94 <__printf_chk@plt+0x8928>
   19d28:	ldr	r0, [r4, #12]
   19d2c:	cmp	r0, #0
   19d30:	beq	19d38 <__printf_chk@plt+0x88cc>
   19d34:	bl	1116c <free@plt>
   19d38:	mov	r0, r6
   19d3c:	bl	1134c <malloc@plt>
   19d40:	cmp	r0, #0
   19d44:	str	r0, [r4, #12]
   19d48:	beq	19d68 <__printf_chk@plt+0x88fc>
   19d4c:	mov	r2, r6
   19d50:	mov	r1, r5
   19d54:	pop	{r4, r5, r6, lr}
   19d58:	b	113e8 <strncpy@plt>
   19d5c:	ldr	r5, [pc, #52]	; 19d98 <__printf_chk@plt+0x892c>
   19d60:	mov	r6, #17
   19d64:	b	19d24 <__printf_chk@plt+0x88b8>
   19d68:	ldr	r3, [pc, #44]	; 19d9c <__printf_chk@plt+0x8930>
   19d6c:	ldr	r0, [pc, #44]	; 19da0 <__printf_chk@plt+0x8934>
   19d70:	mov	r2, r3
   19d74:	mov	r1, r3
   19d78:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19d7c:	ldr	r0, [r4, #12]
   19d80:	mov	r2, r6
   19d84:	mov	r1, r5
   19d88:	pop	{r4, r5, r6, lr}
   19d8c:	b	113e8 <strncpy@plt>
   19d90:	andeq	r7, r2, r8, ror #4
   19d94:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19d98:	ldrdeq	r7, [r2], -ip
   19d9c:	andeq	pc, r3, r0, asr #25
   19da0:	strdeq	r7, [r2], -r0
   19da4:	push	{r4, r5, r6, lr}
   19da8:	mov	r5, r0
   19dac:	ldr	r1, [pc, #128]	; 19e34 <__printf_chk@plt+0x89c8>
   19db0:	bl	113a0 <strcmp@plt>
   19db4:	cmp	r0, #0
   19db8:	beq	19e00 <__printf_chk@plt+0x8994>
   19dbc:	mov	r0, r5
   19dc0:	bl	11358 <strlen@plt>
   19dc4:	add	r6, r0, #1
   19dc8:	ldr	r4, [pc, #104]	; 19e38 <__printf_chk@plt+0x89cc>
   19dcc:	ldr	r0, [r4, #16]
   19dd0:	cmp	r0, #0
   19dd4:	beq	19ddc <__printf_chk@plt+0x8970>
   19dd8:	bl	1116c <free@plt>
   19ddc:	mov	r0, r6
   19de0:	bl	1134c <malloc@plt>
   19de4:	cmp	r0, #0
   19de8:	str	r0, [r4, #16]
   19dec:	beq	19e0c <__printf_chk@plt+0x89a0>
   19df0:	mov	r2, r6
   19df4:	mov	r1, r5
   19df8:	pop	{r4, r5, r6, lr}
   19dfc:	b	113e8 <strncpy@plt>
   19e00:	ldr	r5, [pc, #52]	; 19e3c <__printf_chk@plt+0x89d0>
   19e04:	mov	r6, #17
   19e08:	b	19dc8 <__printf_chk@plt+0x895c>
   19e0c:	ldr	r3, [pc, #44]	; 19e40 <__printf_chk@plt+0x89d4>
   19e10:	ldr	r0, [pc, #44]	; 19e44 <__printf_chk@plt+0x89d8>
   19e14:	mov	r2, r3
   19e18:	mov	r1, r3
   19e1c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   19e20:	ldr	r0, [r4, #16]
   19e24:	mov	r2, r6
   19e28:	mov	r1, r5
   19e2c:	pop	{r4, r5, r6, lr}
   19e30:	b	113e8 <strncpy@plt>
   19e34:	andeq	r7, r2, r8, ror #4
   19e38:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19e3c:	ldrdeq	r7, [r2], -ip
   19e40:	andeq	pc, r3, r0, asr #25
   19e44:	strdeq	r7, [r2], -r0
   19e48:	ldr	ip, [pc, #56]	; 19e88 <__printf_chk@plt+0x8a1c>
   19e4c:	push	{r4, lr}
   19e50:	mov	r2, r1
   19e54:	ldr	r3, [ip, #20]
   19e58:	ldr	lr, [ip, #8]
   19e5c:	sub	sp, sp, #8
   19e60:	ldr	ip, [r3]
   19e64:	mov	r1, r0
   19e68:	str	lr, [sp]
   19e6c:	mov	r0, r3
   19e70:	ldr	r4, [ip, #12]
   19e74:	ldr	r3, [r2, #4]
   19e78:	ldr	r2, [r2, #8]
   19e7c:	blx	r4
   19e80:	add	sp, sp, #8
   19e84:	pop	{r4, pc}
   19e88:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19e8c:	push	{r4, lr}
   19e90:	ldr	r4, [pc, #52]	; 19ecc <__printf_chk@plt+0x8a60>
   19e94:	ldr	r0, [r4]
   19e98:	bl	11280 <getc@plt>
   19e9c:	cmp	r0, #10
   19ea0:	beq	19ebc <__printf_chk@plt+0x8a50>
   19ea4:	cmn	r0, #1
   19ea8:	popeq	{r4, pc}
   19eac:	ldr	r0, [r4]
   19eb0:	bl	11280 <getc@plt>
   19eb4:	cmp	r0, #10
   19eb8:	bne	19ea4 <__printf_chk@plt+0x8a38>
   19ebc:	ldr	r3, [r4, #4]
   19ec0:	add	r3, r3, #1
   19ec4:	str	r3, [r4, #4]
   19ec8:	pop	{r4, pc}
   19ecc:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19ed0:	push	{r4, lr}
   19ed4:	ldr	r4, [pc, #156]	; 19f78 <__printf_chk@plt+0x8b0c>
   19ed8:	ldr	r0, [r4]
   19edc:	bl	11280 <getc@plt>
   19ee0:	sub	r3, r0, #9
   19ee4:	cmp	r3, #26
   19ee8:	ldrls	pc, [pc, r3, lsl #2]
   19eec:	b	19f74 <__printf_chk@plt+0x8b08>
   19ef0:	ldrdeq	r9, [r1], -r8
   19ef4:	andeq	r9, r1, r4, ror #30
   19ef8:	andeq	r9, r1, r4, ror pc
   19efc:	andeq	r9, r1, r4, ror pc
   19f00:	andeq	r9, r1, r4, ror pc
   19f04:	andeq	r9, r1, r4, ror pc
   19f08:	andeq	r9, r1, r4, ror pc
   19f0c:	andeq	r9, r1, r4, ror pc
   19f10:	andeq	r9, r1, r4, ror pc
   19f14:	andeq	r9, r1, r4, ror pc
   19f18:	andeq	r9, r1, r4, ror pc
   19f1c:	andeq	r9, r1, r4, ror pc
   19f20:	andeq	r9, r1, r4, ror pc
   19f24:	andeq	r9, r1, r4, ror pc
   19f28:	andeq	r9, r1, r4, ror pc
   19f2c:	andeq	r9, r1, r4, ror pc
   19f30:	andeq	r9, r1, r4, ror pc
   19f34:	andeq	r9, r1, r4, ror pc
   19f38:	andeq	r9, r1, r4, ror pc
   19f3c:	andeq	r9, r1, r4, ror pc
   19f40:	andeq	r9, r1, r4, ror pc
   19f44:	andeq	r9, r1, r4, ror pc
   19f48:	andeq	r9, r1, r4, ror pc
   19f4c:	ldrdeq	r9, [r1], -r8
   19f50:	andeq	r9, r1, r4, ror pc
   19f54:	andeq	r9, r1, r4, ror pc
   19f58:	andeq	r9, r1, ip, asr pc
   19f5c:	bl	19e8c <__printf_chk@plt+0x8a20>
   19f60:	b	19ed8 <__printf_chk@plt+0x8a6c>
   19f64:	ldr	r3, [r4, #4]
   19f68:	add	r3, r3, #1
   19f6c:	str	r3, [r4, #4]
   19f70:	b	19ed8 <__printf_chk@plt+0x8a6c>
   19f74:	pop	{r4, pc}
   19f78:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19f7c:	push	{r4, lr}
   19f80:	ldr	r4, [pc, #92]	; 19fe4 <__printf_chk@plt+0x8b78>
   19f84:	ldr	r0, [r4]
   19f88:	bl	11280 <getc@plt>
   19f8c:	cmp	r0, #32
   19f90:	cmpne	r0, #9
   19f94:	beq	19f84 <__printf_chk@plt+0x8b18>
   19f98:	cmp	r0, #10
   19f9c:	beq	19fd0 <__printf_chk@plt+0x8b64>
   19fa0:	cmp	r0, #35	; 0x23
   19fa4:	beq	19fc4 <__printf_chk@plt+0x8b58>
   19fa8:	cmn	r0, #1
   19fac:	beq	19fbc <__printf_chk@plt+0x8b50>
   19fb0:	bl	19e8c <__printf_chk@plt+0x8a20>
   19fb4:	mov	r0, #0
   19fb8:	pop	{r4, pc}
   19fbc:	mov	r0, #1
   19fc0:	pop	{r4, pc}
   19fc4:	bl	19e8c <__printf_chk@plt+0x8a20>
   19fc8:	mov	r0, #1
   19fcc:	pop	{r4, pc}
   19fd0:	ldr	r3, [r4, #4]
   19fd4:	mov	r0, #1
   19fd8:	add	r3, r3, r0
   19fdc:	str	r3, [r4, #4]
   19fe0:	pop	{r4, pc}
   19fe4:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   19fe8:	push	{r4, r5, r6, lr}
   19fec:	subs	r5, r0, #0
   19ff0:	beq	1a044 <__printf_chk@plt+0x8bd8>
   19ff4:	mov	r0, #12
   19ff8:	bl	229fc <_Znwj@@Base>
   19ffc:	mov	r1, r5
   1a000:	mov	r6, r0
   1a004:	bl	194b0 <__printf_chk@plt+0x8044>
   1a008:	cmp	r5, #0
   1a00c:	beq	1a030 <__printf_chk@plt+0x8bc4>
   1a010:	mov	r4, #0
   1a014:	bl	19928 <__printf_chk@plt+0x84bc>
   1a018:	add	r4, r4, #1
   1a01c:	mov	r1, r0
   1a020:	mov	r0, r6
   1a024:	bl	19530 <__printf_chk@plt+0x80c4>
   1a028:	cmp	r5, r4
   1a02c:	bne	1a014 <__printf_chk@plt+0x8ba8>
   1a030:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a034:	cmp	r0, #0
   1a038:	beq	1a05c <__printf_chk@plt+0x8bf0>
   1a03c:	mov	r0, r6
   1a040:	pop	{r4, r5, r6, pc}
   1a044:	ldr	r3, [pc, #40]	; 1a074 <__printf_chk@plt+0x8c08>
   1a048:	ldr	r0, [pc, #40]	; 1a078 <__printf_chk@plt+0x8c0c>
   1a04c:	mov	r2, r3
   1a050:	mov	r1, r3
   1a054:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1a058:	b	19ff4 <__printf_chk@plt+0x8b88>
   1a05c:	bl	19440 <__printf_chk@plt+0x7fd4>
   1a060:	mov	r0, r6
   1a064:	pop	{r4, r5, r6, pc}
   1a068:	mov	r0, r6
   1a06c:	bl	22a4c <_ZdlPv@@Base>
   1a070:	bl	1125c <__cxa_end_cleanup@plt>
   1a074:	andeq	pc, r3, r0, asr #25
   1a078:	andeq	r7, r2, r0, lsl fp
   1a07c:	push	{r4, lr}
   1a080:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a084:	cmp	r0, #0
   1a088:	popne	{r4, pc}
   1a08c:	ldr	r4, [pc, #44]	; 1a0c0 <__printf_chk@plt+0x8c54>
   1a090:	ldr	r3, [pc, #44]	; 1a0c4 <__printf_chk@plt+0x8c58>
   1a094:	ldr	r0, [pc, #44]	; 1a0c8 <__printf_chk@plt+0x8c5c>
   1a098:	ldr	ip, [r4, #4]
   1a09c:	mov	r2, r3
   1a0a0:	sub	ip, ip, #1
   1a0a4:	mov	r1, r3
   1a0a8:	str	ip, [r4, #4]
   1a0ac:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a0b0:	ldr	r3, [r4, #4]
   1a0b4:	add	r3, r3, #1
   1a0b8:	str	r3, [r4, #4]
   1a0bc:	pop	{r4, pc}
   1a0c0:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1a0c4:	andeq	pc, r3, r0, asr #25
   1a0c8:	andeq	r7, r2, ip, lsr fp
   1a0cc:	push	{r4, lr}
   1a0d0:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a0d4:	cmp	r0, #0
   1a0d8:	popne	{r4, pc}
   1a0dc:	pop	{r4, lr}
   1a0e0:	b	19440 <__printf_chk@plt+0x7fd4>
   1a0e4:	push	{r4, lr}
   1a0e8:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a0ec:	cmp	r0, #0
   1a0f0:	popne	{r4, pc}
   1a0f4:	pop	{r4, lr}
   1a0f8:	b	19440 <__printf_chk@plt+0x7fd4>
   1a0fc:	b	1a0e4 <__printf_chk@plt+0x8c78>
   1a100:	push	{r4, lr}
   1a104:	ldr	r4, [pc, #80]	; 1a15c <__printf_chk@plt+0x8cf0>
   1a108:	ldr	r0, [r4]
   1a10c:	bl	11280 <getc@plt>
   1a110:	cmp	r0, #10
   1a114:	beq	1a130 <__printf_chk@plt+0x8cc4>
   1a118:	cmn	r0, #1
   1a11c:	popeq	{r4, pc}
   1a120:	ldr	r0, [r4]
   1a124:	bl	11280 <getc@plt>
   1a128:	cmp	r0, #10
   1a12c:	bne	1a118 <__printf_chk@plt+0x8cac>
   1a130:	ldr	r1, [r4]
   1a134:	mov	r0, #10
   1a138:	bl	11244 <ungetc@plt>
   1a13c:	cmn	r0, #1
   1a140:	popne	{r4, pc}
   1a144:	ldr	r3, [pc, #20]	; 1a160 <__printf_chk@plt+0x8cf4>
   1a148:	ldr	r0, [pc, #20]	; 1a164 <__printf_chk@plt+0x8cf8>
   1a14c:	mov	r2, r3
   1a150:	mov	r1, r3
   1a154:	pop	{r4, lr}
   1a158:	b	1d450 <__printf_chk@plt+0xbfe4>
   1a15c:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1a160:	andeq	pc, r3, r0, asr #25
   1a164:	andeq	r7, r2, ip, asr #20
   1a168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a16c:	sub	sp, sp, #28
   1a170:	ldr	r7, [pc, #724]	; 1a44c <__printf_chk@plt+0x8fe0>
   1a174:	ldr	r5, [pc, #724]	; 1a450 <__printf_chk@plt+0x8fe4>
   1a178:	add	r0, sp, #8
   1a17c:	ldr	r3, [r7]
   1a180:	str	r3, [sp, #20]
   1a184:	bl	195c0 <__printf_chk@plt+0x8154>
   1a188:	ldr	r0, [r5]
   1a18c:	bl	11280 <getc@plt>
   1a190:	mov	r4, r0
   1a194:	mov	r0, #12
   1a198:	bl	229fc <_Znwj@@Base>
   1a19c:	mov	r6, r0
   1a1a0:	mov	r3, #4
   1a1a4:	mov	r0, #16
   1a1a8:	str	r3, [r6]
   1a1ac:	bl	111e4 <_Znaj@plt>
   1a1b0:	ldr	r8, [pc, #668]	; 1a454 <__printf_chk@plt+0x8fe8>
   1a1b4:	ldr	r9, [pc, #668]	; 1a458 <__printf_chk@plt+0x8fec>
   1a1b8:	ldr	sl, [pc, #668]	; 1a45c <__printf_chk@plt+0x8ff0>
   1a1bc:	mov	r3, #0
   1a1c0:	str	r0, [r6, #8]
   1a1c4:	str	r3, [r6, #4]
   1a1c8:	mov	r3, #0
   1a1cc:	cmp	r4, #32
   1a1d0:	cmpne	r4, #9
   1a1d4:	str	r3, [sp, #12]
   1a1d8:	bne	1a1f4 <__printf_chk@plt+0x8d88>
   1a1dc:	ldr	r0, [r5]
   1a1e0:	bl	11280 <getc@plt>
   1a1e4:	mov	r4, r0
   1a1e8:	cmp	r4, #32
   1a1ec:	cmpne	r4, #9
   1a1f0:	beq	1a1dc <__printf_chk@plt+0x8d70>
   1a1f4:	cmp	r4, #45	; 0x2d
   1a1f8:	bne	1a218 <__printf_chk@plt+0x8dac>
   1a1fc:	b	1a2d4 <__printf_chk@plt+0x8e68>
   1a200:	mov	r1, r4
   1a204:	add	r0, sp, #8
   1a208:	bl	19620 <__printf_chk@plt+0x81b4>
   1a20c:	ldr	r0, [r5]
   1a210:	bl	11280 <getc@plt>
   1a214:	mov	r4, r0
   1a218:	sub	r3, r4, #48	; 0x30
   1a21c:	cmp	r3, #9
   1a220:	bls	1a200 <__printf_chk@plt+0x8d94>
   1a224:	ldr	r3, [sp, #12]
   1a228:	cmp	r3, #0
   1a22c:	bne	1a398 <__printf_chk@plt+0x8f2c>
   1a230:	add	r3, r4, #1
   1a234:	cmp	r3, #36	; 0x24
   1a238:	ldrls	pc, [pc, r3, lsl #2]
   1a23c:	b	1a324 <__printf_chk@plt+0x8eb8>
   1a240:	andeq	sl, r1, r8, lsr r3
   1a244:	andeq	sl, r1, r4, lsr #6
   1a248:	andeq	sl, r1, r4, lsr #6
   1a24c:	andeq	sl, r1, r4, lsr #6
   1a250:	andeq	sl, r1, r4, lsr #6
   1a254:	andeq	sl, r1, r4, lsr #6
   1a258:	andeq	sl, r1, r4, lsr #6
   1a25c:	andeq	sl, r1, r4, lsr #6
   1a260:	andeq	sl, r1, r4, lsr #6
   1a264:	andeq	sl, r1, r4, lsr #6
   1a268:	andeq	sl, r1, r8, asr #3
   1a26c:	andeq	sl, r1, ip, ror #6
   1a270:	andeq	sl, r1, r4, lsr #6
   1a274:	andeq	sl, r1, r4, lsr #6
   1a278:	andeq	sl, r1, r4, lsr #6
   1a27c:	andeq	sl, r1, r4, lsr #6
   1a280:	andeq	sl, r1, r4, lsr #6
   1a284:	andeq	sl, r1, r4, lsr #6
   1a288:	andeq	sl, r1, r4, lsr #6
   1a28c:	andeq	sl, r1, r4, lsr #6
   1a290:	andeq	sl, r1, r4, lsr #6
   1a294:	andeq	sl, r1, r4, lsr #6
   1a298:	andeq	sl, r1, r4, lsr #6
   1a29c:	andeq	sl, r1, r4, lsr #6
   1a2a0:	andeq	sl, r1, r4, lsr #6
   1a2a4:	andeq	sl, r1, r4, lsr #6
   1a2a8:	andeq	sl, r1, r4, lsr #6
   1a2ac:	andeq	sl, r1, r4, lsr #6
   1a2b0:	andeq	sl, r1, r4, lsr #6
   1a2b4:	andeq	sl, r1, r4, lsr #6
   1a2b8:	andeq	sl, r1, r4, lsr #6
   1a2bc:	andeq	sl, r1, r4, lsr #6
   1a2c0:	andeq	sl, r1, r4, lsr #6
   1a2c4:	andeq	sl, r1, r8, asr #3
   1a2c8:	andeq	sl, r1, r4, lsr #6
   1a2cc:	andeq	sl, r1, r4, lsr #6
   1a2d0:	andeq	sl, r1, r4, ror #6
   1a2d4:	ldr	r0, [r5]
   1a2d8:	bl	11280 <getc@plt>
   1a2dc:	sub	r3, r0, #48	; 0x30
   1a2e0:	cmp	r3, #9
   1a2e4:	mov	fp, r0
   1a2e8:	bls	1a414 <__printf_chk@plt+0x8fa8>
   1a2ec:	cmn	r0, #1
   1a2f0:	beq	1a318 <__printf_chk@plt+0x8eac>
   1a2f4:	ldr	r1, [r5]
   1a2f8:	bl	11244 <ungetc@plt>
   1a2fc:	cmn	r0, #1
   1a300:	bne	1a318 <__printf_chk@plt+0x8eac>
   1a304:	ldr	r2, [pc, #328]	; 1a454 <__printf_chk@plt+0x8fe8>
   1a308:	mov	r3, r8
   1a30c:	mov	r1, r2
   1a310:	mov	r0, sl
   1a314:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1a318:	ldr	r3, [sp, #12]
   1a31c:	cmp	r3, #0
   1a320:	bne	1a398 <__printf_chk@plt+0x8f2c>
   1a324:	ldr	r3, [pc, #296]	; 1a454 <__printf_chk@plt+0x8fe8>
   1a328:	ldr	r0, [pc, #304]	; 1a460 <__printf_chk@plt+0x8ff4>
   1a32c:	mov	r2, r3
   1a330:	mov	r1, r3
   1a334:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a338:	ldr	r0, [sp, #16]
   1a33c:	cmp	r0, #0
   1a340:	beq	1a348 <__printf_chk@plt+0x8edc>
   1a344:	bl	112a4 <_ZdaPv@plt>
   1a348:	ldr	r2, [sp, #20]
   1a34c:	ldr	r3, [r7]
   1a350:	mov	r0, r6
   1a354:	cmp	r2, r3
   1a358:	bne	1a428 <__printf_chk@plt+0x8fbc>
   1a35c:	add	sp, sp, #28
   1a360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a364:	bl	1a100 <__printf_chk@plt+0x8c94>
   1a368:	b	1a338 <__printf_chk@plt+0x8ecc>
   1a36c:	ldr	r1, [r5]
   1a370:	mov	r0, #10
   1a374:	bl	11244 <ungetc@plt>
   1a378:	cmn	r0, #1
   1a37c:	bne	1a338 <__printf_chk@plt+0x8ecc>
   1a380:	ldr	r3, [pc, #204]	; 1a454 <__printf_chk@plt+0x8fe8>
   1a384:	ldr	r0, [pc, #208]	; 1a45c <__printf_chk@plt+0x8ff0>
   1a388:	mov	r2, r3
   1a38c:	mov	r1, r3
   1a390:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1a394:	b	1a338 <__printf_chk@plt+0x8ecc>
   1a398:	add	r0, sp, #8
   1a39c:	bl	196d0 <__printf_chk@plt+0x8264>
   1a3a0:	mov	fp, r0
   1a3a4:	bl	113b8 <__errno_location@plt>
   1a3a8:	mov	r1, #0
   1a3ac:	mov	r2, #10
   1a3b0:	str	r1, [r0]
   1a3b4:	str	r0, [sp, #4]
   1a3b8:	mov	r0, fp
   1a3bc:	bl	11160 <strtol@plt>
   1a3c0:	ldr	r3, [sp, #4]
   1a3c4:	ldr	r2, [r3]
   1a3c8:	cmp	r2, #0
   1a3cc:	sub	r3, r0, #-2147483648	; 0x80000000
   1a3d0:	clz	r3, r3
   1a3d4:	lsr	r3, r3, #5
   1a3d8:	movne	r3, #1
   1a3dc:	cmp	r3, #0
   1a3e0:	mov	r1, r0
   1a3e4:	beq	1a400 <__printf_chk@plt+0x8f94>
   1a3e8:	ldr	r2, [pc, #100]	; 1a454 <__printf_chk@plt+0x8fe8>
   1a3ec:	mov	r3, r8
   1a3f0:	mov	r1, r2
   1a3f4:	mov	r0, r9
   1a3f8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a3fc:	mov	r1, #0
   1a400:	mov	r0, r6
   1a404:	bl	19530 <__printf_chk@plt+0x80c4>
   1a408:	mov	r0, fp
   1a40c:	bl	112a4 <_ZdaPv@plt>
   1a410:	b	1a230 <__printf_chk@plt+0x8dc4>
   1a414:	mov	r1, #45	; 0x2d
   1a418:	add	r0, sp, #8
   1a41c:	bl	19620 <__printf_chk@plt+0x81b4>
   1a420:	mov	r4, fp
   1a424:	b	1a218 <__printf_chk@plt+0x8dac>
   1a428:	bl	11250 <__stack_chk_fail@plt>
   1a42c:	mov	r0, r6
   1a430:	bl	22a4c <_ZdlPv@@Base>
   1a434:	ldr	r0, [sp, #16]
   1a438:	cmp	r0, #0
   1a43c:	beq	1a444 <__printf_chk@plt+0x8fd8>
   1a440:	bl	112a4 <_ZdaPv@plt>
   1a444:	bl	1125c <__cxa_end_cleanup@plt>
   1a448:	b	1a434 <__printf_chk@plt+0x8fc8>
   1a44c:	andeq	fp, r3, r0, ror #26
   1a450:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1a454:	andeq	pc, r3, r0, asr #25
   1a458:	andeq	r7, r2, r0, asr fp
   1a45c:	andeq	r7, r2, ip, asr #20
   1a460:	andeq	r7, r2, r8, ror #20
   1a464:	push	{r4, r5, r6, lr}
   1a468:	subs	r5, r0, #0
   1a46c:	beq	1a4c8 <__printf_chk@plt+0x905c>
   1a470:	mov	r0, #12
   1a474:	bl	229fc <_Znwj@@Base>
   1a478:	mov	r1, r5
   1a47c:	mov	r6, r0
   1a480:	bl	194b0 <__printf_chk@plt+0x8044>
   1a484:	cmp	r5, #0
   1a488:	beq	1a4b4 <__printf_chk@plt+0x9048>
   1a48c:	mov	r4, #0
   1a490:	bl	19928 <__printf_chk@plt+0x84bc>
   1a494:	add	r4, r4, #1
   1a498:	mov	r1, r0
   1a49c:	mov	r0, r6
   1a4a0:	bl	19530 <__printf_chk@plt+0x80c4>
   1a4a4:	cmp	r5, r4
   1a4a8:	bne	1a490 <__printf_chk@plt+0x9024>
   1a4ac:	tst	r5, #1
   1a4b0:	bne	1a4ec <__printf_chk@plt+0x9080>
   1a4b4:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a4b8:	cmp	r0, #0
   1a4bc:	beq	1a4e0 <__printf_chk@plt+0x9074>
   1a4c0:	mov	r0, r6
   1a4c4:	pop	{r4, r5, r6, pc}
   1a4c8:	ldr	r3, [pc, #124]	; 1a54c <__printf_chk@plt+0x90e0>
   1a4cc:	ldr	r0, [pc, #124]	; 1a550 <__printf_chk@plt+0x90e4>
   1a4d0:	mov	r2, r3
   1a4d4:	mov	r1, r3
   1a4d8:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1a4dc:	b	1a470 <__printf_chk@plt+0x9004>
   1a4e0:	bl	19440 <__printf_chk@plt+0x7fd4>
   1a4e4:	mov	r0, r6
   1a4e8:	pop	{r4, r5, r6, pc}
   1a4ec:	bl	1a168 <__printf_chk@plt+0x8cfc>
   1a4f0:	ldr	r3, [r0, #4]
   1a4f4:	mov	r4, r0
   1a4f8:	cmp	r3, #1
   1a4fc:	bhi	1a51c <__printf_chk@plt+0x90b0>
   1a500:	ldr	r0, [r4, #8]
   1a504:	cmp	r0, #0
   1a508:	beq	1a510 <__printf_chk@plt+0x90a4>
   1a50c:	bl	112a4 <_ZdaPv@plt>
   1a510:	mov	r0, r4
   1a514:	bl	22a4c <_ZdlPv@@Base>
   1a518:	b	1a4b4 <__printf_chk@plt+0x9048>
   1a51c:	ldr	r3, [pc, #40]	; 1a54c <__printf_chk@plt+0x90e0>
   1a520:	ldr	r0, [pc, #44]	; 1a554 <__printf_chk@plt+0x90e8>
   1a524:	mov	r2, r3
   1a528:	mov	r1, r3
   1a52c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a530:	ldr	r0, [r4, #8]
   1a534:	cmp	r0, #0
   1a538:	bne	1a50c <__printf_chk@plt+0x90a0>
   1a53c:	b	1a510 <__printf_chk@plt+0x90a4>
   1a540:	mov	r0, r6
   1a544:	bl	22a4c <_ZdlPv@@Base>
   1a548:	bl	1125c <__cxa_end_cleanup@plt>
   1a54c:	andeq	pc, r3, r0, asr #25
   1a550:	andeq	r7, r2, r0, lsl fp
   1a554:	andeq	r7, r2, ip, lsr fp
   1a558:	push	{r4, lr}
   1a55c:	bl	1a168 <__printf_chk@plt+0x8cfc>
   1a560:	ldr	r3, [r0, #4]
   1a564:	mov	r4, r0
   1a568:	cmp	r3, #0
   1a56c:	beq	1a5b8 <__printf_chk@plt+0x914c>
   1a570:	tst	r3, #1
   1a574:	bne	1a58c <__printf_chk@plt+0x9120>
   1a578:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a57c:	cmp	r0, #0
   1a580:	beq	1a5ac <__printf_chk@plt+0x9140>
   1a584:	mov	r0, r4
   1a588:	pop	{r4, pc}
   1a58c:	ldr	r3, [pc, #60]	; 1a5d0 <__printf_chk@plt+0x9164>
   1a590:	ldr	r0, [pc, #60]	; 1a5d4 <__printf_chk@plt+0x9168>
   1a594:	mov	r2, r3
   1a598:	mov	r1, r3
   1a59c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a5a0:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a5a4:	cmp	r0, #0
   1a5a8:	bne	1a584 <__printf_chk@plt+0x9118>
   1a5ac:	bl	19440 <__printf_chk@plt+0x7fd4>
   1a5b0:	mov	r0, r4
   1a5b4:	pop	{r4, pc}
   1a5b8:	ldr	r3, [pc, #16]	; 1a5d0 <__printf_chk@plt+0x9164>
   1a5bc:	ldr	r0, [pc, #20]	; 1a5d8 <__printf_chk@plt+0x916c>
   1a5c0:	mov	r2, r3
   1a5c4:	mov	r1, r3
   1a5c8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a5cc:	b	1a578 <__printf_chk@plt+0x910c>
   1a5d0:	andeq	pc, r3, r0, asr #25
   1a5d4:	andeq	r7, r2, r8, lsl #23
   1a5d8:	andeq	r7, r2, r4, ror fp
   1a5dc:	push	{r4, r5, r6, r7, r8, lr}
   1a5e0:	sub	sp, sp, #32
   1a5e4:	ldr	r4, [pc, #328]	; 1a734 <__printf_chk@plt+0x92c8>
   1a5e8:	mov	r5, r0
   1a5ec:	ldr	r3, [r4]
   1a5f0:	str	r3, [sp, #28]
   1a5f4:	bl	1936c <__printf_chk@plt+0x7f00>
   1a5f8:	sub	r3, r0, #99	; 0x63
   1a5fc:	cmp	r3, #15
   1a600:	ldrls	pc, [pc, r3, lsl #2]
   1a604:	b	1a70c <__printf_chk@plt+0x92a0>
   1a608:	andeq	sl, r1, r8, lsl #13
   1a60c:			; <UNDEFINED> instruction: 0x0001a6b4
   1a610:	andeq	sl, r1, ip, lsl #14
   1a614:	andeq	sl, r1, ip, lsl #14
   1a618:	andeq	sl, r1, r0, asr #13
   1a61c:	andeq	sl, r1, ip, lsl #14
   1a620:	andeq	sl, r1, ip, lsl #14
   1a624:	andeq	sl, r1, ip, lsl #14
   1a628:	ldrdeq	sl, [r1], -r4
   1a62c:	andeq	sl, r1, ip, lsl #14
   1a630:	andeq	sl, r1, ip, lsl #14
   1a634:	andeq	sl, r1, ip, lsl #14
   1a638:	andeq	sl, r1, ip, lsl #14
   1a63c:	andeq	sl, r1, ip, lsl #14
   1a640:	andeq	sl, r1, ip, lsl #14
   1a644:	andeq	sl, r1, r8, asr #12
   1a648:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a64c:	mov	r6, r0
   1a650:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a654:	mov	r7, r0
   1a658:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a65c:	mov	r2, r7
   1a660:	mov	r1, r6
   1a664:	mov	r3, r0
   1a668:	mov	r0, r5
   1a66c:	bl	1c28c <__printf_chk@plt+0xae20>
   1a670:	ldr	r2, [sp, #28]
   1a674:	ldr	r3, [r4]
   1a678:	cmp	r2, r3
   1a67c:	bne	1a730 <__printf_chk@plt+0x92c4>
   1a680:	add	sp, sp, #32
   1a684:	pop	{r4, r5, r6, r7, r8, pc}
   1a688:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a68c:	mov	r6, r0
   1a690:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a694:	mov	r7, r0
   1a698:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a69c:	mov	r2, r7
   1a6a0:	mov	r1, r6
   1a6a4:	mov	r3, r0
   1a6a8:	mov	r0, r5
   1a6ac:	bl	1c2c0 <__printf_chk@plt+0xae54>
   1a6b0:	b	1a670 <__printf_chk@plt+0x9204>
   1a6b4:	mov	r0, r5
   1a6b8:	bl	1c280 <__printf_chk@plt+0xae14>
   1a6bc:	b	1a670 <__printf_chk@plt+0x9204>
   1a6c0:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a6c4:	mov	r1, r0
   1a6c8:	mov	r0, r5
   1a6cc:	bl	1c334 <__printf_chk@plt+0xaec8>
   1a6d0:	b	1a670 <__printf_chk@plt+0x9204>
   1a6d4:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a6d8:	mov	r6, r0
   1a6dc:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a6e0:	mov	r7, r0
   1a6e4:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a6e8:	mov	r8, r0
   1a6ec:	bl	19ac4 <__printf_chk@plt+0x8658>
   1a6f0:	mov	r3, r8
   1a6f4:	mov	r2, r7
   1a6f8:	mov	r1, r6
   1a6fc:	str	r0, [sp]
   1a700:	mov	r0, r5
   1a704:	bl	1c2f4 <__printf_chk@plt+0xae88>
   1a708:	b	1a670 <__printf_chk@plt+0x9204>
   1a70c:	mov	r1, r0
   1a710:	add	r0, sp, #8
   1a714:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1a718:	ldr	r3, [pc, #24]	; 1a738 <__printf_chk@plt+0x92cc>
   1a71c:	add	r1, sp, #8
   1a720:	mov	r2, r3
   1a724:	ldr	r0, [pc, #16]	; 1a73c <__printf_chk@plt+0x92d0>
   1a728:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1a72c:	b	1a670 <__printf_chk@plt+0x9204>
   1a730:	bl	11250 <__stack_chk_fail@plt>
   1a734:	andeq	fp, r3, r0, ror #26
   1a738:	andeq	pc, r3, r0, asr #25
   1a73c:	andeq	r7, r2, ip, lsr #23
   1a740:	push	{r4, r5, r6, lr}
   1a744:	sub	sp, sp, #8
   1a748:	bl	1936c <__printf_chk@plt+0x7f00>
   1a74c:	sub	r3, r0, #67	; 0x43
   1a750:	mov	r4, r0
   1a754:	cmp	r3, #49	; 0x31
   1a758:	ldrls	pc, [pc, r3, lsl #2]
   1a75c:	b	1a828 <__printf_chk@plt+0x93bc>
   1a760:	andeq	sl, r1, r0, asr #20
   1a764:	andeq	sl, r1, r8, lsr #16
   1a768:	andeq	sl, r1, r0, ror sl
   1a76c:	ldrdeq	sl, [r1], -r4
   1a770:	andeq	sl, r1, r8, lsr #16
   1a774:	andeq	sl, r1, r8, lsr #16
   1a778:	andeq	sl, r1, r8, lsr #16
   1a77c:	andeq	sl, r1, r8, lsr #16
   1a780:	andeq	sl, r1, r8, lsr #16
   1a784:	andeq	sl, r1, r8, lsr #16
   1a788:	andeq	sl, r1, r8, lsr #16
   1a78c:	andeq	sl, r1, r8, lsr #16
   1a790:	andeq	sl, r1, r8, lsr #16
   1a794:	andeq	sl, r1, r8, lsr #16
   1a798:	andeq	sl, r1, r8, lsr #16
   1a79c:	andeq	sl, r1, r8, lsr #16
   1a7a0:	andeq	sl, r1, r8, lsr #16
   1a7a4:	andeq	sl, r1, r8, lsr #16
   1a7a8:	andeq	sl, r1, r8, lsr #16
   1a7ac:	andeq	sl, r1, r8, lsr #16
   1a7b0:	andeq	sl, r1, r8, lsr #16
   1a7b4:	andeq	sl, r1, r8, lsr #16
   1a7b8:	andeq	sl, r1, r8, lsr #16
   1a7bc:	andeq	sl, r1, r8, lsr #16
   1a7c0:	andeq	sl, r1, r8, lsr #16
   1a7c4:	andeq	sl, r1, r8, lsr #16
   1a7c8:	andeq	sl, r1, r8, lsr #16
   1a7cc:	andeq	sl, r1, r8, lsr #16
   1a7d0:	andeq	sl, r1, r8, lsr #16
   1a7d4:	andeq	sl, r1, r8, lsr #16
   1a7d8:	andeq	sl, r1, r0, lsl #17
   1a7dc:	andeq	sl, r1, r8, lsr #16
   1a7e0:	andeq	sl, r1, r0, ror #17
   1a7e4:	andeq	sl, r1, r8, lsr #16
   1a7e8:	andeq	sl, r1, r0, ror sl
   1a7ec:	andeq	sl, r1, ip, lsr r9
   1a7f0:	andeq	sl, r1, r8, lsr #16
   1a7f4:	andeq	sl, r1, r8, lsr #16
   1a7f8:	andeq	sl, r1, r8, lsr #16
   1a7fc:	andeq	sl, r1, r8, lsr #16
   1a800:	andeq	sl, r1, r8, lsr #16
   1a804:	ldrdeq	sl, [r1], -r0
   1a808:	andeq	sl, r1, r8, lsr #16
   1a80c:	andeq	sl, r1, r8, lsr #16
   1a810:	andeq	sl, r1, r8, lsr #16
   1a814:	andeq	sl, r1, r8, lsr #16
   1a818:	andeq	sl, r1, r8, lsr #16
   1a81c:	andeq	sl, r1, r8, lsr #16
   1a820:	andeq	sl, r1, r8, lsr #16
   1a824:	andeq	sl, r1, r8, lsl #20
   1a828:	bl	1a558 <__printf_chk@plt+0x90ec>
   1a82c:	ldr	r1, [pc, #840]	; 1ab7c <__printf_chk@plt+0x9710>
   1a830:	ldr	lr, [r1, #8]
   1a834:	ldr	r3, [r0, #4]
   1a838:	ldr	r2, [r0, #8]
   1a83c:	mov	r5, r0
   1a840:	ldr	r0, [r1, #20]
   1a844:	mov	r1, r4
   1a848:	ldr	ip, [r0]
   1a84c:	str	lr, [sp]
   1a850:	ldr	r4, [ip, #12]
   1a854:	blx	r4
   1a858:	mov	r0, r5
   1a85c:	bl	19c20 <__printf_chk@plt+0x87b4>
   1a860:	ldr	r0, [r5, #8]
   1a864:	cmp	r0, #0
   1a868:	beq	1a870 <__printf_chk@plt+0x9404>
   1a86c:	bl	112a4 <_ZdaPv@plt>
   1a870:	mov	r0, r5
   1a874:	add	sp, sp, #8
   1a878:	pop	{r4, r5, r6, lr}
   1a87c:	b	22a4c <_ZdlPv@@Base>
   1a880:	mov	r0, #4
   1a884:	bl	19fe8 <__printf_chk@plt+0x8b7c>
   1a888:	mov	r4, r0
   1a88c:	ldr	r0, [pc, #744]	; 1ab7c <__printf_chk@plt+0x9710>
   1a890:	ldr	r3, [r4, #4]
   1a894:	ldr	r2, [r4, #8]
   1a898:	ldr	r1, [r0, #20]
   1a89c:	ldr	ip, [r0, #8]
   1a8a0:	mov	r0, r1
   1a8a4:	ldr	r1, [r1]
   1a8a8:	str	ip, [sp]
   1a8ac:	ldr	r5, [r1, #12]
   1a8b0:	mov	r1, #97	; 0x61
   1a8b4:	blx	r5
   1a8b8:	mov	r0, r4
   1a8bc:	bl	19c20 <__printf_chk@plt+0x87b4>
   1a8c0:	ldr	r0, [r4, #8]
   1a8c4:	cmp	r0, #0
   1a8c8:	beq	1a8d0 <__printf_chk@plt+0x9464>
   1a8cc:	bl	112a4 <_ZdaPv@plt>
   1a8d0:	mov	r0, r4
   1a8d4:	add	sp, sp, #8
   1a8d8:	pop	{r4, r5, r6, lr}
   1a8dc:	b	22a4c <_ZdlPv@@Base>
   1a8e0:	mov	r0, #1
   1a8e4:	bl	19fe8 <__printf_chk@plt+0x8b7c>
   1a8e8:	ldr	r5, [pc, #652]	; 1ab7c <__printf_chk@plt+0x9710>
   1a8ec:	ldr	r1, [r5, #8]
   1a8f0:	mov	r4, r0
   1a8f4:	ldr	r0, [r5, #20]
   1a8f8:	ldr	r3, [r4, #4]
   1a8fc:	ldr	r2, [r4, #8]
   1a900:	ldr	ip, [r0]
   1a904:	str	r1, [sp]
   1a908:	mov	r1, #99	; 0x63
   1a90c:	ldr	r6, [ip, #12]
   1a910:	blx	r6
   1a914:	ldr	r3, [r4, #4]
   1a918:	cmp	r3, #0
   1a91c:	beq	1ab10 <__printf_chk@plt+0x96a4>
   1a920:	ldr	r2, [r5, #8]
   1a924:	ldr	r0, [r4, #8]
   1a928:	ldr	r3, [r2, #8]
   1a92c:	ldr	r1, [r0]
   1a930:	add	r3, r3, r1
   1a934:	str	r3, [r2, #8]
   1a938:	b	1a8cc <__printf_chk@plt+0x9460>
   1a93c:	bl	19928 <__printf_chk@plt+0x84bc>
   1a940:	cmp	r0, #1000	; 0x3e8
   1a944:	mov	r4, r0
   1a948:	bls	1ab28 <__printf_chk@plt+0x96bc>
   1a94c:	ldr	r5, [pc, #552]	; 1ab7c <__printf_chk@plt+0x9710>
   1a950:	ldr	r3, [r5, #8]
   1a954:	ldr	r6, [r3, #28]
   1a958:	cmp	r6, #0
   1a95c:	beq	1a970 <__printf_chk@plt+0x9504>
   1a960:	mov	r0, r6
   1a964:	bl	1c128 <__printf_chk@plt+0xacbc>
   1a968:	mov	r0, r6
   1a96c:	bl	22a4c <_ZdlPv@@Base>
   1a970:	mov	r0, #28
   1a974:	bl	229fc <_Znwj@@Base>
   1a978:	ldr	r3, [r5, #8]
   1a97c:	ldr	r1, [r3, #24]
   1a980:	mov	r6, r0
   1a984:	bl	1c12c <__printf_chk@plt+0xacc0>
   1a988:	ldr	r1, [r5, #8]
   1a98c:	str	r6, [r1, #28]
   1a990:	ldr	r3, [r5, #20]
   1a994:	mov	r0, r3
   1a998:	ldr	r3, [r3]
   1a99c:	ldr	r3, [r3, #20]
   1a9a0:	blx	r3
   1a9a4:	bl	19928 <__printf_chk@plt+0x84bc>
   1a9a8:	ldr	r3, [r5, #8]
   1a9ac:	ldr	r0, [r3, #8]
   1a9b0:	add	r0, r0, r4
   1a9b4:	str	r0, [r3, #8]
   1a9b8:	bl	19f7c <__printf_chk@plt+0x8b10>
   1a9bc:	cmp	r0, #0
   1a9c0:	bne	1ab08 <__printf_chk@plt+0x969c>
   1a9c4:	add	sp, sp, #8
   1a9c8:	pop	{r4, r5, r6, lr}
   1a9cc:	b	19440 <__printf_chk@plt+0x7fd4>
   1a9d0:	mov	r0, #2
   1a9d4:	bl	19fe8 <__printf_chk@plt+0x8b7c>
   1a9d8:	mov	r4, r0
   1a9dc:	ldr	r0, [pc, #408]	; 1ab7c <__printf_chk@plt+0x9710>
   1a9e0:	ldr	r3, [r4, #4]
   1a9e4:	ldr	r2, [r4, #8]
   1a9e8:	ldr	r1, [r0, #20]
   1a9ec:	ldr	ip, [r0, #8]
   1a9f0:	mov	r0, r1
   1a9f4:	ldr	r1, [r1]
   1a9f8:	str	ip, [sp]
   1a9fc:	ldr	r5, [r1, #12]
   1aa00:	mov	r1, #108	; 0x6c
   1aa04:	b	1a8b4 <__printf_chk@plt+0x9448>
   1aa08:	mov	r0, #1
   1aa0c:	bl	1a464 <__printf_chk@plt+0x8ff8>
   1aa10:	mov	r4, r0
   1aa14:	ldr	r0, [pc, #352]	; 1ab7c <__printf_chk@plt+0x9710>
   1aa18:	ldr	r3, [r4, #4]
   1aa1c:	ldr	r2, [r4, #8]
   1aa20:	ldr	r1, [r0, #20]
   1aa24:	ldr	ip, [r0, #8]
   1aa28:	mov	r0, r1
   1aa2c:	ldr	r1, [r1]
   1aa30:	str	ip, [sp]
   1aa34:	ldr	r5, [r1, #12]
   1aa38:	mov	r1, #116	; 0x74
   1aa3c:	b	1a8b4 <__printf_chk@plt+0x9448>
   1aa40:	mov	r0, #1
   1aa44:	bl	1a464 <__printf_chk@plt+0x8ff8>
   1aa48:	ldr	r5, [pc, #300]	; 1ab7c <__printf_chk@plt+0x9710>
   1aa4c:	ldr	r1, [r5, #8]
   1aa50:	mov	r4, r0
   1aa54:	ldr	r0, [r5, #20]
   1aa58:	ldr	r3, [r4, #4]
   1aa5c:	ldr	r2, [r4, #8]
   1aa60:	ldr	ip, [r0]
   1aa64:	str	r1, [sp]
   1aa68:	mov	r1, #67	; 0x43
   1aa6c:	b	1a90c <__printf_chk@plt+0x94a0>
   1aa70:	mov	r0, #2
   1aa74:	bl	19fe8 <__printf_chk@plt+0x8b7c>
   1aa78:	ldr	r5, [pc, #252]	; 1ab7c <__printf_chk@plt+0x9710>
   1aa7c:	mov	r1, r4
   1aa80:	ldr	lr, [r5, #8]
   1aa84:	mov	r6, r0
   1aa88:	ldr	r0, [r5, #20]
   1aa8c:	ldr	r3, [r6, #4]
   1aa90:	ldr	r2, [r6, #8]
   1aa94:	ldr	ip, [r0]
   1aa98:	str	lr, [sp]
   1aa9c:	ldr	r4, [ip, #12]
   1aaa0:	blx	r4
   1aaa4:	ldr	r3, [r6, #4]
   1aaa8:	cmp	r3, #0
   1aaac:	beq	1ab54 <__printf_chk@plt+0x96e8>
   1aab0:	ldr	r0, [r6, #8]
   1aab4:	ldr	r2, [r5, #8]
   1aab8:	ldr	r1, [r0]
   1aabc:	ldr	r3, [r2, #8]
   1aac0:	add	r3, r3, r1
   1aac4:	str	r3, [r2, #8]
   1aac8:	bl	112a4 <_ZdaPv@plt>
   1aacc:	mov	r0, r6
   1aad0:	b	1a874 <__printf_chk@plt+0x9408>
   1aad4:	ldr	r4, [pc, #160]	; 1ab7c <__printf_chk@plt+0x9710>
   1aad8:	ldr	r3, [r4, #8]
   1aadc:	ldr	r0, [r3, #28]
   1aae0:	bl	1a5dc <__printf_chk@plt+0x9170>
   1aae4:	ldr	r3, [r4, #20]
   1aae8:	ldr	r1, [r4, #8]
   1aaec:	mov	r0, r3
   1aaf0:	ldr	r3, [r3]
   1aaf4:	ldr	r3, [r3, #20]
   1aaf8:	blx	r3
   1aafc:	bl	19f7c <__printf_chk@plt+0x8b10>
   1ab00:	cmp	r0, #0
   1ab04:	beq	1a9c4 <__printf_chk@plt+0x9558>
   1ab08:	add	sp, sp, #8
   1ab0c:	pop	{r4, r5, r6, pc}
   1ab10:	ldr	r3, [pc, #104]	; 1ab80 <__printf_chk@plt+0x9714>
   1ab14:	ldr	r0, [pc, #104]	; 1ab84 <__printf_chk@plt+0x9718>
   1ab18:	mov	r2, r3
   1ab1c:	mov	r1, r3
   1ab20:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1ab24:	b	1a920 <__printf_chk@plt+0x94b4>
   1ab28:	rsb	r1, r0, #1000	; 0x3e8
   1ab2c:	ldr	r3, [pc, #84]	; 1ab88 <__printf_chk@plt+0x971c>
   1ab30:	lsl	r1, r1, #16
   1ab34:	ldr	r5, [pc, #64]	; 1ab7c <__printf_chk@plt+0x9710>
   1ab38:	umull	r3, r1, r3, r1
   1ab3c:	ldr	r3, [r5, #8]
   1ab40:	lsr	r1, r1, #6
   1ab44:	ldr	r0, [r3, #28]
   1ab48:	bl	1c334 <__printf_chk@plt+0xaec8>
   1ab4c:	ldr	r1, [r5, #8]
   1ab50:	b	1a990 <__printf_chk@plt+0x9524>
   1ab54:	ldr	r3, [pc, #36]	; 1ab80 <__printf_chk@plt+0x9714>
   1ab58:	ldr	r0, [pc, #36]	; 1ab84 <__printf_chk@plt+0x9718>
   1ab5c:	mov	r2, r3
   1ab60:	mov	r1, r3
   1ab64:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1ab68:	b	1aab0 <__printf_chk@plt+0x9644>
   1ab6c:	mov	r0, r6
   1ab70:	bl	22a4c <_ZdlPv@@Base>
   1ab74:	bl	1125c <__cxa_end_cleanup@plt>
   1ab78:	b	1ab6c <__printf_chk@plt+0x9700>
   1ab7c:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1ab80:	andeq	pc, r3, r0, asr #25
   1ab84:	andeq	r7, r2, r8, asr #21
   1ab88:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1ab8c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ab90:	sub	sp, sp, #28
   1ab94:	ldr	r4, [pc, #812]	; 1aec8 <__printf_chk@plt+0x9a5c>
   1ab98:	ldr	r3, [r4]
   1ab9c:	str	r3, [sp, #20]
   1aba0:	bl	19af8 <__printf_chk@plt+0x868c>
   1aba4:	ldrb	r1, [r0]
   1aba8:	mov	r5, r0
   1abac:	sub	r3, r1, #70	; 0x46
   1abb0:	cmp	r3, #47	; 0x2f
   1abb4:	ldrls	pc, [pc, r3, lsl #2]
   1abb8:	b	1ae4c <__printf_chk@plt+0x99e0>
   1abbc:	andeq	sl, r1, r0, lsl sp
   1abc0:	andeq	sl, r1, ip, asr #28
   1abc4:	andeq	sl, r1, r0, lsr sp
   1abc8:	andeq	sl, r1, ip, asr #28
   1abcc:	andeq	sl, r1, ip, asr #28
   1abd0:	andeq	sl, r1, ip, asr #28
   1abd4:	andeq	sl, r1, ip, asr #28
   1abd8:	andeq	sl, r1, ip, asr #28
   1abdc:	andeq	sl, r1, ip, asr #28
   1abe0:	andeq	sl, r1, ip, asr #28
   1abe4:	andeq	sl, r1, ip, asr #28
   1abe8:	andeq	sl, r1, ip, asr #28
   1abec:	andeq	sl, r1, ip, asr #28
   1abf0:	andeq	sl, r1, ip, asr sp
   1abf4:	andeq	sl, r1, r0, ror sp
   1abf8:	andeq	sl, r1, ip, asr #28
   1abfc:	andeq	sl, r1, ip, asr #28
   1ac00:	andeq	sl, r1, ip, asr #28
   1ac04:	muleq	r1, r0, sp
   1ac08:	andeq	sl, r1, ip, asr #28
   1ac0c:	andeq	sl, r1, ip, asr #28
   1ac10:	andeq	sl, r1, ip, asr #28
   1ac14:	andeq	sl, r1, ip, asr #28
   1ac18:	andeq	sl, r1, ip, asr #28
   1ac1c:	andeq	sl, r1, ip, asr #28
   1ac20:	andeq	sl, r1, ip, asr #28
   1ac24:	andeq	sl, r1, ip, asr #28
   1ac28:	andeq	sl, r1, ip, asr #28
   1ac2c:	andeq	sl, r1, ip, asr #28
   1ac30:	andeq	sl, r1, ip, asr #28
   1ac34:	andeq	sl, r1, ip, asr #28
   1ac38:	andeq	sl, r1, ip, asr #28
   1ac3c:	strdeq	sl, [r1], -r8
   1ac40:	andeq	sl, r1, ip, asr #28
   1ac44:	andeq	sl, r1, ip, asr #28
   1ac48:	andeq	sl, r1, ip, ror ip
   1ac4c:	andeq	sl, r1, ip, asr #28
   1ac50:	andeq	sl, r1, ip, asr #28
   1ac54:	andeq	sl, r1, ip, asr #28
   1ac58:	andeq	sl, r1, ip, asr #28
   1ac5c:	andeq	sl, r1, ip, asr #28
   1ac60:	andeq	sl, r1, ip, asr #28
   1ac64:	muleq	r1, r0, ip
   1ac68:	andeq	sl, r1, ip, asr #28
   1ac6c:	andeq	sl, r1, r8, lsr #28
   1ac70:	andeq	sl, r1, r4, lsr lr
   1ac74:	muleq	r1, r0, ip
   1ac78:	ldrdeq	sl, [r1], -r0
   1ac7c:	ldr	r3, [pc, #584]	; 1aecc <__printf_chk@plt+0x9a60>
   1ac80:	ldr	r0, [pc, #584]	; 1aed0 <__printf_chk@plt+0x9a64>
   1ac84:	mov	r2, r3
   1ac88:	mov	r1, r3
   1ac8c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1ac90:	bl	19f7c <__printf_chk@plt+0x8b10>
   1ac94:	cmp	r0, #0
   1ac98:	beq	1acc4 <__printf_chk@plt+0x9858>
   1ac9c:	mov	r6, #0
   1aca0:	mov	r0, r5
   1aca4:	bl	112a4 <_ZdaPv@plt>
   1aca8:	ldr	r2, [sp, #20]
   1acac:	ldr	r3, [r4]
   1acb0:	mov	r0, r6
   1acb4:	cmp	r2, r3
   1acb8:	bne	1aec4 <__printf_chk@plt+0x9a58>
   1acbc:	add	sp, sp, #28
   1acc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1acc4:	bl	19440 <__printf_chk@plt+0x7fd4>
   1acc8:	mov	r6, #0
   1accc:	b	1aca0 <__printf_chk@plt+0x9834>
   1acd0:	bl	19af8 <__printf_chk@plt+0x868c>
   1acd4:	ldr	r2, [pc, #504]	; 1aed4 <__printf_chk@plt+0x9a68>
   1acd8:	mov	r3, #117	; 0x75
   1acdc:	ldr	ip, [r2, #20]
   1ace0:	ldr	r2, [r2, #8]
   1ace4:	mov	r6, r0
   1ace8:	mov	r1, r0
   1acec:	mov	r0, ip
   1acf0:	ldr	ip, [ip]
   1acf4:	ldr	r7, [ip, #40]	; 0x28
   1acf8:	blx	r7
   1acfc:	cmp	r6, #0
   1ad00:	beq	1ac90 <__printf_chk@plt+0x9824>
   1ad04:	mov	r0, r6
   1ad08:	bl	112a4 <_ZdaPv@plt>
   1ad0c:	b	1ac90 <__printf_chk@plt+0x9824>
   1ad10:	bl	19820 <__printf_chk@plt+0x83b4>
   1ad14:	subs	r6, r0, #0
   1ad18:	beq	1ae94 <__printf_chk@plt+0x9a28>
   1ad1c:	bl	19da4 <__printf_chk@plt+0x8938>
   1ad20:	mov	r0, r6
   1ad24:	bl	112a4 <_ZdaPv@plt>
   1ad28:	mov	r6, #0
   1ad2c:	b	1aca0 <__printf_chk@plt+0x9834>
   1ad30:	ldr	r6, [pc, #412]	; 1aed4 <__printf_chk@plt+0x9a68>
   1ad34:	ldr	r7, [r6, #8]
   1ad38:	bl	19928 <__printf_chk@plt+0x84bc>
   1ad3c:	ldr	r3, [r6, #8]
   1ad40:	ldr	r2, [r3, #4]
   1ad44:	str	r0, [r7, #16]
   1ad48:	ldr	r1, [r3, #16]
   1ad4c:	cmp	r1, r2
   1ad50:	moveq	r2, #0
   1ad54:	streq	r2, [r3, #16]
   1ad58:	b	1ac90 <__printf_chk@plt+0x9824>
   1ad5c:	ldr	r3, [pc, #368]	; 1aed4 <__printf_chk@plt+0x9a68>
   1ad60:	ldr	r6, [r3, #8]
   1ad64:	bl	19928 <__printf_chk@plt+0x84bc>
   1ad68:	str	r0, [r6, #20]
   1ad6c:	b	1ac90 <__printf_chk@plt+0x9824>
   1ad70:	ldr	r3, [pc, #340]	; 1aecc <__printf_chk@plt+0x9a60>
   1ad74:	ldr	r0, [pc, #348]	; 1aed8 <__printf_chk@plt+0x9a6c>
   1ad78:	mov	r2, r3
   1ad7c:	mov	r1, r3
   1ad80:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1ad84:	mov	r6, #0
   1ad88:	bl	19e8c <__printf_chk@plt+0x8a20>
   1ad8c:	b	1aca0 <__printf_chk@plt+0x9834>
   1ad90:	bl	19820 <__printf_chk@plt+0x83b4>
   1ad94:	ldr	r3, [pc, #312]	; 1aed4 <__printf_chk@plt+0x9a68>
   1ad98:	ldr	r2, [r3, #24]
   1ad9c:	cmp	r2, #0
   1ada0:	mov	r6, r0
   1ada4:	ble	1aeac <__printf_chk@plt+0x9a40>
   1ada8:	ldr	r7, [r3, #20]
   1adac:	cmp	r0, #0
   1adb0:	ldr	r8, [r3, #8]
   1adb4:	ldr	r9, [r7]
   1adb8:	beq	1ae70 <__printf_chk@plt+0x9a04>
   1adbc:	mov	r2, #7
   1adc0:	ldr	r1, [pc, #276]	; 1aedc <__printf_chk@plt+0x9a70>
   1adc4:	bl	11184 <strncmp@plt>
   1adc8:	cmp	r0, #0
   1adcc:	bne	1ae70 <__printf_chk@plt+0x9a04>
   1add0:	ldr	r9, [r9, #44]	; 0x2c
   1add4:	mov	r2, r8
   1add8:	mov	r0, r7
   1addc:	mov	r3, #112	; 0x70
   1ade0:	mov	r1, r6
   1ade4:	blx	r9
   1ade8:	mov	r0, r6
   1adec:	bl	112a4 <_ZdaPv@plt>
   1adf0:	mov	r6, #0
   1adf4:	b	1aca0 <__printf_chk@plt+0x9834>
   1adf8:	bl	19928 <__printf_chk@plt+0x84bc>
   1adfc:	mov	r7, r0
   1ae00:	bl	19af8 <__printf_chk@plt+0x868c>
   1ae04:	ldr	r3, [pc, #200]	; 1aed4 <__printf_chk@plt+0x9a68>
   1ae08:	mov	r1, r7
   1ae0c:	mov	r6, r0
   1ae10:	mov	r2, r0
   1ae14:	ldr	r0, [r3, #20]
   1ae18:	bl	1bcb4 <__printf_chk@plt+0xa848>
   1ae1c:	cmp	r6, #0
   1ae20:	bne	1ad04 <__printf_chk@plt+0x9898>
   1ae24:	b	1ac90 <__printf_chk@plt+0x9824>
   1ae28:	ldr	r3, [pc, #156]	; 1aecc <__printf_chk@plt+0x9a60>
   1ae2c:	ldr	r0, [pc, #172]	; 1aee0 <__printf_chk@plt+0x9a74>
   1ae30:	b	1ac84 <__printf_chk@plt+0x9818>
   1ae34:	bl	19f7c <__printf_chk@plt+0x8b10>
   1ae38:	subs	r6, r0, #0
   1ae3c:	bne	1aca0 <__printf_chk@plt+0x9834>
   1ae40:	bl	19440 <__printf_chk@plt+0x7fd4>
   1ae44:	mov	r6, #1
   1ae48:	b	1aca0 <__printf_chk@plt+0x9834>
   1ae4c:	mov	r0, sp
   1ae50:	bl	1d028 <__printf_chk@plt+0xbbbc>
   1ae54:	ldr	r3, [pc, #112]	; 1aecc <__printf_chk@plt+0x9a60>
   1ae58:	mov	r1, sp
   1ae5c:	mov	r2, r3
   1ae60:	ldr	r0, [pc, #124]	; 1aee4 <__printf_chk@plt+0x9a78>
   1ae64:	bl	1d40c <__printf_chk@plt+0xbfa0>
   1ae68:	bl	19e8c <__printf_chk@plt+0x8a20>
   1ae6c:	b	1ac9c <__printf_chk@plt+0x9830>
   1ae70:	ldr	r9, [r9, #40]	; 0x28
   1ae74:	mov	r2, r8
   1ae78:	mov	r0, r7
   1ae7c:	mov	r3, #112	; 0x70
   1ae80:	mov	r1, r6
   1ae84:	blx	r9
   1ae88:	cmp	r6, #0
   1ae8c:	beq	1ac9c <__printf_chk@plt+0x9830>
   1ae90:	b	1ade8 <__printf_chk@plt+0x997c>
   1ae94:	ldr	r3, [pc, #48]	; 1aecc <__printf_chk@plt+0x9a60>
   1ae98:	ldr	r0, [pc, #72]	; 1aee8 <__printf_chk@plt+0x9a7c>
   1ae9c:	mov	r2, r3
   1aea0:	mov	r1, r3
   1aea4:	bl	1d40c <__printf_chk@plt+0xbfa0>
   1aea8:	b	1aca0 <__printf_chk@plt+0x9834>
   1aeac:	ldr	r3, [pc, #24]	; 1aecc <__printf_chk@plt+0x9a60>
   1aeb0:	ldr	r0, [pc, #52]	; 1aeec <__printf_chk@plt+0x9a80>
   1aeb4:	mov	r2, r3
   1aeb8:	mov	r1, r3
   1aebc:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1aec0:	b	1ae88 <__printf_chk@plt+0x9a1c>
   1aec4:	bl	11250 <__stack_chk_fail@plt>
   1aec8:	andeq	fp, r3, r0, ror #26
   1aecc:	andeq	pc, r3, r0, asr #25
   1aed0:	andeq	r7, r2, ip, ror #23
   1aed4:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1aed8:	andeq	r7, r2, r4, lsr #24
   1aedc:	andeq	r7, r2, ip, ror #24
   1aee0:	andeq	r7, r2, r8, lsl #24
   1aee4:	andeq	r7, r2, r4, ror ip
   1aee8:	andeq	r7, r2, r8, asr #23
   1aeec:	andeq	r7, r2, ip, lsr ip
   1aef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aef4:	mov	r2, #0
   1aef8:	ldr	r4, [pc, #2616]	; 1b938 <__printf_chk@plt+0xa4cc>
   1aefc:	mov	r3, #1
   1af00:	ldr	r8, [pc, #2612]	; 1b93c <__printf_chk@plt+0xa4d0>
   1af04:	str	r3, [r4, #4]
   1af08:	str	r2, [r4, #24]
   1af0c:	ldrb	r2, [r0]
   1af10:	sub	sp, sp, #28
   1af14:	ldr	r3, [r8]
   1af18:	cmp	r2, #45	; 0x2d
   1af1c:	mov	r5, r0
   1af20:	str	r3, [sp, #20]
   1af24:	bne	1b304 <__printf_chk@plt+0x9e98>
   1af28:	ldrb	r3, [r0, #1]
   1af2c:	cmp	r3, #0
   1af30:	bne	1b304 <__printf_chk@plt+0x9e98>
   1af34:	ldr	r3, [pc, #2564]	; 1b940 <__printf_chk@plt+0xa4d4>
   1af38:	ldr	r3, [r3]
   1af3c:	str	r3, [r4]
   1af40:	mov	r0, r5
   1af44:	bl	19d00 <__printf_chk@plt+0x8894>
   1af48:	ldr	r3, [r4, #8]
   1af4c:	cmp	r3, #0
   1af50:	beq	1af58 <__printf_chk@plt+0x9aec>
   1af54:	bl	19754 <__printf_chk@plt+0x82e8>
   1af58:	mov	r0, #32
   1af5c:	bl	229fc <_Znwj@@Base>
   1af60:	ldr	r6, [pc, #2524]	; 1b944 <__printf_chk@plt+0xa4d8>
   1af64:	mov	r5, #0
   1af68:	ldr	r7, [r6]
   1af6c:	str	r0, [r4, #8]
   1af70:	mov	r0, #28
   1af74:	bl	229fc <_Znwj@@Base>
   1af78:	ldr	r3, [r4, #8]
   1af7c:	ldr	r6, [r6]
   1af80:	str	r7, [r0, #24]
   1af84:	str	r5, [r0]
   1af88:	str	r0, [r3, #24]
   1af8c:	mov	r0, #28
   1af90:	bl	229fc <_Znwj@@Base>
   1af94:	ldr	r3, [r4, #8]
   1af98:	mvn	r2, #0
   1af9c:	str	r6, [r0, #24]
   1afa0:	str	r5, [r0]
   1afa4:	str	r0, [r3, #28]
   1afa8:	str	r5, [r3, #16]
   1afac:	str	r5, [r3, #20]
   1afb0:	stm	r3, {r2, r5}
   1afb4:	str	r2, [r3, #8]
   1afb8:	str	r2, [r3, #12]
   1afbc:	bl	19ed0 <__printf_chk@plt+0x8a64>
   1afc0:	cmn	r0, #1
   1afc4:	beq	1b360 <__printf_chk@plt+0x9ef4>
   1afc8:	cmp	r0, #120	; 0x78
   1afcc:	bne	1b390 <__printf_chk@plt+0x9f24>
   1afd0:	bl	19af8 <__printf_chk@plt+0x868c>
   1afd4:	ldrb	r3, [r0]
   1afd8:	mov	r5, r0
   1afdc:	cmp	r3, #84	; 0x54
   1afe0:	bne	1b378 <__printf_chk@plt+0x9f0c>
   1afe4:	mov	r0, r5
   1afe8:	bl	112a4 <_ZdaPv@plt>
   1afec:	bl	19af8 <__printf_chk@plt+0x868c>
   1aff0:	ldr	r3, [r4, #20]
   1aff4:	cmp	r3, #0
   1aff8:	mov	r5, r0
   1affc:	beq	1b870 <__printf_chk@plt+0xa404>
   1b000:	ldr	r0, [r4, #28]
   1b004:	cmp	r0, #0
   1b008:	beq	1b7f4 <__printf_chk@plt+0xa388>
   1b00c:	mov	r1, r5
   1b010:	bl	113a0 <strcmp@plt>
   1b014:	cmp	r0, #0
   1b018:	bne	1b858 <__printf_chk@plt+0xa3ec>
   1b01c:	mov	r0, r5
   1b020:	bl	112a4 <_ZdaPv@plt>
   1b024:	bl	19f7c <__printf_chk@plt+0x8b10>
   1b028:	cmp	r0, #0
   1b02c:	beq	1b81c <__printf_chk@plt+0xa3b0>
   1b030:	ldr	r3, [pc, #2320]	; 1b948 <__printf_chk@plt+0xa4dc>
   1b034:	ldr	r2, [r4, #8]
   1b038:	ldr	r3, [r3]
   1b03c:	add	r3, r3, r3, lsl #2
   1b040:	lsl	r3, r3, #1
   1b044:	str	r3, [r2, #4]
   1b048:	bl	19ed0 <__printf_chk@plt+0x8a64>
   1b04c:	cmp	r0, #120	; 0x78
   1b050:	beq	1b068 <__printf_chk@plt+0x9bfc>
   1b054:	ldr	r3, [pc, #2288]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b058:	ldr	r0, [pc, #2288]	; 1b950 <__printf_chk@plt+0xa4e4>
   1b05c:	mov	r2, r3
   1b060:	mov	r1, r3
   1b064:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b068:	bl	19af8 <__printf_chk@plt+0x868c>
   1b06c:	ldrb	r3, [r0]
   1b070:	mov	r5, r0
   1b074:	cmp	r3, #114	; 0x72
   1b078:	beq	1b090 <__printf_chk@plt+0x9c24>
   1b07c:	ldr	r3, [pc, #2248]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b080:	ldr	r0, [pc, #2248]	; 1b950 <__printf_chk@plt+0xa4e4>
   1b084:	mov	r2, r3
   1b088:	mov	r1, r3
   1b08c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b090:	mov	r0, r5
   1b094:	bl	112a4 <_ZdaPv@plt>
   1b098:	bl	19928 <__printf_chk@plt+0x84bc>
   1b09c:	ldr	r3, [pc, #2224]	; 1b954 <__printf_chk@plt+0xa4e8>
   1b0a0:	ldr	r3, [r3]
   1b0a4:	cmp	r0, r3
   1b0a8:	beq	1b0c0 <__printf_chk@plt+0x9c54>
   1b0ac:	ldr	r3, [pc, #2200]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b0b0:	ldr	r0, [pc, #2208]	; 1b958 <__printf_chk@plt+0xa4ec>
   1b0b4:	mov	r2, r3
   1b0b8:	mov	r1, r3
   1b0bc:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b0c0:	bl	19928 <__printf_chk@plt+0x84bc>
   1b0c4:	ldr	r3, [pc, #2192]	; 1b95c <__printf_chk@plt+0xa4f0>
   1b0c8:	ldr	r3, [r3]
   1b0cc:	cmp	r3, r0
   1b0d0:	beq	1b0e8 <__printf_chk@plt+0x9c7c>
   1b0d4:	ldr	r3, [pc, #2160]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b0d8:	ldr	r0, [pc, #2176]	; 1b960 <__printf_chk@plt+0xa4f4>
   1b0dc:	mov	r2, r3
   1b0e0:	mov	r1, r3
   1b0e4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b0e8:	bl	19928 <__printf_chk@plt+0x84bc>
   1b0ec:	ldr	r3, [pc, #2160]	; 1b964 <__printf_chk@plt+0xa4f8>
   1b0f0:	ldr	r3, [r3]
   1b0f4:	cmp	r3, r0
   1b0f8:	beq	1b110 <__printf_chk@plt+0x9ca4>
   1b0fc:	ldr	r3, [pc, #2120]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b100:	ldr	r0, [pc, #2144]	; 1b968 <__printf_chk@plt+0xa4fc>
   1b104:	mov	r2, r3
   1b108:	mov	r1, r3
   1b10c:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b110:	bl	19f7c <__printf_chk@plt+0x8b10>
   1b114:	cmp	r0, #0
   1b118:	beq	1b8b4 <__printf_chk@plt+0xa448>
   1b11c:	bl	19ed0 <__printf_chk@plt+0x8a64>
   1b120:	cmp	r0, #120	; 0x78
   1b124:	beq	1b13c <__printf_chk@plt+0x9cd0>
   1b128:	ldr	r3, [pc, #2076]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b12c:	ldr	r0, [pc, #2104]	; 1b96c <__printf_chk@plt+0xa500>
   1b130:	mov	r2, r3
   1b134:	mov	r1, r3
   1b138:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b13c:	bl	19af8 <__printf_chk@plt+0x868c>
   1b140:	ldrb	r3, [r0]
   1b144:	mov	r5, r0
   1b148:	cmp	r3, #105	; 0x69
   1b14c:	beq	1b164 <__printf_chk@plt+0x9cf8>
   1b150:	ldr	r3, [pc, #2036]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b154:	ldr	r0, [pc, #2064]	; 1b96c <__printf_chk@plt+0xa500>
   1b158:	mov	r2, r3
   1b15c:	mov	r1, r3
   1b160:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b164:	mov	r0, r5
   1b168:	bl	112a4 <_ZdaPv@plt>
   1b16c:	bl	19f7c <__printf_chk@plt+0x8b10>
   1b170:	cmp	r0, #0
   1b174:	beq	1b898 <__printf_chk@plt+0xa42c>
   1b178:	ldr	r3, [r4, #20]
   1b17c:	cmp	r3, #0
   1b180:	beq	1b8a8 <__printf_chk@plt+0xa43c>
   1b184:	ldr	sl, [pc, #1984]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b188:	ldr	fp, [pc, #2016]	; 1b970 <__printf_chk@plt+0xa504>
   1b18c:	bl	19ed0 <__printf_chk@plt+0x8a64>
   1b190:	cmn	r0, #1
   1b194:	mov	r5, r0
   1b198:	beq	1b3e0 <__printf_chk@plt+0x9f74>
   1b19c:	sub	r3, r0, #35	; 0x23
   1b1a0:	cmp	r3, #85	; 0x55
   1b1a4:	ldrls	pc, [pc, r3, lsl #2]
   1b1a8:	b	1b3a8 <__printf_chk@plt+0x9f3c>
   1b1ac:	andeq	fp, r1, ip, asr #7
   1b1b0:	andeq	fp, r1, r8, lsr #7
   1b1b4:	andeq	fp, r1, r8, lsr #7
   1b1b8:	andeq	fp, r1, r8, lsr #7
   1b1bc:	andeq	fp, r1, r8, lsr #7
   1b1c0:	andeq	fp, r1, r8, lsr #7
   1b1c4:	andeq	fp, r1, r8, lsr #7
   1b1c8:	andeq	fp, r1, r8, lsr #7
   1b1cc:	andeq	fp, r1, r8, lsr #7
   1b1d0:	andeq	fp, r1, r8, lsr #7
   1b1d4:	andeq	fp, r1, r8, lsr #7
   1b1d8:	andeq	fp, r1, r8, lsr #7
   1b1dc:	andeq	fp, r1, r8, lsr #7
   1b1e0:	andeq	fp, r1, r0, lsl r6
   1b1e4:	andeq	fp, r1, r0, lsl r6
   1b1e8:	andeq	fp, r1, r0, lsl r6
   1b1ec:	andeq	fp, r1, r0, lsl r6
   1b1f0:	andeq	fp, r1, r0, lsl r6
   1b1f4:	andeq	fp, r1, r0, lsl r6
   1b1f8:	andeq	fp, r1, r0, lsl r6
   1b1fc:	andeq	fp, r1, r0, lsl r6
   1b200:	andeq	fp, r1, r0, lsl r6
   1b204:	andeq	fp, r1, r0, lsl r6
   1b208:	andeq	fp, r1, r8, lsr #7
   1b20c:	andeq	fp, r1, r8, lsr #7
   1b210:	andeq	fp, r1, r8, lsr #7
   1b214:	andeq	fp, r1, r8, lsr #7
   1b218:	andeq	fp, r1, r8, lsr #7
   1b21c:	andeq	fp, r1, r8, lsr #7
   1b220:	andeq	fp, r1, r8, lsr #7
   1b224:	andeq	fp, r1, r8, lsr #7
   1b228:	andeq	fp, r1, r8, lsr #7
   1b22c:	ldrdeq	fp, [r1], -ip
   1b230:	andeq	fp, r1, r8, asr #11
   1b234:	andeq	fp, r1, r8, lsr #7
   1b238:	andeq	fp, r1, r8, lsr #11
   1b23c:	andeq	fp, r1, r8, lsr #7
   1b240:	andeq	fp, r1, r8, ror #13
   1b244:	andeq	fp, r1, r8, lsr #7
   1b248:	andeq	fp, r1, r8, lsr #7
   1b24c:	andeq	fp, r1, r8, lsr #7
   1b250:	andeq	fp, r1, r8, lsr #7
   1b254:	andeq	fp, r1, r8, lsr #7
   1b258:			; <UNDEFINED> instruction: 0x0001b6b4
   1b25c:	andeq	fp, r1, r8, lsr #7
   1b260:	andeq	fp, r1, r8, lsr #7
   1b264:	andeq	fp, r1, r8, lsr #7
   1b268:	andeq	fp, r1, r8, lsr #7
   1b26c:	andeq	fp, r1, r8, lsr #7
   1b270:	andeq	fp, r1, r8, lsr #7
   1b274:	andeq	fp, r1, r8, lsr #7
   1b278:	ldrdeq	fp, [r1], -r0
   1b27c:	andeq	fp, r1, r8, lsr #7
   1b280:	andeq	fp, r1, r8, lsr #7
   1b284:	andeq	fp, r1, r8, lsr #7
   1b288:	andeq	fp, r1, r8, lsr #7
   1b28c:	andeq	fp, r1, r8, lsr #7
   1b290:	andeq	fp, r1, r8, lsr #7
   1b294:	andeq	fp, r1, r8, lsr #7
   1b298:	andeq	fp, r1, r8, lsr #7
   1b29c:	andeq	fp, r1, r8, lsr #7
   1b2a0:	andeq	fp, r1, r8, lsr #7
   1b2a4:	andeq	fp, r1, r8, lsr #7
   1b2a8:	andeq	fp, r1, r8, lsr #7
   1b2ac:	andeq	fp, r1, r0, asr #10
   1b2b0:	andeq	fp, r1, r8, lsr #7
   1b2b4:	andeq	fp, r1, r8, lsr #7
   1b2b8:	muleq	r1, r8, r7
   1b2bc:	andeq	fp, r1, r8, lsr #7
   1b2c0:	andeq	fp, r1, r0, lsl #15
   1b2c4:	andeq	fp, r1, r8, lsr #7
   1b2c8:	andeq	fp, r1, r8, lsr #7
   1b2cc:	andeq	fp, r1, r8, lsr #7
   1b2d0:	andeq	fp, r1, r8, lsr #7
   1b2d4:	andeq	fp, r1, r8, lsr #15
   1b2d8:	andeq	fp, r1, ip, ror r5
   1b2dc:	andeq	fp, r1, r8, lsr #7
   1b2e0:	andeq	fp, r1, r0, lsr #14
   1b2e4:	andeq	fp, r1, r8, lsr #7
   1b2e8:	andeq	fp, r1, r8, lsr #7
   1b2ec:	strdeq	fp, [r1], -r8
   1b2f0:	ldrdeq	fp, [r1], -ip
   1b2f4:	andeq	fp, r1, ip, ror #8
   1b2f8:	andeq	fp, r1, r4, asr r4
   1b2fc:	andeq	fp, r1, ip, lsl #3
   1b300:	andeq	fp, r1, r8, ror #7
   1b304:	bl	113b8 <__errno_location@plt>
   1b308:	mov	r3, #0
   1b30c:	ldr	r1, [pc, #1632]	; 1b974 <__printf_chk@plt+0xa508>
   1b310:	str	r3, [r0]
   1b314:	mov	r6, r0
   1b318:	mov	r0, r5
   1b31c:	bl	11400 <fopen64@plt>
   1b320:	ldr	r2, [r6]
   1b324:	cmp	r2, #0
   1b328:	clz	r3, r0
   1b32c:	lsr	r3, r3, #5
   1b330:	movne	r3, #1
   1b334:	cmp	r3, #0
   1b338:	str	r0, [r4]
   1b33c:	beq	1af40 <__printf_chk@plt+0x9ad4>
   1b340:	mov	r1, r5
   1b344:	mov	r0, sp
   1b348:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1b34c:	ldr	r3, [pc, #1528]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b350:	mov	r1, sp
   1b354:	mov	r2, r3
   1b358:	ldr	r0, [pc, #1560]	; 1b978 <__printf_chk@plt+0xa50c>
   1b35c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1b360:	ldr	r2, [sp, #20]
   1b364:	ldr	r3, [r8]
   1b368:	cmp	r2, r3
   1b36c:	bne	1b934 <__printf_chk@plt+0xa4c8>
   1b370:	add	sp, sp, #28
   1b374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b378:	ldr	r3, [pc, #1484]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b37c:	ldr	r0, [pc, #1528]	; 1b97c <__printf_chk@plt+0xa510>
   1b380:	mov	r2, r3
   1b384:	mov	r1, r3
   1b388:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b38c:	b	1afe4 <__printf_chk@plt+0x9b78>
   1b390:	ldr	r3, [pc, #1460]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b394:	ldr	r0, [pc, #1504]	; 1b97c <__printf_chk@plt+0xa510>
   1b398:	mov	r2, r3
   1b39c:	mov	r1, r3
   1b3a0:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b3a4:	b	1afd0 <__printf_chk@plt+0x9b64>
   1b3a8:	mov	r6, sp
   1b3ac:	uxtb	r1, r0
   1b3b0:	mov	r0, r6
   1b3b4:	bl	1d028 <__printf_chk@plt+0xbbbc>
   1b3b8:	mov	r3, sl
   1b3bc:	mov	r1, r6
   1b3c0:	ldr	r2, [pc, #1412]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b3c4:	mov	r0, fp
   1b3c8:	bl	1d40c <__printf_chk@plt+0xbfa0>
   1b3cc:	bl	19e8c <__printf_chk@plt+0x8a20>
   1b3d0:	bl	19ed0 <__printf_chk@plt+0x8a64>
   1b3d4:	cmn	r0, #1
   1b3d8:	mov	r5, r0
   1b3dc:	bne	1b19c <__printf_chk@plt+0x9d30>
   1b3e0:	mov	r5, #0
   1b3e4:	b	1b3f8 <__printf_chk@plt+0x9f8c>
   1b3e8:	bl	1ab8c <__printf_chk@plt+0x9720>
   1b3ec:	cmp	r0, #0
   1b3f0:	beq	1b18c <__printf_chk@plt+0x9d20>
   1b3f4:	mov	r5, r0
   1b3f8:	ldr	r3, [r4, #24]
   1b3fc:	ldr	r0, [r4, #20]
   1b400:	cmp	r3, #0
   1b404:	ble	1b420 <__printf_chk@plt+0x9fb4>
   1b408:	ldr	r3, [r0]
   1b40c:	ldr	r2, [r4, #8]
   1b410:	ldr	r3, [r3, #28]
   1b414:	ldr	r1, [r2, #12]
   1b418:	blx	r3
   1b41c:	ldr	r0, [r4, #20]
   1b420:	cmp	r0, #0
   1b424:	beq	1b434 <__printf_chk@plt+0x9fc8>
   1b428:	ldr	r3, [r0]
   1b42c:	ldr	r3, [r3, #4]
   1b430:	blx	r3
   1b434:	mov	r3, #0
   1b438:	ldr	r0, [r4]
   1b43c:	str	r3, [r4, #20]
   1b440:	bl	11370 <fclose@plt>
   1b444:	cmp	r5, #0
   1b448:	beq	1b8bc <__printf_chk@plt+0xa450>
   1b44c:	bl	19754 <__printf_chk@plt+0x82e8>
   1b450:	b	1b360 <__printf_chk@plt+0x9ef4>
   1b454:	bl	19928 <__printf_chk@plt+0x84bc>
   1b458:	ldr	r2, [r4, #8]
   1b45c:	ldr	r3, [r2, #12]
   1b460:	add	r0, r3, r0
   1b464:	str	r0, [r2, #12]
   1b468:	b	1b18c <__printf_chk@plt+0x9d20>
   1b46c:	ldr	r3, [r4, #24]
   1b470:	cmp	r3, #0
   1b474:	ble	1b8e0 <__printf_chk@plt+0xa474>
   1b478:	bl	19928 <__printf_chk@plt+0x84bc>
   1b47c:	mov	r7, r0
   1b480:	bl	19af8 <__printf_chk@plt+0x868c>
   1b484:	ldrb	r1, [r0]
   1b488:	mov	r9, r0
   1b48c:	cmp	r1, #0
   1b490:	beq	1b4d0 <__printf_chk@plt+0xa064>
   1b494:	ldr	r2, [r4, #8]
   1b498:	mov	r5, r0
   1b49c:	mov	r6, sp
   1b4a0:	mov	r3, r6
   1b4a4:	ldr	r0, [r4, #20]
   1b4a8:	bl	1bf84 <__printf_chk@plt+0xab18>
   1b4ac:	ldr	r2, [r4, #8]
   1b4b0:	ldr	r1, [sp]
   1b4b4:	ldr	r3, [r2, #8]
   1b4b8:	add	r1, r7, r1
   1b4bc:	add	r3, r3, r1
   1b4c0:	str	r3, [r2, #8]
   1b4c4:	ldrb	r1, [r5, #1]!
   1b4c8:	cmp	r1, #0
   1b4cc:	bne	1b4a0 <__printf_chk@plt+0xa034>
   1b4d0:	mov	r0, r9
   1b4d4:	bl	112a4 <_ZdaPv@plt>
   1b4d8:	b	1b18c <__printf_chk@plt+0x9d20>
   1b4dc:	ldr	r3, [r4, #24]
   1b4e0:	cmp	r3, #0
   1b4e4:	ble	1b8f8 <__printf_chk@plt+0xa48c>
   1b4e8:	bl	19af8 <__printf_chk@plt+0x868c>
   1b4ec:	ldrb	r1, [r0]
   1b4f0:	mov	r7, r0
   1b4f4:	cmp	r1, #0
   1b4f8:	beq	1b534 <__printf_chk@plt+0xa0c8>
   1b4fc:	ldr	r2, [r4, #8]
   1b500:	mov	r5, r0
   1b504:	mov	r6, sp
   1b508:	mov	r3, r6
   1b50c:	ldr	r0, [r4, #20]
   1b510:	bl	1bf84 <__printf_chk@plt+0xab18>
   1b514:	ldr	r2, [r4, #8]
   1b518:	ldr	r1, [sp]
   1b51c:	ldr	r3, [r2, #8]
   1b520:	add	r3, r3, r1
   1b524:	str	r3, [r2, #8]
   1b528:	ldrb	r1, [r5, #1]!
   1b52c:	cmp	r1, #0
   1b530:	bne	1b508 <__printf_chk@plt+0xa09c>
   1b534:	mov	r0, r7
   1b538:	bl	112a4 <_ZdaPv@plt>
   1b53c:	b	1b18c <__printf_chk@plt+0x9d20>
   1b540:	ldr	r3, [r4, #24]
   1b544:	cmp	r3, #0
   1b548:	ble	1b8ec <__printf_chk@plt+0xa480>
   1b54c:	bl	1936c <__printf_chk@plt+0x7f00>
   1b550:	cmn	r0, #1
   1b554:	cmpne	r0, #10
   1b558:	moveq	r3, #1
   1b55c:	movne	r3, #0
   1b560:	bne	1b7e0 <__printf_chk@plt+0xa374>
   1b564:	ldr	r2, [pc, #992]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b568:	mov	r3, sl
   1b56c:	mov	r1, r2
   1b570:	ldr	r0, [pc, #1032]	; 1b980 <__printf_chk@plt+0xa514>
   1b574:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1b578:	b	1b18c <__printf_chk@plt+0x9d20>
   1b57c:	ldr	r3, [r4, #24]
   1b580:	cmp	r3, #0
   1b584:	ble	1b928 <__printf_chk@plt+0xa4bc>
   1b588:	ldr	r3, [r4, #20]
   1b58c:	mov	r0, r3
   1b590:	ldr	r3, [r3]
   1b594:	ldr	r3, [r3, #36]	; 0x24
   1b598:	blx	r3
   1b59c:	bl	19928 <__printf_chk@plt+0x84bc>
   1b5a0:	bl	19928 <__printf_chk@plt+0x84bc>
   1b5a4:	b	1b18c <__printf_chk@plt+0x9d20>
   1b5a8:	bl	19820 <__printf_chk@plt+0x83b4>
   1b5ac:	mov	r5, r0
   1b5b0:	bl	19da4 <__printf_chk@plt+0x8938>
   1b5b4:	cmp	r5, #0
   1b5b8:	beq	1b18c <__printf_chk@plt+0x9d20>
   1b5bc:	mov	r0, r5
   1b5c0:	bl	112a4 <_ZdaPv@plt>
   1b5c4:	b	1b18c <__printf_chk@plt+0x9d20>
   1b5c8:	ldr	r3, [r4, #24]
   1b5cc:	cmp	r3, #0
   1b5d0:	ble	1b91c <__printf_chk@plt+0xa4b0>
   1b5d4:	bl	1a740 <__printf_chk@plt+0x92d4>
   1b5d8:	b	1b18c <__printf_chk@plt+0x9d20>
   1b5dc:	ldr	r3, [r4, #24]
   1b5e0:	cmp	r3, #0
   1b5e4:	ble	1b910 <__printf_chk@plt+0xa4a4>
   1b5e8:	bl	19af8 <__printf_chk@plt+0x868c>
   1b5ec:	mov	r3, #0
   1b5f0:	ldr	r2, [r4, #8]
   1b5f4:	mov	r5, r0
   1b5f8:	mov	r1, r0
   1b5fc:	ldr	r0, [r4, #20]
   1b600:	bl	1c018 <__printf_chk@plt+0xabac>
   1b604:	cmp	r5, #0
   1b608:	bne	1b5bc <__printf_chk@plt+0xa150>
   1b60c:	b	1b18c <__printf_chk@plt+0x9d20>
   1b610:	bl	1936c <__printf_chk@plt+0x7f00>
   1b614:	ldr	r3, [r4, #24]
   1b618:	uxtb	r5, r5
   1b61c:	cmp	r3, #0
   1b620:	mov	r6, r0
   1b624:	ble	1b904 <__printf_chk@plt+0xa498>
   1b628:	sub	r3, r6, #48	; 0x30
   1b62c:	cmp	r3, #9
   1b630:	uxtbls	r6, r6
   1b634:	bhi	1b83c <__printf_chk@plt+0xa3d0>
   1b638:	mov	r7, #0
   1b63c:	strb	r5, [sp, #16]
   1b640:	strb	r6, [sp, #17]
   1b644:	strb	r7, [sp, #18]
   1b648:	bl	113b8 <__errno_location@plt>
   1b64c:	mov	r1, r7
   1b650:	mov	r2, #10
   1b654:	mov	r5, r0
   1b658:	str	r7, [r0]
   1b65c:	add	r0, sp, #16
   1b660:	bl	11160 <strtol@plt>
   1b664:	ldr	r3, [r5]
   1b668:	cmp	r3, r7
   1b66c:	mov	r6, r0
   1b670:	bne	1b824 <__printf_chk@plt+0xa3b8>
   1b674:	ldr	r3, [r4, #8]
   1b678:	ldr	r0, [r3, #8]
   1b67c:	add	r0, r0, r6
   1b680:	str	r0, [r3, #8]
   1b684:	bl	1936c <__printf_chk@plt+0x7f00>
   1b688:	cmn	r0, #1
   1b68c:	cmpne	r0, #10
   1b690:	moveq	r3, #1
   1b694:	movne	r3, #0
   1b698:	bne	1b7e0 <__printf_chk@plt+0xa374>
   1b69c:	ldr	r2, [pc, #680]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b6a0:	mov	r3, sl
   1b6a4:	mov	r1, r2
   1b6a8:	ldr	r0, [pc, #724]	; 1b984 <__printf_chk@plt+0xa518>
   1b6ac:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1b6b0:	b	1b18c <__printf_chk@plt+0x9d20>
   1b6b4:	ldr	r3, [r4, #24]
   1b6b8:	cmp	r3, #0
   1b6bc:	ble	1b8d4 <__printf_chk@plt+0xa468>
   1b6c0:	ldr	r5, [r4, #20]
   1b6c4:	ldr	r3, [r5]
   1b6c8:	ldr	r6, [r3, #8]
   1b6cc:	bl	19928 <__printf_chk@plt+0x84bc>
   1b6d0:	mov	r3, #0
   1b6d4:	ldr	r2, [r4, #8]
   1b6d8:	mov	r1, r0
   1b6dc:	mov	r0, r5
   1b6e0:	blx	r6
   1b6e4:	b	1b18c <__printf_chk@plt+0x9d20>
   1b6e8:	ldr	r5, [r4, #8]
   1b6ec:	bl	19928 <__printf_chk@plt+0x84bc>
   1b6f0:	str	r0, [r5, #8]
   1b6f4:	b	1b18c <__printf_chk@plt+0x9d20>
   1b6f8:	ldr	r5, [r4, #8]
   1b6fc:	bl	19928 <__printf_chk@plt+0x84bc>
   1b700:	ldr	r3, [r4, #8]
   1b704:	ldr	r1, [r3, #16]
   1b708:	str	r0, [r5, #4]
   1b70c:	ldr	r2, [r3, #4]
   1b710:	cmp	r1, r2
   1b714:	moveq	r2, #0
   1b718:	streq	r2, [r3, #16]
   1b71c:	b	1b18c <__printf_chk@plt+0x9d20>
   1b720:	ldr	r3, [r4, #24]
   1b724:	ldr	r5, [r4, #20]
   1b728:	cmp	r3, #0
   1b72c:	ldr	r2, [r5]
   1b730:	ble	1b754 <__printf_chk@plt+0xa2e8>
   1b734:	ldr	r1, [r4, #8]
   1b738:	ldr	r3, [r2, #28]
   1b73c:	mov	r0, r5
   1b740:	ldr	r1, [r1, #12]
   1b744:	blx	r3
   1b748:	ldr	r5, [r4, #20]
   1b74c:	ldr	r3, [r4, #24]
   1b750:	ldr	r2, [r5]
   1b754:	add	r3, r3, #1
   1b758:	str	r3, [r4, #24]
   1b75c:	ldr	r6, [r2, #24]
   1b760:	bl	19928 <__printf_chk@plt+0x84bc>
   1b764:	mov	r1, r0
   1b768:	mov	r0, r5
   1b76c:	blx	r6
   1b770:	ldr	r3, [r4, #8]
   1b774:	mov	r2, #0
   1b778:	str	r2, [r3, #12]
   1b77c:	b	1b18c <__printf_chk@plt+0x9d20>
   1b780:	bl	19928 <__printf_chk@plt+0x84bc>
   1b784:	ldr	r2, [r4, #8]
   1b788:	ldr	r3, [r2, #8]
   1b78c:	add	r0, r3, r0
   1b790:	str	r0, [r2, #8]
   1b794:	b	1b18c <__printf_chk@plt+0x9d20>
   1b798:	ldr	r5, [r4, #8]
   1b79c:	bl	19928 <__printf_chk@plt+0x84bc>
   1b7a0:	str	r0, [r5]
   1b7a4:	b	1b18c <__printf_chk@plt+0x9d20>
   1b7a8:	ldr	r3, [r4, #8]
   1b7ac:	ldr	r0, [r3, #24]
   1b7b0:	bl	1a5dc <__printf_chk@plt+0x9170>
   1b7b4:	ldr	r3, [r4, #20]
   1b7b8:	ldr	r1, [r4, #8]
   1b7bc:	mov	r0, r3
   1b7c0:	ldr	r3, [r3]
   1b7c4:	ldr	r3, [r3, #16]
   1b7c8:	blx	r3
   1b7cc:	b	1b18c <__printf_chk@plt+0x9d20>
   1b7d0:	ldr	r5, [r4, #8]
   1b7d4:	bl	19928 <__printf_chk@plt+0x84bc>
   1b7d8:	str	r0, [r5, #12]
   1b7dc:	b	1b18c <__printf_chk@plt+0x9d20>
   1b7e0:	uxtb	r1, r0
   1b7e4:	ldr	r2, [r4, #8]
   1b7e8:	ldr	r0, [r4, #20]
   1b7ec:	bl	1bf84 <__printf_chk@plt+0xab18>
   1b7f0:	b	1b18c <__printf_chk@plt+0x9d20>
   1b7f4:	ldr	r3, [pc, #336]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b7f8:	ldr	r0, [pc, #392]	; 1b988 <__printf_chk@plt+0xa51c>
   1b7fc:	mov	r2, r3
   1b800:	mov	r1, r3
   1b804:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b808:	cmp	r5, #0
   1b80c:	bne	1b01c <__printf_chk@plt+0x9bb0>
   1b810:	bl	19f7c <__printf_chk@plt+0x8b10>
   1b814:	cmp	r0, #0
   1b818:	bne	1b030 <__printf_chk@plt+0x9bc4>
   1b81c:	bl	19440 <__printf_chk@plt+0x7fd4>
   1b820:	b	1b030 <__printf_chk@plt+0x9bc4>
   1b824:	ldr	r2, [pc, #288]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b828:	mov	r3, sl
   1b82c:	mov	r1, r2
   1b830:	ldr	r0, [pc, #340]	; 1b98c <__printf_chk@plt+0xa520>
   1b834:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1b838:	b	1b674 <__printf_chk@plt+0xa208>
   1b83c:	ldr	r2, [pc, #264]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b840:	mov	r3, sl
   1b844:	mov	r1, r2
   1b848:	ldr	r0, [pc, #320]	; 1b990 <__printf_chk@plt+0xa524>
   1b84c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1b850:	mov	r6, #0
   1b854:	b	1b638 <__printf_chk@plt+0xa1cc>
   1b858:	ldr	r3, [pc, #236]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b85c:	ldr	r0, [pc, #292]	; 1b988 <__printf_chk@plt+0xa51c>
   1b860:	mov	r2, r3
   1b864:	mov	r1, r3
   1b868:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b86c:	b	1b01c <__printf_chk@plt+0x9bb0>
   1b870:	str	r0, [r4, #28]
   1b874:	bl	1fb30 <__printf_chk@plt+0xe6c4>
   1b878:	cmp	r0, #0
   1b87c:	bne	1b024 <__printf_chk@plt+0x9bb8>
   1b880:	ldr	r3, [pc, #196]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b884:	ldr	r0, [pc, #264]	; 1b994 <__printf_chk@plt+0xa528>
   1b888:	mov	r2, r3
   1b88c:	mov	r1, r3
   1b890:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1b894:	b	1b024 <__printf_chk@plt+0x9bb8>
   1b898:	bl	19440 <__printf_chk@plt+0x7fd4>
   1b89c:	ldr	r3, [r4, #20]
   1b8a0:	cmp	r3, #0
   1b8a4:	bne	1b184 <__printf_chk@plt+0x9d18>
   1b8a8:	bl	1638c <__printf_chk@plt+0x4f20>
   1b8ac:	str	r0, [r4, #20]
   1b8b0:	b	1b184 <__printf_chk@plt+0x9d18>
   1b8b4:	bl	19440 <__printf_chk@plt+0x7fd4>
   1b8b8:	b	1b11c <__printf_chk@plt+0x9cb0>
   1b8bc:	ldr	r3, [pc, #136]	; 1b94c <__printf_chk@plt+0xa4e0>
   1b8c0:	ldr	r0, [pc, #208]	; 1b998 <__printf_chk@plt+0xa52c>
   1b8c4:	mov	r2, r3
   1b8c8:	mov	r1, r3
   1b8cc:	bl	1d40c <__printf_chk@plt+0xbfa0>
   1b8d0:	b	1b44c <__printf_chk@plt+0x9fe0>
   1b8d4:	mov	r0, #78	; 0x4e
   1b8d8:	bl	197c4 <__printf_chk@plt+0x8358>
   1b8dc:	b	1b6c0 <__printf_chk@plt+0xa254>
   1b8e0:	mov	r0, #117	; 0x75
   1b8e4:	bl	197c4 <__printf_chk@plt+0x8358>
   1b8e8:	b	1b478 <__printf_chk@plt+0xa00c>
   1b8ec:	mov	r0, #99	; 0x63
   1b8f0:	bl	197c4 <__printf_chk@plt+0x8358>
   1b8f4:	b	1b54c <__printf_chk@plt+0xa0e0>
   1b8f8:	mov	r0, #116	; 0x74
   1b8fc:	bl	197c4 <__printf_chk@plt+0x8358>
   1b900:	b	1b4e8 <__printf_chk@plt+0xa07c>
   1b904:	mov	r0, r5
   1b908:	bl	197c4 <__printf_chk@plt+0x8358>
   1b90c:	b	1b628 <__printf_chk@plt+0xa1bc>
   1b910:	mov	r0, #67	; 0x43
   1b914:	bl	197c4 <__printf_chk@plt+0x8358>
   1b918:	b	1b5e8 <__printf_chk@plt+0xa17c>
   1b91c:	mov	r0, #68	; 0x44
   1b920:	bl	197c4 <__printf_chk@plt+0x8358>
   1b924:	b	1b5d4 <__printf_chk@plt+0xa168>
   1b928:	mov	r0, #110	; 0x6e
   1b92c:	bl	197c4 <__printf_chk@plt+0x8358>
   1b930:	b	1b588 <__printf_chk@plt+0xa11c>
   1b934:	bl	11250 <__stack_chk_fail@plt>
   1b938:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   1b93c:	andeq	fp, r3, r0, ror #26
   1b940:	strdeq	ip, [r3], -r8
   1b944:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   1b948:	andeq	ip, r3, r0, asr r1
   1b94c:	andeq	pc, r3, r0, asr #25
   1b950:	andeq	r7, r2, r0, lsl sp
   1b954:	andeq	pc, r3, r4, lsr #26
   1b958:	andeq	r7, r2, r4, lsr sp
   1b95c:	andeq	ip, r3, r8, asr r1
   1b960:	andeq	r7, r2, r0, asr sp
   1b964:	andeq	ip, r3, r4, asr r1
   1b968:	andeq	r7, r2, ip, ror sp
   1b96c:	andeq	r7, r2, r4, lsr #27
   1b970:	andeq	r7, r2, r0, lsr lr
   1b974:	andeq	r7, r2, r4, ror #20
   1b978:	andeq	r7, r2, ip, lsl #25
   1b97c:	andeq	r7, r2, r4, lsr #25
   1b980:	andeq	r7, r2, r0, lsl lr
   1b984:	strdeq	r7, [r2], -r4
   1b988:	andeq	r7, r2, ip, ror #25
   1b98c:	ldrdeq	r7, [r2], -r8
   1b990:	andeq	r7, r2, r8, asr #27
   1b994:	andeq	r7, r2, r4, asr #25
   1b998:	andeq	r7, r2, ip, asr #28
   1b99c:	bx	lr
   1b9a0:	bx	lr
   1b9a4:	bx	lr
   1b9a8:	bx	lr
   1b9ac:	mov	r2, #0
   1b9b0:	mov	r0, r1
   1b9b4:	mov	r1, r2
   1b9b8:	b	1fac4 <__printf_chk@plt+0xe658>
   1b9bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b9c0:	mov	r6, r2
   1b9c4:	ldr	r5, [pc, #304]	; 1bafc <__printf_chk@plt+0xa690>
   1b9c8:	sub	sp, sp, #48	; 0x30
   1b9cc:	mov	r4, r0
   1b9d0:	ldr	r2, [r5]
   1b9d4:	mov	r0, r1
   1b9d8:	mov	r8, r1
   1b9dc:	mov	sl, r3
   1b9e0:	str	r2, [sp, #44]	; 0x2c
   1b9e4:	bl	227e4 <__printf_chk@plt+0x11378>
   1b9e8:	ldr	r1, [r6]
   1b9ec:	cmp	r1, #0
   1b9f0:	blt	1ba80 <__printf_chk@plt+0xa614>
   1b9f4:	ldr	r3, [r4, #12]
   1b9f8:	cmp	r3, r1
   1b9fc:	ble	1ba80 <__printf_chk@plt+0xa614>
   1ba00:	ldr	r3, [r4, #8]
   1ba04:	ldr	r7, [r3, r1, lsl #2]
   1ba08:	cmp	r7, #0
   1ba0c:	beq	1baa0 <__printf_chk@plt+0xa634>
   1ba10:	mov	r1, r0
   1ba14:	mov	r9, r0
   1ba18:	mov	r0, r7
   1ba1c:	bl	1de38 <__printf_chk@plt+0xc9cc>
   1ba20:	cmp	r0, #0
   1ba24:	beq	1bac0 <__printf_chk@plt+0xa654>
   1ba28:	ldr	r2, [r6, #4]
   1ba2c:	mov	r1, r9
   1ba30:	mov	r0, r7
   1ba34:	bl	1e634 <__printf_chk@plt+0xd1c8>
   1ba38:	ldr	ip, [r4]
   1ba3c:	cmp	sl, #0
   1ba40:	mov	r3, r6
   1ba44:	mov	r2, r7
   1ba48:	mov	r1, r9
   1ba4c:	strne	r0, [sl]
   1ba50:	str	r0, [sp]
   1ba54:	mov	r0, #0
   1ba58:	str	r0, [sp, #4]
   1ba5c:	mov	r0, r4
   1ba60:	ldr	r4, [ip, #48]	; 0x30
   1ba64:	blx	r4
   1ba68:	ldr	r2, [sp, #44]	; 0x2c
   1ba6c:	ldr	r3, [r5]
   1ba70:	cmp	r2, r3
   1ba74:	bne	1baf8 <__printf_chk@plt+0xa68c>
   1ba78:	add	sp, sp, #48	; 0x30
   1ba7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba80:	add	r0, sp, #24
   1ba84:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1ba88:	ldr	r3, [pc, #112]	; 1bb00 <__printf_chk@plt+0xa694>
   1ba8c:	add	r1, sp, #24
   1ba90:	mov	r2, r3
   1ba94:	ldr	r0, [pc, #104]	; 1bb04 <__printf_chk@plt+0xa698>
   1ba98:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1ba9c:	b	1ba68 <__printf_chk@plt+0xa5fc>
   1baa0:	add	r0, sp, #24
   1baa4:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1baa8:	ldr	r3, [pc, #80]	; 1bb00 <__printf_chk@plt+0xa694>
   1baac:	add	r1, sp, #24
   1bab0:	mov	r2, r3
   1bab4:	ldr	r0, [pc, #76]	; 1bb08 <__printf_chk@plt+0xa69c>
   1bab8:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1babc:	b	1ba68 <__printf_chk@plt+0xa5fc>
   1bac0:	mov	r0, r7
   1bac4:	bl	1e8c8 <__printf_chk@plt+0xd45c>
   1bac8:	mov	r1, r0
   1bacc:	add	r0, sp, #8
   1bad0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1bad4:	mov	r1, r8
   1bad8:	add	r0, sp, #24
   1badc:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1bae0:	add	r2, sp, #24
   1bae4:	add	r1, sp, #8
   1bae8:	ldr	r3, [pc, #16]	; 1bb00 <__printf_chk@plt+0xa694>
   1baec:	ldr	r0, [pc, #24]	; 1bb0c <__printf_chk@plt+0xa6a0>
   1baf0:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1baf4:	b	1ba68 <__printf_chk@plt+0xa5fc>
   1baf8:	bl	11250 <__stack_chk_fail@plt>
   1bafc:	andeq	fp, r3, r0, ror #26
   1bb00:	andeq	pc, r3, r0, asr #25
   1bb04:			; <UNDEFINED> instruction: 0x00027eb8
   1bb08:	ldrdeq	r7, [r2], -r0
   1bb0c:	andeq	r7, r2, r8, ror #29
   1bb10:	stm	r0, {r1, r2}
   1bb14:	bx	lr
   1bb18:	ldr	r1, [pc, #16]	; 1bb30 <__printf_chk@plt+0xa6c4>
   1bb1c:	mov	r2, #0
   1bb20:	str	r2, [r0, #8]
   1bb24:	stm	r0, {r1, r2}
   1bb28:	str	r2, [r0, #12]
   1bb2c:	bx	lr
   1bb30:	andeq	r7, r2, r0, ror lr
   1bb34:	push	{r4, r5, r6, lr}
   1bb38:	mov	r5, r0
   1bb3c:	ldr	r0, [r0, #8]
   1bb40:	ldr	r3, [pc, #140]	; 1bbd4 <__printf_chk@plt+0xa768>
   1bb44:	cmp	r0, #0
   1bb48:	str	r3, [r5]
   1bb4c:	beq	1bb80 <__printf_chk@plt+0xa714>
   1bb50:	bl	112a4 <_ZdaPv@plt>
   1bb54:	b	1bb80 <__printf_chk@plt+0xa714>
   1bb58:	ldr	r3, [r4]
   1bb5c:	ldr	r2, [r4, #4]
   1bb60:	subs	r0, r3, #0
   1bb64:	str	r2, [r5, #4]
   1bb68:	beq	1bb78 <__printf_chk@plt+0xa70c>
   1bb6c:	ldr	r3, [r3]
   1bb70:	ldr	r3, [r3, #4]
   1bb74:	blx	r3
   1bb78:	mov	r0, r4
   1bb7c:	bl	22a4c <_ZdlPv@@Base>
   1bb80:	ldr	r4, [r5, #4]
   1bb84:	cmp	r4, #0
   1bb88:	bne	1bb58 <__printf_chk@plt+0xa6ec>
   1bb8c:	ldr	r4, [pc, #68]	; 1bbd8 <__printf_chk@plt+0xa76c>
   1bb90:	ldr	r0, [r4]
   1bb94:	bl	112d4 <ferror@plt>
   1bb98:	cmp	r0, #0
   1bb9c:	bne	1bbb8 <__printf_chk@plt+0xa74c>
   1bba0:	ldr	r0, [r4]
   1bba4:	bl	113f4 <fflush@plt>
   1bba8:	cmp	r0, #0
   1bbac:	blt	1bbb8 <__printf_chk@plt+0xa74c>
   1bbb0:	mov	r0, r5
   1bbb4:	pop	{r4, r5, r6, pc}
   1bbb8:	ldr	r3, [pc, #28]	; 1bbdc <__printf_chk@plt+0xa770>
   1bbbc:	ldr	r0, [pc, #28]	; 1bbe0 <__printf_chk@plt+0xa774>
   1bbc0:	mov	r2, r3
   1bbc4:	mov	r1, r3
   1bbc8:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1bbcc:	mov	r0, r5
   1bbd0:	pop	{r4, r5, r6, pc}
   1bbd4:	andeq	r7, r2, r0, ror lr
   1bbd8:	andeq	sp, r3, r4
   1bbdc:	andeq	pc, r3, r0, asr #25
   1bbe0:	andeq	r7, r2, ip, lsl pc
   1bbe4:	push	{r4, lr}
   1bbe8:	mov	r4, r0
   1bbec:	bl	1bb34 <__printf_chk@plt+0xa6c8>
   1bbf0:	mov	r0, r4
   1bbf4:	bl	22a4c <_ZdlPv@@Base>
   1bbf8:	mov	r0, r4
   1bbfc:	pop	{r4, pc}
   1bc00:	mov	r0, r4
   1bc04:	bl	22a4c <_ZdlPv@@Base>
   1bc08:	bl	1125c <__cxa_end_cleanup@plt>
   1bc0c:	push	{r4, r5, r6, lr}
   1bc10:	mov	r6, r0
   1bc14:	ldr	r4, [r0, #4]
   1bc18:	mov	r5, r1
   1bc1c:	cmp	r4, #0
   1bc20:	bne	1bc34 <__printf_chk@plt+0xa7c8>
   1bc24:	b	1bc58 <__printf_chk@plt+0xa7ec>
   1bc28:	ldr	r4, [r4, #4]
   1bc2c:	cmp	r4, #0
   1bc30:	beq	1bc58 <__printf_chk@plt+0xa7ec>
   1bc34:	ldr	r0, [r4]
   1bc38:	bl	1e8c8 <__printf_chk@plt+0xd45c>
   1bc3c:	mov	r1, r5
   1bc40:	bl	113a0 <strcmp@plt>
   1bc44:	cmp	r0, #0
   1bc48:	bne	1bc28 <__printf_chk@plt+0xa7bc>
   1bc4c:	ldr	r4, [r4]
   1bc50:	mov	r0, r4
   1bc54:	pop	{r4, r5, r6, pc}
   1bc58:	ldr	r3, [r6]
   1bc5c:	mov	r1, r5
   1bc60:	mov	r0, r6
   1bc64:	ldr	r3, [r3, #32]
   1bc68:	blx	r3
   1bc6c:	subs	r4, r0, #0
   1bc70:	beq	1bc94 <__printf_chk@plt+0xa828>
   1bc74:	mov	r0, #8
   1bc78:	bl	229fc <_Znwj@@Base>
   1bc7c:	ldr	r3, [r6, #4]
   1bc80:	str	r4, [r0]
   1bc84:	str	r3, [r0, #4]
   1bc88:	str	r0, [r6, #4]
   1bc8c:	mov	r0, r4
   1bc90:	pop	{r4, r5, r6, pc}
   1bc94:	ldr	r3, [pc, #16]	; 1bcac <__printf_chk@plt+0xa840>
   1bc98:	ldr	r0, [pc, #16]	; 1bcb0 <__printf_chk@plt+0xa844>
   1bc9c:	mov	r2, r3
   1bca0:	mov	r1, r3
   1bca4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1bca8:	b	1bc74 <__printf_chk@plt+0xa808>
   1bcac:	andeq	pc, r3, r0, asr #25
   1bcb0:	andeq	r7, r2, ip, lsr #30
   1bcb4:	push	{r4, r5, r6, r7, r8, lr}
   1bcb8:	subs	r5, r1, #0
   1bcbc:	mov	r4, r0
   1bcc0:	mov	r7, r2
   1bcc4:	blt	1bdc4 <__printf_chk@plt+0xa958>
   1bcc8:	ldr	r6, [r4, #12]
   1bccc:	cmp	r6, r5
   1bcd0:	bgt	1bd64 <__printf_chk@plt+0xa8f8>
   1bcd4:	cmp	r6, #0
   1bcd8:	beq	1bd7c <__printf_chk@plt+0xa910>
   1bcdc:	lsl	r0, r6, #1
   1bce0:	cmp	r0, r5
   1bce4:	addle	r0, r5, #1
   1bce8:	cmn	r0, #-536870910	; 0xe0000002
   1bcec:	str	r0, [r4, #12]
   1bcf0:	lslls	r0, r0, #2
   1bcf4:	mvnhi	r0, #0
   1bcf8:	ldr	r8, [r4, #8]
   1bcfc:	bl	111e4 <_Znaj@plt>
   1bd00:	cmp	r6, #0
   1bd04:	subgt	r3, r8, #4
   1bd08:	str	r0, [r4, #8]
   1bd0c:	addgt	ip, r3, r6, lsl #2
   1bd10:	subgt	r1, r0, #4
   1bd14:	ble	1bd28 <__printf_chk@plt+0xa8bc>
   1bd18:	ldr	r2, [r3, #4]!
   1bd1c:	cmp	r3, ip
   1bd20:	str	r2, [r1, #4]!
   1bd24:	bne	1bd18 <__printf_chk@plt+0xa8ac>
   1bd28:	ldr	r3, [r4, #12]
   1bd2c:	cmp	r6, r3
   1bd30:	bge	1bd54 <__printf_chk@plt+0xa8e8>
   1bd34:	sub	r6, r6, #-1073741823	; 0xc0000001
   1bd38:	add	r3, r0, r3, lsl #2
   1bd3c:	sub	r3, r3, #4
   1bd40:	add	r0, r0, r6, lsl #2
   1bd44:	mov	r2, #0
   1bd48:	str	r2, [r0, #4]!
   1bd4c:	cmp	r0, r3
   1bd50:	bne	1bd48 <__printf_chk@plt+0xa8dc>
   1bd54:	cmp	r8, #0
   1bd58:	beq	1bd64 <__printf_chk@plt+0xa8f8>
   1bd5c:	mov	r0, r8
   1bd60:	bl	112a4 <_ZdaPv@plt>
   1bd64:	mov	r1, r7
   1bd68:	mov	r0, r4
   1bd6c:	bl	1bc0c <__printf_chk@plt+0xa7a0>
   1bd70:	ldr	r3, [r4, #8]
   1bd74:	str	r0, [r3, r5, lsl #2]
   1bd78:	pop	{r4, r5, r6, r7, r8, pc}
   1bd7c:	cmp	r5, #9
   1bd80:	bgt	1bdd4 <__printf_chk@plt+0xa968>
   1bd84:	mov	r0, #40	; 0x28
   1bd88:	mov	r3, #10
   1bd8c:	str	r3, [r4, #12]
   1bd90:	bl	111e4 <_Znaj@plt>
   1bd94:	ldr	r3, [r4, #12]
   1bd98:	cmp	r3, #0
   1bd9c:	str	r0, [r4, #8]
   1bda0:	ble	1bd64 <__printf_chk@plt+0xa8f8>
   1bda4:	add	r3, r0, r3, lsl #2
   1bda8:	sub	r3, r3, #4
   1bdac:	sub	r0, r0, #4
   1bdb0:	mov	r2, #0
   1bdb4:	str	r2, [r0, #4]!
   1bdb8:	cmp	r3, r0
   1bdbc:	bne	1bdb4 <__printf_chk@plt+0xa948>
   1bdc0:	b	1bd64 <__printf_chk@plt+0xa8f8>
   1bdc4:	ldr	r1, [pc, #32]	; 1bdec <__printf_chk@plt+0xa980>
   1bdc8:	mov	r0, #100	; 0x64
   1bdcc:	bl	1c0cc <__printf_chk@plt+0xac60>
   1bdd0:	b	1bcc8 <__printf_chk@plt+0xa85c>
   1bdd4:	add	r0, r5, #1
   1bdd8:	cmn	r0, #-536870910	; 0xe0000002
   1bddc:	str	r0, [r4, #12]
   1bde0:	lslle	r0, r0, #2
   1bde4:	mvngt	r0, #0
   1bde8:	b	1bd90 <__printf_chk@plt+0xa924>
   1bdec:	andeq	r7, r2, r4, asr #30
   1bdf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bdf4:	mov	r8, r2
   1bdf8:	ldr	r6, [pc, #364]	; 1bf6c <__printf_chk@plt+0xab00>
   1bdfc:	sub	sp, sp, #40	; 0x28
   1be00:	mov	r5, r0
   1be04:	ldr	r2, [r6]
   1be08:	mov	r0, r1
   1be0c:	mov	r7, r1
   1be10:	mov	sl, r3
   1be14:	str	r2, [sp, #36]	; 0x24
   1be18:	ldr	r9, [sp, #72]	; 0x48
   1be1c:	bl	228a0 <__printf_chk@plt+0x11434>
   1be20:	ldr	r1, [r8]
   1be24:	cmp	r1, #0
   1be28:	blt	1beec <__printf_chk@plt+0xaa80>
   1be2c:	ldr	r3, [r5, #12]
   1be30:	cmp	r3, r1
   1be34:	ble	1beec <__printf_chk@plt+0xaa80>
   1be38:	ldr	r3, [r5, #8]
   1be3c:	ldr	r5, [r3, r1, lsl #2]
   1be40:	cmp	r5, #0
   1be44:	str	r5, [r9]
   1be48:	beq	1bf10 <__printf_chk@plt+0xaaa4>
   1be4c:	mov	r4, r0
   1be50:	mov	r1, r4
   1be54:	mov	r0, r5
   1be58:	bl	1de38 <__printf_chk@plt+0xc9cc>
   1be5c:	cmp	r0, #0
   1be60:	beq	1be98 <__printf_chk@plt+0xaa2c>
   1be64:	ldr	r2, [r8, #4]
   1be68:	ldr	r0, [r9]
   1be6c:	mov	r1, r4
   1be70:	bl	1e634 <__printf_chk@plt+0xd1c8>
   1be74:	cmp	sl, #0
   1be78:	strne	r0, [sl]
   1be7c:	ldr	r2, [sp, #36]	; 0x24
   1be80:	ldr	r3, [r6]
   1be84:	mov	r0, r4
   1be88:	cmp	r2, r3
   1be8c:	bne	1bf68 <__printf_chk@plt+0xaafc>
   1be90:	add	sp, sp, #40	; 0x28
   1be94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1be98:	ldrb	r3, [r7]
   1be9c:	ldr	r0, [r9]
   1bea0:	cmp	r3, #0
   1bea4:	beq	1beb4 <__printf_chk@plt+0xaa48>
   1bea8:	ldrb	r4, [r7, #1]
   1beac:	cmp	r4, #0
   1beb0:	beq	1bf34 <__printf_chk@plt+0xaac8>
   1beb4:	bl	1e8c8 <__printf_chk@plt+0xd45c>
   1beb8:	mov	r4, #0
   1bebc:	mov	r1, r0
   1bec0:	mov	r0, sp
   1bec4:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1bec8:	mov	r1, r7
   1becc:	add	r0, sp, #16
   1bed0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1bed4:	add	r2, sp, #16
   1bed8:	mov	r1, sp
   1bedc:	ldr	r3, [pc, #140]	; 1bf70 <__printf_chk@plt+0xab04>
   1bee0:	ldr	r0, [pc, #140]	; 1bf74 <__printf_chk@plt+0xab08>
   1bee4:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1bee8:	b	1be7c <__printf_chk@plt+0xaa10>
   1beec:	add	r0, sp, #16
   1bef0:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1bef4:	ldr	r3, [pc, #116]	; 1bf70 <__printf_chk@plt+0xab04>
   1bef8:	add	r1, sp, #16
   1befc:	mov	r2, r3
   1bf00:	ldr	r0, [pc, #112]	; 1bf78 <__printf_chk@plt+0xab0c>
   1bf04:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1bf08:	mov	r4, #0
   1bf0c:	b	1be7c <__printf_chk@plt+0xaa10>
   1bf10:	add	r0, sp, #16
   1bf14:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1bf18:	ldr	r3, [pc, #80]	; 1bf70 <__printf_chk@plt+0xab04>
   1bf1c:	add	r1, sp, #16
   1bf20:	mov	r2, r3
   1bf24:	ldr	r0, [pc, #80]	; 1bf7c <__printf_chk@plt+0xab10>
   1bf28:	mov	r4, r5
   1bf2c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1bf30:	b	1be7c <__printf_chk@plt+0xaa10>
   1bf34:	bl	1e8c8 <__printf_chk@plt+0xd45c>
   1bf38:	mov	r1, r0
   1bf3c:	mov	r0, sp
   1bf40:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1bf44:	ldrb	r1, [r7]
   1bf48:	add	r0, sp, #16
   1bf4c:	bl	1d028 <__printf_chk@plt+0xbbbc>
   1bf50:	add	r2, sp, #16
   1bf54:	mov	r1, sp
   1bf58:	ldr	r3, [pc, #16]	; 1bf70 <__printf_chk@plt+0xab04>
   1bf5c:	ldr	r0, [pc, #28]	; 1bf80 <__printf_chk@plt+0xab14>
   1bf60:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1bf64:	b	1be7c <__printf_chk@plt+0xaa10>
   1bf68:	bl	11250 <__stack_chk_fail@plt>
   1bf6c:	andeq	fp, r3, r0, ror #26
   1bf70:	andeq	pc, r3, r0, asr #25
   1bf74:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   1bf78:			; <UNDEFINED> instruction: 0x00027eb8
   1bf7c:	ldrdeq	r7, [r2], -r0
   1bf80:	andeq	r7, r2, ip, ror #30
   1bf84:	push	{r4, r5, r6, r7, r8, lr}
   1bf88:	sub	sp, sp, #24
   1bf8c:	ldr	r4, [pc, #128]	; 1c014 <__printf_chk@plt+0xaba8>
   1bf90:	add	lr, sp, #12
   1bf94:	mov	r7, r3
   1bf98:	ldr	ip, [r4]
   1bf9c:	mov	r6, #0
   1bfa0:	strb	r1, [sp, #16]
   1bfa4:	str	lr, [sp]
   1bfa8:	add	r3, sp, #8
   1bfac:	add	r1, sp, #16
   1bfb0:	mov	r5, r0
   1bfb4:	mov	r8, r2
   1bfb8:	str	ip, [sp, #20]
   1bfbc:	strb	r6, [sp, #17]
   1bfc0:	bl	1bdf0 <__printf_chk@plt+0xa984>
   1bfc4:	ldr	r1, [r5]
   1bfc8:	ldr	r2, [sp, #8]
   1bfcc:	mov	r3, r8
   1bfd0:	str	r2, [sp]
   1bfd4:	str	r6, [sp, #4]
   1bfd8:	ldr	r2, [sp, #12]
   1bfdc:	ldr	r6, [r1, #48]	; 0x30
   1bfe0:	mov	r1, r0
   1bfe4:	mov	r0, r5
   1bfe8:	blx	r6
   1bfec:	cmp	r7, #0
   1bff0:	ldr	r2, [sp, #20]
   1bff4:	ldrne	r3, [sp, #8]
   1bff8:	strne	r3, [r7]
   1bffc:	ldr	r3, [r4]
   1c000:	cmp	r2, r3
   1c004:	bne	1c010 <__printf_chk@plt+0xaba4>
   1c008:	add	sp, sp, #24
   1c00c:	pop	{r4, r5, r6, r7, r8, pc}
   1c010:	bl	11250 <__stack_chk_fail@plt>
   1c014:	andeq	fp, r3, r0, ror #26
   1c018:	push	{r4, r5, r6, r7, r8, lr}
   1c01c:	sub	sp, sp, #24
   1c020:	ldr	r4, [pc, #120]	; 1c0a0 <__printf_chk@plt+0xac34>
   1c024:	add	lr, sp, #12
   1c028:	mov	r6, r3
   1c02c:	ldr	ip, [r4]
   1c030:	str	lr, [sp]
   1c034:	add	r3, sp, #16
   1c038:	mov	r8, r1
   1c03c:	str	ip, [sp, #20]
   1c040:	mov	r5, r0
   1c044:	mov	r7, r2
   1c048:	bl	1bdf0 <__printf_chk@plt+0xa984>
   1c04c:	subs	r1, r0, #0
   1c050:	beq	1c084 <__printf_chk@plt+0xac18>
   1c054:	ldr	r2, [r5]
   1c058:	ldr	r0, [sp, #16]
   1c05c:	mov	r3, r7
   1c060:	str	r0, [sp]
   1c064:	str	r8, [sp, #4]
   1c068:	mov	r0, r5
   1c06c:	ldr	r5, [r2, #48]	; 0x30
   1c070:	ldr	r2, [sp, #12]
   1c074:	blx	r5
   1c078:	cmp	r6, #0
   1c07c:	ldrne	r3, [sp, #16]
   1c080:	strne	r3, [r6]
   1c084:	ldr	r2, [sp, #20]
   1c088:	ldr	r3, [r4]
   1c08c:	cmp	r2, r3
   1c090:	bne	1c09c <__printf_chk@plt+0xac30>
   1c094:	add	sp, sp, #24
   1c098:	pop	{r4, r5, r6, r7, r8, pc}
   1c09c:	bl	11250 <__stack_chk_fail@plt>
   1c0a0:	andeq	fp, r3, r0, ror #26
   1c0a4:	cmp	r1, #0
   1c0a8:	blt	1c0c4 <__printf_chk@plt+0xac58>
   1c0ac:	ldr	r3, [r0, #12]
   1c0b0:	cmp	r3, r1
   1c0b4:	ble	1c0c4 <__printf_chk@plt+0xac58>
   1c0b8:	ldr	r3, [r0, #8]
   1c0bc:	ldr	r0, [r3, r1, lsl #2]
   1c0c0:	bx	lr
   1c0c4:	mov	r0, #0
   1c0c8:	bx	lr
   1c0cc:	ldr	r3, [pc, #68]	; 1c118 <__printf_chk@plt+0xacac>
   1c0d0:	push	{r4, r5, r6, lr}
   1c0d4:	mov	r5, r0
   1c0d8:	ldr	r2, [r3]
   1c0dc:	mov	r6, r1
   1c0e0:	cmp	r2, #0
   1c0e4:	ldr	r4, [pc, #48]	; 1c11c <__printf_chk@plt+0xacb0>
   1c0e8:	beq	1c0f8 <__printf_chk@plt+0xac8c>
   1c0ec:	ldr	r1, [pc, #44]	; 1c120 <__printf_chk@plt+0xacb4>
   1c0f0:	ldr	r0, [r4]
   1c0f4:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1c0f8:	mov	r3, r6
   1c0fc:	mov	r2, r5
   1c100:	ldr	r1, [pc, #28]	; 1c124 <__printf_chk@plt+0xacb8>
   1c104:	ldr	r0, [r4]
   1c108:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1c10c:	ldr	r0, [r4]
   1c110:	bl	113f4 <fflush@plt>
   1c114:	bl	111f0 <abort@plt>
   1c118:	andeq	r0, r4, r4, lsr #19
   1c11c:	andeq	sp, r3, r0
   1c120:	ldrdeq	r7, [r2], -r0
   1c124:	ldrdeq	r7, [r2], -r8
   1c128:	bx	lr
   1c12c:	ldr	r2, [r1, #4]
   1c130:	mov	ip, #0
   1c134:	str	ip, [r0, #24]
   1c138:	push	{lr}		; (str lr, [sp, #-4]!)
   1c13c:	ldr	ip, [r1]
   1c140:	ldr	lr, [r1, #24]
   1c144:	str	r2, [r0, #4]
   1c148:	ldr	r2, [r1, #8]
   1c14c:	str	lr, [r0, #24]
   1c150:	str	r2, [r0, #8]
   1c154:	ldr	r2, [r1, #12]
   1c158:	str	ip, [r0]
   1c15c:	str	r2, [r0, #12]
   1c160:	ldr	r2, [r1, #16]
   1c164:	str	r2, [r0, #16]
   1c168:	pop	{pc}		; (ldr pc, [sp], #4)
   1c16c:	ldr	r3, [r0]
   1c170:	ldr	r2, [r1]
   1c174:	cmp	r3, r2
   1c178:	bne	1c1bc <__printf_chk@plt+0xad50>
   1c17c:	sub	r3, r3, #1
   1c180:	cmp	r3, #3
   1c184:	ldrls	pc, [pc, r3, lsl #2]
   1c188:	b	1c23c <__printf_chk@plt+0xadd0>
   1c18c:	andeq	ip, r1, r4, asr #3
   1c190:	muleq	r1, ip, r1
   1c194:	andeq	ip, r1, r4, asr #3
   1c198:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c19c:	ldr	r2, [r0, #4]
   1c1a0:	ldr	r3, [r1, #4]
   1c1a4:	cmp	r2, r3
   1c1a8:	bne	1c1bc <__printf_chk@plt+0xad50>
   1c1ac:	ldr	r2, [r0, #8]
   1c1b0:	ldr	r3, [r1, #8]
   1c1b4:	cmp	r2, r3
   1c1b8:	beq	1c214 <__printf_chk@plt+0xada8>
   1c1bc:	mov	r0, #0
   1c1c0:	bx	lr
   1c1c4:	ldr	r2, [r0, #4]
   1c1c8:	ldr	r3, [r1, #4]
   1c1cc:	cmp	r2, r3
   1c1d0:	bne	1c1bc <__printf_chk@plt+0xad50>
   1c1d4:	ldr	r2, [r0, #8]
   1c1d8:	ldr	r3, [r1, #8]
   1c1dc:	cmp	r2, r3
   1c1e0:	bne	1c1bc <__printf_chk@plt+0xad50>
   1c1e4:	ldr	r0, [r0, #12]
   1c1e8:	ldr	r3, [r1, #12]
   1c1ec:	sub	r0, r0, r3
   1c1f0:	clz	r0, r0
   1c1f4:	lsr	r0, r0, #5
   1c1f8:	bx	lr
   1c1fc:	ldr	r0, [r0, #4]
   1c200:	ldr	r3, [r1, #4]
   1c204:	sub	r0, r0, r3
   1c208:	clz	r0, r0
   1c20c:	lsr	r0, r0, #5
   1c210:	bx	lr
   1c214:	ldr	r2, [r0, #12]
   1c218:	ldr	r3, [r1, #12]
   1c21c:	cmp	r2, r3
   1c220:	bne	1c1bc <__printf_chk@plt+0xad50>
   1c224:	ldr	r0, [r0, #16]
   1c228:	ldr	r3, [r1, #16]
   1c22c:	sub	r0, r0, r3
   1c230:	clz	r0, r0
   1c234:	lsr	r0, r0, #5
   1c238:	bx	lr
   1c23c:	mov	r0, #1
   1c240:	bx	lr
   1c244:	push	{r4, lr}
   1c248:	bl	1c16c <__printf_chk@plt+0xad00>
   1c24c:	clz	r0, r0
   1c250:	lsr	r0, r0, #5
   1c254:	pop	{r4, pc}
   1c258:	mov	r3, r0
   1c25c:	ldm	r0, {r0, r2}
   1c260:	str	r2, [r1]
   1c264:	ldr	r2, [r3, #8]
   1c268:	str	r2, [r1, #4]
   1c26c:	ldr	r2, [r3, #12]
   1c270:	str	r2, [r1, #8]
   1c274:	ldr	r3, [r3, #16]
   1c278:	str	r3, [r1, #12]
   1c27c:	bx	lr
   1c280:	mov	r3, #0
   1c284:	str	r3, [r0]
   1c288:	bx	lr
   1c28c:	ldr	ip, [pc, #40]	; 1c2bc <__printf_chk@plt+0xae50>
   1c290:	push	{lr}		; (str lr, [sp, #-4]!)
   1c294:	cmp	r1, ip
   1c298:	movcs	r1, ip
   1c29c:	cmp	r2, ip
   1c2a0:	movcs	r2, ip
   1c2a4:	cmp	r3, ip
   1c2a8:	movcs	r3, ip
   1c2ac:	mov	lr, #3
   1c2b0:	str	lr, [r0]
   1c2b4:	stmib	r0, {r1, r2, r3}
   1c2b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2bc:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c2c0:	ldr	ip, [pc, #40]	; 1c2f0 <__printf_chk@plt+0xae84>
   1c2c4:	push	{lr}		; (str lr, [sp, #-4]!)
   1c2c8:	cmp	r1, ip
   1c2cc:	movcs	r1, ip
   1c2d0:	cmp	r2, ip
   1c2d4:	movcs	r2, ip
   1c2d8:	cmp	r3, ip
   1c2dc:	movcs	r3, ip
   1c2e0:	mov	lr, #1
   1c2e4:	str	lr, [r0]
   1c2e8:	stmib	r0, {r1, r2, r3}
   1c2ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2f0:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c2f4:	ldr	ip, [pc, #52]	; 1c330 <__printf_chk@plt+0xaec4>
   1c2f8:	push	{r4, lr}
   1c2fc:	cmp	r1, ip
   1c300:	movcs	r1, ip
   1c304:	ldr	lr, [sp, #8]
   1c308:	cmp	r2, ip
   1c30c:	movcs	r2, ip
   1c310:	cmp	r3, ip
   1c314:	movcs	r3, ip
   1c318:	cmp	lr, ip
   1c31c:	movcc	ip, lr
   1c320:	mov	r4, #2
   1c324:	str	r4, [r0]
   1c328:	stmib	r0, {r1, r2, r3, ip}
   1c32c:	pop	{r4, pc}
   1c330:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c334:	ldr	r3, [pc, #20]	; 1c350 <__printf_chk@plt+0xaee4>
   1c338:	mov	r2, #4
   1c33c:	cmp	r1, r3
   1c340:	movcs	r1, r3
   1c344:	str	r2, [r0]
   1c348:	str	r1, [r0, #4]
   1c34c:	bx	lr
   1c350:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c358:	str	r1, [r0]
   1c35c:	ldrb	r1, [r2, #1]
   1c360:	cmp	r1, #35	; 0x23
   1c364:	addne	r2, r2, #1
   1c368:	movne	r6, #2
   1c36c:	addeq	r2, r2, #2
   1c370:	moveq	r6, #4
   1c374:	cmp	r3, #0
   1c378:	beq	1c400 <__printf_chk@plt+0xaf94>
   1c37c:	ldr	r9, [pc, #136]	; 1c40c <__printf_chk@plt+0xafa0>
   1c380:	ldr	r8, [pc, #136]	; 1c410 <__printf_chk@plt+0xafa4>
   1c384:	ldr	r7, [pc, #136]	; 1c414 <__printf_chk@plt+0xafa8>
   1c388:	mov	r4, #1
   1c38c:	mov	r1, #0
   1c390:	mov	r5, r1
   1c394:	sub	sl, r2, #1
   1c398:	ldrb	ip, [sl, #1]!
   1c39c:	lsl	lr, r1, #4
   1c3a0:	sub	r1, lr, #48	; 0x30
   1c3a4:	add	r1, r1, ip
   1c3a8:	ldrb	fp, [r9, ip]
   1c3ac:	cmp	fp, #0
   1c3b0:	beq	1c404 <__printf_chk@plt+0xaf98>
   1c3b4:	ldrb	fp, [r8, ip]
   1c3b8:	cmp	fp, #0
   1c3bc:	bne	1c3d8 <__printf_chk@plt+0xaf6c>
   1c3c0:	ldrb	fp, [r7, ip]
   1c3c4:	sub	r1, lr, #87	; 0x57
   1c3c8:	sub	lr, lr, #55	; 0x37
   1c3cc:	cmp	fp, #0
   1c3d0:	add	r1, r1, ip
   1c3d4:	addne	r1, lr, ip
   1c3d8:	add	r5, r5, #1
   1c3dc:	cmp	r6, r5
   1c3e0:	bne	1c398 <__printf_chk@plt+0xaf2c>
   1c3e4:	cmp	r6, #2
   1c3e8:	addeq	r1, r1, r1, lsl #8
   1c3ec:	cmp	r4, r3
   1c3f0:	str	r1, [r0, r4, lsl #2]
   1c3f4:	add	r2, r2, r5
   1c3f8:	add	r4, r4, #1
   1c3fc:	bne	1c38c <__printf_chk@plt+0xaf20>
   1c400:	mov	fp, #1
   1c404:	mov	r0, fp
   1c408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c40c:	andeq	pc, r3, r0, asr #17
   1c410:	andeq	pc, r3, r0, asr #11
   1c414:	andeq	pc, r3, r0, asr #7
   1c418:	mov	r3, #3
   1c41c:	mov	r2, r1
   1c420:	mov	r1, r3
   1c424:	b	1c354 <__printf_chk@plt+0xaee8>
   1c428:	mov	r2, r1
   1c42c:	mov	r3, #3
   1c430:	mov	r1, #1
   1c434:	b	1c354 <__printf_chk@plt+0xaee8>
   1c438:	mov	r2, r1
   1c43c:	mov	r3, #4
   1c440:	mov	r1, #2
   1c444:	b	1c354 <__printf_chk@plt+0xaee8>
   1c448:	mov	r2, r1
   1c44c:	mov	r3, #1
   1c450:	mov	r1, #4
   1c454:	b	1c354 <__printf_chk@plt+0xaee8>
   1c458:	ldr	ip, [r0]
   1c45c:	push	{r4, r5, r6, lr}
   1c460:	sub	ip, ip, #1
   1c464:	cmp	ip, #3
   1c468:	ldrls	pc, [pc, ip, lsl #2]
   1c46c:	b	1c560 <__printf_chk@plt+0xb0f4>
   1c470:	andeq	ip, r1, r4, lsr r5
   1c474:			; <UNDEFINED> instruction: 0x0001c4b0
   1c478:	muleq	r1, r4, r4
   1c47c:	andeq	ip, r1, r0, lsl #9
   1c480:	ldr	r0, [r0, #4]
   1c484:	str	r0, [r3]
   1c488:	str	r0, [r2]
   1c48c:	str	r0, [r1]
   1c490:	pop	{r4, r5, r6, pc}
   1c494:	ldr	ip, [r0, #4]
   1c498:	str	ip, [r1]
   1c49c:	ldr	r1, [r0, #8]
   1c4a0:	str	r1, [r2]
   1c4a4:	ldr	r2, [r0, #12]
   1c4a8:	str	r2, [r3]
   1c4ac:	pop	{r4, r5, r6, pc}
   1c4b0:	ldr	ip, [pc, #184]	; 1c570 <__printf_chk@plt+0xb104>
   1c4b4:	ldr	lr, [r0, #16]
   1c4b8:	ldr	r5, [r0, #4]
   1c4bc:	sub	r6, ip, lr
   1c4c0:	ldr	r4, [pc, #172]	; 1c574 <__printf_chk@plt+0xb108>
   1c4c4:	mul	r5, r5, r6
   1c4c8:	umull	r6, r5, r4, r5
   1c4cc:	add	lr, lr, r5, lsr #15
   1c4d0:	cmp	lr, ip
   1c4d4:	subls	lr, ip, lr
   1c4d8:	subhi	lr, ip, ip
   1c4dc:	str	lr, [r1]
   1c4e0:	ldr	r1, [r0, #16]
   1c4e4:	ldr	lr, [r0, #8]
   1c4e8:	sub	r5, ip, r1
   1c4ec:	mul	lr, lr, r5
   1c4f0:	umull	r5, lr, r4, lr
   1c4f4:	add	r1, r1, lr, lsr #15
   1c4f8:	cmp	r1, ip
   1c4fc:	subls	r1, ip, r1
   1c500:	subhi	r1, ip, ip
   1c504:	str	r1, [r2]
   1c508:	ldr	r1, [r0, #16]
   1c50c:	ldr	r2, [r0, #12]
   1c510:	sub	r0, ip, r1
   1c514:	mul	r2, r2, r0
   1c518:	umull	r0, r2, r4, r2
   1c51c:	add	r2, r1, r2, lsr #15
   1c520:	cmp	r2, ip
   1c524:	subls	ip, ip, r2
   1c528:	subhi	ip, ip, ip
   1c52c:	str	ip, [r3]
   1c530:	pop	{r4, r5, r6, pc}
   1c534:	ldr	lr, [r0, #4]
   1c538:	ldr	ip, [pc, #48]	; 1c570 <__printf_chk@plt+0xb104>
   1c53c:	sub	lr, ip, lr
   1c540:	str	lr, [r1]
   1c544:	ldr	r1, [r0, #8]
   1c548:	sub	r1, ip, r1
   1c54c:	str	r1, [r2]
   1c550:	ldr	r2, [r0, #12]
   1c554:	sub	ip, ip, r2
   1c558:	str	ip, [r3]
   1c55c:	pop	{r4, r5, r6, pc}
   1c560:	ldr	r1, [pc, #16]	; 1c578 <__printf_chk@plt+0xb10c>
   1c564:	mov	r0, #256	; 0x100
   1c568:	pop	{r4, r5, r6, lr}
   1c56c:	b	1c0cc <__printf_chk@plt+0xac60>
   1c570:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c574:	andhi	r8, r0, r1
   1c578:	andeq	r8, r2, r4
   1c57c:	ldr	ip, [r0]
   1c580:	push	{r4, r5, r6, lr}
   1c584:	sub	ip, ip, #1
   1c588:	cmp	ip, #3
   1c58c:	ldrls	pc, [pc, ip, lsl #2]
   1c590:	b	1c680 <__printf_chk@plt+0xb214>
   1c594:	andeq	ip, r1, r4, ror #12
   1c598:	andeq	ip, r1, ip, ror #11
   1c59c:	andeq	ip, r1, r0, asr #11
   1c5a0:	andeq	ip, r1, r4, lsr #11
   1c5a4:	ldr	r0, [r0, #4]
   1c5a8:	rsb	r0, r0, #65280	; 0xff00
   1c5ac:	add	r0, r0, #255	; 0xff
   1c5b0:	str	r0, [r3]
   1c5b4:	str	r0, [r2]
   1c5b8:	str	r0, [r1]
   1c5bc:	pop	{r4, r5, r6, pc}
   1c5c0:	ldr	lr, [r0, #4]
   1c5c4:	ldr	ip, [pc, #196]	; 1c690 <__printf_chk@plt+0xb224>
   1c5c8:	sub	lr, ip, lr
   1c5cc:	str	lr, [r1]
   1c5d0:	ldr	r1, [r0, #8]
   1c5d4:	sub	r1, ip, r1
   1c5d8:	str	r1, [r2]
   1c5dc:	ldr	r2, [r0, #12]
   1c5e0:	sub	ip, ip, r2
   1c5e4:	str	ip, [r3]
   1c5e8:	pop	{r4, r5, r6, pc}
   1c5ec:	ldr	ip, [pc, #156]	; 1c690 <__printf_chk@plt+0xb224>
   1c5f0:	ldr	lr, [r0, #16]
   1c5f4:	ldr	r5, [r0, #4]
   1c5f8:	sub	r6, ip, lr
   1c5fc:	ldr	r4, [pc, #144]	; 1c694 <__printf_chk@plt+0xb228>
   1c600:	mul	r5, r5, r6
   1c604:	umull	r6, r5, r4, r5
   1c608:	add	lr, lr, r5, lsr #15
   1c60c:	cmp	lr, ip
   1c610:	movcs	lr, ip
   1c614:	str	lr, [r1]
   1c618:	ldr	r1, [r0, #16]
   1c61c:	ldr	lr, [r0, #8]
   1c620:	sub	r5, ip, r1
   1c624:	mul	lr, lr, r5
   1c628:	umull	r5, lr, r4, lr
   1c62c:	add	r1, r1, lr, lsr #15
   1c630:	cmp	r1, ip
   1c634:	movcs	r1, ip
   1c638:	str	r1, [r2]
   1c63c:	ldr	r2, [r0, #16]
   1c640:	ldr	r1, [r0, #12]
   1c644:	sub	r0, ip, r2
   1c648:	mul	r1, r1, r0
   1c64c:	umull	r0, r1, r4, r1
   1c650:	add	r2, r2, r1, lsr #15
   1c654:	cmp	r2, ip
   1c658:	movcs	r2, ip
   1c65c:	str	r2, [r3]
   1c660:	pop	{r4, r5, r6, pc}
   1c664:	ldr	ip, [r0, #4]
   1c668:	str	ip, [r1]
   1c66c:	ldr	r1, [r0, #8]
   1c670:	str	r1, [r2]
   1c674:	ldr	r2, [r0, #12]
   1c678:	str	r2, [r3]
   1c67c:	pop	{r4, r5, r6, pc}
   1c680:	ldr	r1, [pc, #16]	; 1c698 <__printf_chk@plt+0xb22c>
   1c684:	ldr	r0, [pc, #16]	; 1c69c <__printf_chk@plt+0xb230>
   1c688:	pop	{r4, r5, r6, lr}
   1c68c:	b	1c0cc <__printf_chk@plt+0xac60>
   1c690:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c694:	andhi	r8, r0, r1
   1c698:	andeq	r8, r2, r4
   1c69c:	andeq	r0, r0, pc, lsl r1
   1c6a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c6a4:	mov	r5, r1
   1c6a8:	ldr	r1, [r0]
   1c6ac:	mov	r4, r0
   1c6b0:	sub	r1, r1, #1
   1c6b4:	mov	r6, r2
   1c6b8:	mov	r8, r3
   1c6bc:	ldr	r7, [sp, #32]
   1c6c0:	cmp	r1, #3
   1c6c4:	ldrls	pc, [pc, r1, lsl #2]
   1c6c8:	b	1c84c <__printf_chk@plt+0xb3e0>
   1c6cc:	andeq	ip, r1, r0, asr #15
   1c6d0:	muleq	r1, ip, r7
   1c6d4:	andeq	ip, r1, r0, lsl #14
   1c6d8:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c6dc:	mov	r3, #0
   1c6e0:	str	r3, [r8]
   1c6e4:	str	r3, [r2]
   1c6e8:	str	r3, [r5]
   1c6ec:	ldr	r3, [r0, #4]
   1c6f0:	rsb	r3, r3, #65280	; 0xff00
   1c6f4:	add	r3, r3, #255	; 0xff
   1c6f8:	str	r3, [r7]
   1c6fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c700:	ldr	r9, [pc, #340]	; 1c85c <__printf_chk@plt+0xb3f0>
   1c704:	ldr	r1, [r0, #4]
   1c708:	ldr	r2, [r0, #8]
   1c70c:	sub	r1, r9, r1
   1c710:	sub	r2, r9, r2
   1c714:	ldr	r3, [r0, #12]
   1c718:	cmp	r1, r2
   1c71c:	movcs	r1, r2
   1c720:	sub	r3, r9, r3
   1c724:	cmp	r1, r3
   1c728:	movcs	r1, r3
   1c72c:	cmp	r1, r9
   1c730:	str	r1, [r7]
   1c734:	beq	1c838 <__printf_chk@plt+0xb3cc>
   1c738:	ldr	r0, [r0, #4]
   1c73c:	ldr	sl, [pc, #284]	; 1c860 <__printf_chk@plt+0xb3f4>
   1c740:	add	r0, r1, r0
   1c744:	sub	r1, r9, r1
   1c748:	sub	r0, r0, r0, lsl #16
   1c74c:	add	r0, r0, sl
   1c750:	bl	112e0 <__aeabi_uidiv@plt>
   1c754:	str	r0, [r5]
   1c758:	ldr	r3, [r4, #8]
   1c75c:	ldr	r0, [r7]
   1c760:	sub	r1, r9, r0
   1c764:	add	r0, r0, r3
   1c768:	sub	r0, r0, r0, lsl #16
   1c76c:	add	r0, r0, sl
   1c770:	bl	112e0 <__aeabi_uidiv@plt>
   1c774:	str	r0, [r6]
   1c778:	ldr	r0, [r7]
   1c77c:	ldr	r3, [r4, #12]
   1c780:	sub	r1, r9, r0
   1c784:	add	r0, r0, r3
   1c788:	sub	r0, r0, r0, lsl #16
   1c78c:	add	r0, r0, sl
   1c790:	bl	112e0 <__aeabi_uidiv@plt>
   1c794:	str	r0, [r8]
   1c798:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c79c:	ldr	r3, [r0, #4]
   1c7a0:	str	r3, [r5]
   1c7a4:	ldr	r3, [r0, #8]
   1c7a8:	str	r3, [r2]
   1c7ac:	ldr	r3, [r0, #12]
   1c7b0:	str	r3, [r8]
   1c7b4:	ldr	r3, [r0, #16]
   1c7b8:	str	r3, [r7]
   1c7bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c7c0:	ldmib	r0, {r0, r2, r3}
   1c7c4:	ldr	r9, [pc, #144]	; 1c85c <__printf_chk@plt+0xb3f0>
   1c7c8:	cmp	r0, r2
   1c7cc:	movcs	r0, r2
   1c7d0:	cmp	r0, r3
   1c7d4:	movcs	r0, r3
   1c7d8:	cmp	r0, r9
   1c7dc:	str	r0, [r7]
   1c7e0:	beq	1c838 <__printf_chk@plt+0xb3cc>
   1c7e4:	ldr	r3, [r4, #4]
   1c7e8:	sub	r1, r9, r0
   1c7ec:	sub	r0, r3, r0
   1c7f0:	rsb	r0, r0, r0, lsl #16
   1c7f4:	bl	112e0 <__aeabi_uidiv@plt>
   1c7f8:	str	r0, [r5]
   1c7fc:	ldr	r3, [r7]
   1c800:	ldr	r0, [r4, #8]
   1c804:	sub	r1, r9, r3
   1c808:	sub	r0, r0, r3
   1c80c:	rsb	r0, r0, r0, lsl #16
   1c810:	bl	112e0 <__aeabi_uidiv@plt>
   1c814:	str	r0, [r6]
   1c818:	ldr	r3, [r7]
   1c81c:	ldr	r0, [r4, #12]
   1c820:	sub	r1, r9, r3
   1c824:	sub	r0, r0, r3
   1c828:	rsb	r0, r0, r0, lsl #16
   1c82c:	bl	112e0 <__aeabi_uidiv@plt>
   1c830:	str	r0, [r8]
   1c834:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c838:	ldr	r3, [pc, #28]	; 1c85c <__printf_chk@plt+0xb3f0>
   1c83c:	str	r3, [r5]
   1c840:	str	r3, [r6]
   1c844:	str	r3, [r8]
   1c848:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c84c:	ldr	r1, [pc, #16]	; 1c864 <__printf_chk@plt+0xb3f8>
   1c850:	ldr	r0, [pc, #16]	; 1c868 <__printf_chk@plt+0xb3fc>
   1c854:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c858:	b	1c0cc <__printf_chk@plt+0xac60>
   1c85c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c860:			; <UNDEFINED> instruction: 0xfffe0001
   1c864:	andeq	r8, r2, r4
   1c868:	andeq	r0, r0, r1, asr r1
   1c86c:	ldr	r3, [r0]
   1c870:	push	{r4, lr}
   1c874:	sub	r3, r3, #1
   1c878:	cmp	r3, #3
   1c87c:	ldrls	pc, [pc, r3, lsl #2]
   1c880:	b	1c98c <__printf_chk@plt+0xb520>
   1c884:	andeq	ip, r1, r0, asr #18
   1c888:	andeq	ip, r1, r8, ror #17
   1c88c:	andeq	ip, r1, r0, lsr #17
   1c890:	muleq	r1, r4, r8
   1c894:	ldr	r3, [r0, #4]
   1c898:	str	r3, [r1]
   1c89c:	pop	{r4, pc}
   1c8a0:	ldr	r3, [r0, #8]
   1c8a4:	ldr	ip, [r0, #4]
   1c8a8:	ldr	r2, [r0, #12]
   1c8ac:	add	r0, r3, r3, lsl #2
   1c8b0:	rsb	lr, ip, ip, lsl #3
   1c8b4:	add	r0, r0, r0, lsl #2
   1c8b8:	rsb	ip, ip, lr, lsl #4
   1c8bc:	add	r3, r3, r0, lsl #2
   1c8c0:	add	r0, r2, r2, lsl #3
   1c8c4:	rsb	r3, r3, r3, lsl #3
   1c8c8:	rsb	r2, r2, r0, lsl #3
   1c8cc:	add	r3, r3, ip, lsl #1
   1c8d0:	ldr	r0, [pc, #196]	; 1c99c <__printf_chk@plt+0xb530>
   1c8d4:	add	r3, r3, r2
   1c8d8:	umull	r2, r3, r0, r3
   1c8dc:	lsr	r3, r3, #6
   1c8e0:	str	r3, [r1]
   1c8e4:	pop	{r4, pc}
   1c8e8:	ldr	r3, [r0, #8]
   1c8ec:	ldr	lr, [r0, #4]
   1c8f0:	ldr	ip, [r0, #12]
   1c8f4:	add	r4, r3, r3, lsl #2
   1c8f8:	ldr	r2, [r0, #16]
   1c8fc:	add	r4, r4, r4, lsl #2
   1c900:	rsb	r0, lr, lr, lsl #3
   1c904:	add	r3, r3, r4, lsl #2
   1c908:	rsb	lr, lr, r0, lsl #4
   1c90c:	add	r0, ip, ip, lsl #3
   1c910:	rsb	r3, r3, r3, lsl #3
   1c914:	rsb	ip, ip, r0, lsl #3
   1c918:	add	r3, r3, lr, lsl #1
   1c91c:	ldr	lr, [pc, #120]	; 1c99c <__printf_chk@plt+0xb530>
   1c920:	add	r3, r3, ip
   1c924:	ldr	r0, [pc, #116]	; 1c9a0 <__printf_chk@plt+0xb534>
   1c928:	umull	ip, r3, lr, r3
   1c92c:	sub	r2, r0, r2
   1c930:	sub	r3, r0, r3, lsr #6
   1c934:	mul	r3, r2, r3
   1c938:	str	r3, [r1]
   1c93c:	pop	{r4, pc}
   1c940:	ldr	r3, [r0, #8]
   1c944:	ldr	ip, [r0, #4]
   1c948:	ldr	r2, [r0, #12]
   1c94c:	add	r0, r3, r3, lsl #2
   1c950:	rsb	lr, ip, ip, lsl #3
   1c954:	add	r0, r0, r0, lsl #2
   1c958:	rsb	ip, ip, lr, lsl #4
   1c95c:	add	r3, r3, r0, lsl #2
   1c960:	add	r0, r2, r2, lsl #3
   1c964:	rsb	r3, r3, r3, lsl #3
   1c968:	rsb	r2, r2, r0, lsl #3
   1c96c:	add	r3, r3, ip, lsl #1
   1c970:	ldr	r0, [pc, #36]	; 1c99c <__printf_chk@plt+0xb530>
   1c974:	add	r3, r3, r2
   1c978:	ldr	r2, [pc, #32]	; 1c9a0 <__printf_chk@plt+0xb534>
   1c97c:	umull	r0, r3, r0, r3
   1c980:	sub	r3, r2, r3, lsr #6
   1c984:	str	r3, [r1]
   1c988:	pop	{r4, pc}
   1c98c:	ldr	r1, [pc, #16]	; 1c9a4 <__printf_chk@plt+0xb538>
   1c990:	ldr	r0, [pc, #16]	; 1c9a8 <__printf_chk@plt+0xb53c>
   1c994:	pop	{r4, lr}
   1c998:	b	1c0cc <__printf_chk@plt+0xac60>
   1c99c:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c9a0:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1c9a4:	andeq	r8, r2, r4
   1c9a8:	andeq	r0, r0, sl, ror #2
   1c9ac:	push	{r4, r5, lr}
   1c9b0:	mov	r4, r0
   1c9b4:	sub	sp, sp, #36	; 0x24
   1c9b8:	mov	r0, #30
   1c9bc:	bl	111e4 <_Znaj@plt>
   1c9c0:	ldr	r3, [r4]
   1c9c4:	mov	r5, r0
   1c9c8:	cmp	r3, #4
   1c9cc:	ldrls	pc, [pc, r3, lsl #2]
   1c9d0:	b	1ca30 <__printf_chk@plt+0xb5c4>
   1c9d4:	andeq	ip, r1, ip, ror #20
   1c9d8:	andeq	ip, r1, r8, ror #19
   1c9dc:	andeq	ip, r1, r8, lsl #21
   1c9e0:	andeq	ip, r1, r8, ror #21
   1c9e4:	andeq	ip, r1, ip, lsr sl
   1c9e8:	vldr	s8, [r4, #12]
   1c9ec:	vldr	s10, [r4, #8]
   1c9f0:	vldr	s12, [r4, #4]
   1c9f4:	vldr	d7, [pc, #276]	; 1cb10 <__printf_chk@plt+0xb6a4>
   1c9f8:	vcvt.f64.u32	d4, s8
   1c9fc:	vcvt.f64.u32	d5, s10
   1ca00:	vcvt.f64.u32	d6, s12
   1ca04:	ldr	r3, [pc, #268]	; 1cb18 <__printf_chk@plt+0xb6ac>
   1ca08:	vdiv.f64	d3, d4, d7
   1ca0c:	mov	r2, #30
   1ca10:	mov	r1, #1
   1ca14:	mov	r0, r5
   1ca18:	vdiv.f64	d4, d5, d7
   1ca1c:	vstr	d3, [sp, #16]
   1ca20:	vdiv.f64	d5, d6, d7
   1ca24:	vstr	d4, [sp, #8]
   1ca28:	vstr	d5, [sp]
   1ca2c:	bl	11418 <__sprintf_chk@plt>
   1ca30:	mov	r0, r5
   1ca34:	add	sp, sp, #36	; 0x24
   1ca38:	pop	{r4, r5, pc}
   1ca3c:	vldr	s14, [r4, #4]
   1ca40:	vldr	d5, [pc, #200]	; 1cb10 <__printf_chk@plt+0xb6a4>
   1ca44:	ldr	r3, [pc, #208]	; 1cb1c <__printf_chk@plt+0xb6b0>
   1ca48:	mov	r2, #30
   1ca4c:	vcvt.f64.u32	d7, s14
   1ca50:	mov	r1, #1
   1ca54:	vdiv.f64	d6, d7, d5
   1ca58:	vstr	d6, [sp]
   1ca5c:	bl	11418 <__sprintf_chk@plt>
   1ca60:	mov	r0, r5
   1ca64:	add	sp, sp, #36	; 0x24
   1ca68:	pop	{r4, r5, pc}
   1ca6c:	ldr	r3, [pc, #172]	; 1cb20 <__printf_chk@plt+0xb6b4>
   1ca70:	ldm	r3!, {r0, r1}
   1ca74:	str	r0, [r5]
   1ca78:	str	r1, [r5, #4]
   1ca7c:	mov	r0, r5
   1ca80:	add	sp, sp, #36	; 0x24
   1ca84:	pop	{r4, r5, pc}
   1ca88:	vldr	s6, [r4, #16]
   1ca8c:	vldr	s8, [r4, #12]
   1ca90:	vldr	s10, [r4, #8]
   1ca94:	vldr	s12, [r4, #4]
   1ca98:	vcvt.f64.u32	d3, s6
   1ca9c:	vcvt.f64.u32	d4, s8
   1caa0:	vcvt.f64.u32	d5, s10
   1caa4:	vcvt.f64.u32	d6, s12
   1caa8:	vldr	d7, [pc, #96]	; 1cb10 <__printf_chk@plt+0xb6a4>
   1caac:	ldr	r3, [pc, #112]	; 1cb24 <__printf_chk@plt+0xb6b8>
   1cab0:	mov	r2, #30
   1cab4:	mov	r1, #1
   1cab8:	vdiv.f64	d2, d3, d7
   1cabc:	vdiv.f64	d3, d4, d7
   1cac0:	vstr	d2, [sp, #24]
   1cac4:	vdiv.f64	d4, d5, d7
   1cac8:	vstr	d3, [sp, #16]
   1cacc:	vdiv.f64	d5, d6, d7
   1cad0:	vstr	d4, [sp, #8]
   1cad4:	vstr	d5, [sp]
   1cad8:	bl	11418 <__sprintf_chk@plt>
   1cadc:	mov	r0, r5
   1cae0:	add	sp, sp, #36	; 0x24
   1cae4:	pop	{r4, r5, pc}
   1cae8:	vldr	s8, [r4, #12]
   1caec:	vldr	s10, [r4, #8]
   1caf0:	vldr	s12, [r4, #4]
   1caf4:	vldr	d7, [pc, #20]	; 1cb10 <__printf_chk@plt+0xb6a4>
   1caf8:	vcvt.f64.u32	d4, s8
   1cafc:	vcvt.f64.u32	d5, s10
   1cb00:	vcvt.f64.u32	d6, s12
   1cb04:	ldr	r3, [pc, #28]	; 1cb28 <__printf_chk@plt+0xb6bc>
   1cb08:	b	1ca08 <__printf_chk@plt+0xb59c>
   1cb0c:	nop			; (mov r0, r0)
   1cb10:	andeq	r0, r0, r0
   1cb14:	rscmi	pc, pc, r0, ror #31
   1cb18:	andeq	r8, r2, r8, asr #32
   1cb1c:	andeq	r8, r2, r0, lsl #1
   1cb20:	andeq	r8, r2, r8, lsr #32
   1cb24:	andeq	r8, r2, r0, rrx
   1cb28:	andeq	r8, r2, r0, lsr r0
   1cb2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cb30:	sub	sp, sp, #28
   1cb34:	ldr	r6, [pc, #596]	; 1cd90 <__printf_chk@plt+0xb924>
   1cb38:	mov	r4, #0
   1cb3c:	add	r3, r6, #1792	; 0x700
   1cb40:	add	r2, r6, #2048	; 0x800
   1cb44:	add	r3, r3, #4
   1cb48:	add	r7, r6, #1024	; 0x400
   1cb4c:	add	r9, r6, #1280	; 0x500
   1cb50:	add	r8, r6, #1536	; 0x600
   1cb54:	add	r0, r6, #2304	; 0x900
   1cb58:	str	r3, [sp, #8]
   1cb5c:	add	r3, r2, #4
   1cb60:	add	ip, r6, #2560	; 0xa00
   1cb64:	mov	r2, r6
   1cb68:	str	r3, [sp, #12]
   1cb6c:	add	fp, r6, #260	; 0x104
   1cb70:	add	r3, r0, #4
   1cb74:	add	sl, r6, #516	; 0x204
   1cb78:	add	r7, r7, #4
   1cb7c:	add	r9, r9, #4
   1cb80:	add	r8, r8, #4
   1cb84:	add	r6, r6, #772	; 0x304
   1cb88:	mov	r5, r4
   1cb8c:	mov	r1, #1
   1cb90:	str	r3, [sp, #16]
   1cb94:	add	r3, ip, #4
   1cb98:	str	r3, [sp, #4]
   1cb9c:	str	r1, [r2], #3
   1cba0:	bics	r1, r4, #127	; 0x7f
   1cba4:	bne	1ccc8 <__printf_chk@plt+0xb85c>
   1cba8:	str	r2, [sp, #20]
   1cbac:	bl	112bc <__ctype_b_loc@plt>
   1cbb0:	lsl	r1, r4, #1
   1cbb4:	mov	r3, #1
   1cbb8:	ldr	r2, [sp, #20]
   1cbbc:	ldr	ip, [r0]
   1cbc0:	ldrh	ip, [ip, r1]
   1cbc4:	ands	ip, ip, #1024	; 0x400
   1cbc8:	strbne	r3, [fp]
   1cbcc:	strbeq	ip, [fp]
   1cbd0:	ldr	ip, [r0]
   1cbd4:	ldrh	ip, [ip, r1]
   1cbd8:	ands	ip, ip, #256	; 0x100
   1cbdc:	strbne	r3, [sl]
   1cbe0:	strbeq	ip, [sl]
   1cbe4:	ldr	ip, [r0]
   1cbe8:	ldrh	ip, [ip, r1]
   1cbec:	ands	ip, ip, #512	; 0x200
   1cbf0:	strbeq	ip, [r6]
   1cbf4:	sub	ip, r4, #48	; 0x30
   1cbf8:	strbne	r3, [r6]
   1cbfc:	cmp	ip, #9
   1cc00:	bls	1cd88 <__printf_chk@plt+0xb91c>
   1cc04:	strb	r5, [r7]
   1cc08:	ldr	ip, [r0]
   1cc0c:	ldrh	ip, [ip, r1]
   1cc10:	ands	ip, ip, #4096	; 0x1000
   1cc14:	bne	1cd5c <__printf_chk@plt+0xb8f0>
   1cc18:	ldr	lr, [sp, #8]
   1cc1c:	strb	ip, [lr, r4]
   1cc20:	ldr	ip, [r0]
   1cc24:	ldrh	ip, [ip, r1]
   1cc28:	ands	ip, ip, #8192	; 0x2000
   1cc2c:	bne	1cd74 <__printf_chk@plt+0xb908>
   1cc30:	strb	ip, [r9]
   1cc34:	ldr	ip, [r0]
   1cc38:	ldrh	ip, [ip, r1]
   1cc3c:	ands	ip, ip, #4
   1cc40:	bne	1cd3c <__printf_chk@plt+0xb8d0>
   1cc44:	ldr	lr, [sp, #12]
   1cc48:	strb	ip, [lr, r4]
   1cc4c:	ldr	ip, [r0]
   1cc50:	ldrh	ip, [ip, r1]
   1cc54:	ands	ip, ip, #8
   1cc58:	bne	1cd54 <__printf_chk@plt+0xb8e8>
   1cc5c:	strb	ip, [r8]
   1cc60:	ldr	ip, [r0]
   1cc64:	ldrh	ip, [ip, r1]
   1cc68:	ands	ip, ip, #16384	; 0x4000
   1cc6c:	bne	1cd18 <__printf_chk@plt+0xb8ac>
   1cc70:	ldr	lr, [sp, #16]
   1cc74:	strb	ip, [lr, r4]
   1cc78:	ldr	lr, [r0]
   1cc7c:	ldrsh	lr, [lr, r1]
   1cc80:	cmp	lr, #0
   1cc84:	blt	1cd7c <__printf_chk@plt+0xb910>
   1cc88:	ldr	lr, [sp, #4]
   1cc8c:	strb	ip, [lr, r4]
   1cc90:	ldr	r0, [r0]
   1cc94:	add	r4, r4, #1
   1cc98:	add	fp, fp, #1
   1cc9c:	ldrh	r1, [r0, r1]
   1cca0:	add	sl, sl, #1
   1cca4:	add	r6, r6, #1
   1cca8:	add	r7, r7, #1
   1ccac:	lsr	r1, r1, #1
   1ccb0:	and	r1, r1, #1
   1ccb4:	strb	r1, [r2, #1]!
   1ccb8:	bics	r1, r4, #127	; 0x7f
   1ccbc:	add	r9, r9, #1
   1ccc0:	add	r8, r8, #1
   1ccc4:	beq	1cba8 <__printf_chk@plt+0xb73c>
   1ccc8:	ldr	r1, [sp, #8]
   1cccc:	strb	r5, [fp], #1
   1ccd0:	strb	r5, [sl], #1
   1ccd4:	strb	r5, [r4, r1]
   1ccd8:	ldr	r1, [sp, #12]
   1ccdc:	strb	r5, [r6], #1
   1cce0:	strb	r5, [r7], #1
   1cce4:	strb	r5, [r4, r1]
   1cce8:	ldr	r1, [sp, #16]
   1ccec:	strb	r5, [r9], #1
   1ccf0:	strb	r5, [r8], #1
   1ccf4:	strb	r5, [r4, r1]
   1ccf8:	ldr	r1, [sp, #4]
   1ccfc:	strb	r5, [r2, #1]!
   1cd00:	strb	r5, [r4, r1]
   1cd04:	add	r4, r4, #1
   1cd08:	cmp	r4, #256	; 0x100
   1cd0c:	bne	1cba0 <__printf_chk@plt+0xb734>
   1cd10:	add	sp, sp, #28
   1cd14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd18:	ldr	ip, [sp, #16]
   1cd1c:	strb	r3, [ip, r4]
   1cd20:	ldr	ip, [r0]
   1cd24:	ldrsh	ip, [ip, r1]
   1cd28:	cmp	ip, #0
   1cd2c:	blt	1cd7c <__printf_chk@plt+0xb910>
   1cd30:	ldr	ip, [sp, #4]
   1cd34:	strb	r5, [ip, r4]
   1cd38:	b	1cc90 <__printf_chk@plt+0xb824>
   1cd3c:	ldr	ip, [sp, #12]
   1cd40:	strb	r3, [ip, r4]
   1cd44:	ldr	ip, [r0]
   1cd48:	ldrh	ip, [ip, r1]
   1cd4c:	ands	ip, ip, #8
   1cd50:	beq	1cc5c <__printf_chk@plt+0xb7f0>
   1cd54:	strb	r3, [r8]
   1cd58:	b	1cc60 <__printf_chk@plt+0xb7f4>
   1cd5c:	ldr	ip, [sp, #8]
   1cd60:	strb	r3, [ip, r4]
   1cd64:	ldr	ip, [r0]
   1cd68:	ldrh	ip, [ip, r1]
   1cd6c:	ands	ip, ip, #8192	; 0x2000
   1cd70:	beq	1cc30 <__printf_chk@plt+0xb7c4>
   1cd74:	strb	r3, [r9]
   1cd78:	b	1cc34 <__printf_chk@plt+0xb7c8>
   1cd7c:	ldr	ip, [sp, #4]
   1cd80:	strb	r3, [ip, r4]
   1cd84:	b	1cc90 <__printf_chk@plt+0xb824>
   1cd88:	strb	r3, [r7]
   1cd8c:	b	1cc08 <__printf_chk@plt+0xb79c>
   1cd90:			; <UNDEFINED> instruction: 0x0003f1bc
   1cd94:	sub	r3, r0, #1
   1cd98:	add	r2, r0, #255	; 0xff
   1cd9c:	mov	r1, #0
   1cda0:	strb	r1, [r3, #1]!
   1cda4:	cmp	r3, r2
   1cda8:	bne	1cda0 <__printf_chk@plt+0xb934>
   1cdac:	bx	lr
   1cdb0:	sub	r3, r0, #1
   1cdb4:	add	r1, r0, #255	; 0xff
   1cdb8:	mov	r2, #0
   1cdbc:	strb	r2, [r3, #1]!
   1cdc0:	cmp	r3, r1
   1cdc4:	bne	1cdbc <__printf_chk@plt+0xb950>
   1cdc8:	bx	lr
   1cdcc:	sub	r3, r0, #1
   1cdd0:	add	ip, r0, #255	; 0xff
   1cdd4:	mov	r2, #0
   1cdd8:	strb	r2, [r3, #1]!
   1cddc:	cmp	r3, ip
   1cde0:	bne	1cdd8 <__printf_chk@plt+0xb96c>
   1cde4:	ldrb	r3, [r1]
   1cde8:	cmp	r3, #0
   1cdec:	bxeq	lr
   1cdf0:	mov	r2, #1
   1cdf4:	strb	r2, [r0, r3]
   1cdf8:	ldrb	r3, [r1, #1]!
   1cdfc:	cmp	r3, #0
   1ce00:	bne	1cdf4 <__printf_chk@plt+0xb988>
   1ce04:	bx	lr
   1ce08:	sub	r3, r0, #1
   1ce0c:	add	ip, r0, #255	; 0xff
   1ce10:	mov	r2, #0
   1ce14:	strb	r2, [r3, #1]!
   1ce18:	cmp	r3, ip
   1ce1c:	bne	1ce14 <__printf_chk@plt+0xb9a8>
   1ce20:	ldrb	r3, [r1]
   1ce24:	cmp	r3, #0
   1ce28:	bxeq	lr
   1ce2c:	mov	r2, #1
   1ce30:	strb	r2, [r0, r3]
   1ce34:	ldrb	r3, [r1, #1]!
   1ce38:	cmp	r3, #0
   1ce3c:	bne	1ce30 <__printf_chk@plt+0xb9c4>
   1ce40:	bx	lr
   1ce44:	bx	lr
   1ce48:	push	{lr}		; (str lr, [sp, #-4]!)
   1ce4c:	sub	r1, r1, #1
   1ce50:	mov	r3, r0
   1ce54:	add	ip, r0, #256	; 0x100
   1ce58:	mov	lr, #1
   1ce5c:	ldrb	r2, [r1, #1]!
   1ce60:	add	r3, r3, #1
   1ce64:	cmp	r2, #0
   1ce68:	strbne	lr, [r3, #-1]
   1ce6c:	cmp	r3, ip
   1ce70:	bne	1ce5c <__printf_chk@plt+0xb9f0>
   1ce74:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce78:	ldr	r3, [pc, #28]	; 1ce9c <__printf_chk@plt+0xba30>
   1ce7c:	push	{r4, lr}
   1ce80:	mov	r4, r0
   1ce84:	ldr	r3, [r3]
   1ce88:	cmp	r3, #0
   1ce8c:	bne	1ce94 <__printf_chk@plt+0xba28>
   1ce90:	bl	1cb2c <__printf_chk@plt+0xb6c0>
   1ce94:	mov	r0, r4
   1ce98:	pop	{r4, pc}
   1ce9c:			; <UNDEFINED> instruction: 0x0003f1bc
   1cea0:	push	{r4, r5, r6, r7, lr}
   1cea4:	sub	sp, sp, #36	; 0x24
   1cea8:	ldr	r4, [pc, #276]	; 1cfc4 <__printf_chk@plt+0xbb58>
   1ceac:	ldr	r0, [pc, #276]	; 1cfc8 <__printf_chk@plt+0xbb5c>
   1ceb0:	ldr	r3, [r4]
   1ceb4:	str	r3, [sp, #28]
   1ceb8:	bl	11430 <getenv@plt>
   1cebc:	subs	r6, r0, #0
   1cec0:	beq	1cf30 <__printf_chk@plt+0xbac4>
   1cec4:	bl	113b8 <__errno_location@plt>
   1cec8:	mov	r3, #0
   1cecc:	mov	r2, #10
   1ced0:	add	r1, sp, #4
   1ced4:	mov	r7, r0
   1ced8:	str	r3, [r0]
   1cedc:	mov	r0, r6
   1cee0:	bl	11160 <strtol@plt>
   1cee4:	mov	r5, r0
   1cee8:	ldr	r0, [r7]
   1ceec:	cmp	r0, #34	; 0x22
   1cef0:	beq	1cf3c <__printf_chk@plt+0xbad0>
   1cef4:	cmp	r0, #0
   1cef8:	bne	1cf48 <__printf_chk@plt+0xbadc>
   1cefc:	ldr	r1, [sp, #4]
   1cf00:	cmp	r1, r6
   1cf04:	beq	1cf98 <__printf_chk@plt+0xbb2c>
   1cf08:	ldrb	r3, [r1]
   1cf0c:	cmp	r3, #0
   1cf10:	bne	1cf78 <__printf_chk@plt+0xbb0c>
   1cf14:	ldr	r2, [sp, #28]
   1cf18:	ldr	r3, [r4]
   1cf1c:	mov	r0, r5
   1cf20:	cmp	r2, r3
   1cf24:	bne	1cfc0 <__printf_chk@plt+0xbb54>
   1cf28:	add	sp, sp, #36	; 0x24
   1cf2c:	pop	{r4, r5, r6, r7, pc}
   1cf30:	bl	113ac <time@plt>
   1cf34:	mov	r5, r0
   1cf38:	b	1cf14 <__printf_chk@plt+0xbaa8>
   1cf3c:	sub	r3, r5, #-2147483647	; 0x80000001
   1cf40:	cmn	r3, #3
   1cf44:	bhi	1cf50 <__printf_chk@plt+0xbae4>
   1cf48:	cmp	r5, #0
   1cf4c:	bne	1cefc <__printf_chk@plt+0xba90>
   1cf50:	bl	111b4 <strerror@plt>
   1cf54:	mov	r1, r0
   1cf58:	add	r0, sp, #8
   1cf5c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1cf60:	ldr	r3, [pc, #100]	; 1cfcc <__printf_chk@plt+0xbb60>
   1cf64:	add	r1, sp, #8
   1cf68:	mov	r2, r3
   1cf6c:	ldr	r0, [pc, #92]	; 1cfd0 <__printf_chk@plt+0xbb64>
   1cf70:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1cf74:	b	1cefc <__printf_chk@plt+0xba90>
   1cf78:	add	r0, sp, #8
   1cf7c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1cf80:	ldr	r3, [pc, #68]	; 1cfcc <__printf_chk@plt+0xbb60>
   1cf84:	add	r1, sp, #8
   1cf88:	mov	r2, r3
   1cf8c:	ldr	r0, [pc, #64]	; 1cfd4 <__printf_chk@plt+0xbb68>
   1cf90:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1cf94:	b	1cf14 <__printf_chk@plt+0xbaa8>
   1cf98:	mov	r1, r6
   1cf9c:	add	r0, sp, #8
   1cfa0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1cfa4:	ldr	r3, [pc, #32]	; 1cfcc <__printf_chk@plt+0xbb60>
   1cfa8:	add	r1, sp, #8
   1cfac:	mov	r2, r3
   1cfb0:	ldr	r0, [pc, #32]	; 1cfd8 <__printf_chk@plt+0xbb6c>
   1cfb4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   1cfb8:	ldr	r1, [sp, #4]
   1cfbc:	b	1cf08 <__printf_chk@plt+0xba9c>
   1cfc0:	bl	11250 <__stack_chk_fail@plt>
   1cfc4:	andeq	fp, r3, r0, ror #26
   1cfc8:	andeq	r8, r2, ip, lsl #1
   1cfcc:	andeq	pc, r3, r0, asr #25
   1cfd0:	andeq	r8, r2, r0, lsr #1
   1cfd4:	andeq	r8, r2, r8, ror #1
   1cfd8:	andeq	r8, r2, r0, asr #1
   1cfdc:	ldr	r3, [pc, #20]	; 1cff8 <__printf_chk@plt+0xbb8c>
   1cfe0:	cmp	r1, #0
   1cfe4:	moveq	r1, r3
   1cfe8:	mov	r3, #1
   1cfec:	str	r1, [r0, #8]
   1cff0:	str	r3, [r0]
   1cff4:	bx	lr
   1cff8:	andeq	r8, r2, r4, lsl r1
   1cffc:	mov	r2, #0
   1d000:	str	r2, [r0]
   1d004:	bx	lr
   1d008:	mov	r2, #3
   1d00c:	str	r1, [r0, #8]
   1d010:	str	r2, [r0]
   1d014:	bx	lr
   1d018:	mov	r2, #4
   1d01c:	str	r1, [r0, #8]
   1d020:	str	r2, [r0]
   1d024:	bx	lr
   1d028:	mov	r2, #2
   1d02c:	strb	r1, [r0, #8]
   1d030:	str	r2, [r0]
   1d034:	bx	lr
   1d038:	mov	r2, #5
   1d03c:	vstr	d0, [r0, #8]
   1d040:	str	r2, [r0]
   1d044:	bx	lr
   1d048:	ldr	r0, [r0]
   1d04c:	clz	r0, r0
   1d050:	lsr	r0, r0, #5
   1d054:	bx	lr
   1d058:	ldr	r3, [r0]
   1d05c:	push	{r4, lr}
   1d060:	sub	r3, r3, #1
   1d064:	cmp	r3, #4
   1d068:	ldrls	pc, [pc, r3, lsl #2]
   1d06c:	b	1d0f4 <__printf_chk@plt+0xbc88>
   1d070:	strheq	sp, [r1], -r4
   1d074:	andeq	sp, r1, r8, asr #1
   1d078:	ldrdeq	sp, [r1], -ip
   1d07c:	andeq	sp, r1, r4, lsl #1
   1d080:	muleq	r1, ip, r0
   1d084:	ldr	r0, [r0, #8]
   1d088:	bl	21e50 <__printf_chk@plt+0x109e4>
   1d08c:	ldr	r3, [pc, #100]	; 1d0f8 <__printf_chk@plt+0xbc8c>
   1d090:	pop	{r4, lr}
   1d094:	ldr	r1, [r3]
   1d098:	b	11424 <fputs@plt>
   1d09c:	ldr	ip, [pc, #84]	; 1d0f8 <__printf_chk@plt+0xbc8c>
   1d0a0:	ldrd	r2, [r0, #8]
   1d0a4:	ldr	r1, [pc, #80]	; 1d0fc <__printf_chk@plt+0xbc90>
   1d0a8:	ldr	r0, [ip]
   1d0ac:	pop	{r4, lr}
   1d0b0:	b	24864 <_ZdlPv@@Base+0x1e18>
   1d0b4:	ldr	r3, [pc, #60]	; 1d0f8 <__printf_chk@plt+0xbc8c>
   1d0b8:	ldr	r0, [r0, #8]
   1d0bc:	pop	{r4, lr}
   1d0c0:	ldr	r1, [r3]
   1d0c4:	b	11424 <fputs@plt>
   1d0c8:	ldr	r3, [pc, #40]	; 1d0f8 <__printf_chk@plt+0xbc8c>
   1d0cc:	ldrb	r0, [r0, #8]
   1d0d0:	pop	{r4, lr}
   1d0d4:	ldr	r1, [r3]
   1d0d8:	b	11268 <putc@plt>
   1d0dc:	ldr	r0, [r0, #8]
   1d0e0:	bl	21dc4 <__printf_chk@plt+0x10958>
   1d0e4:	ldr	r3, [pc, #12]	; 1d0f8 <__printf_chk@plt+0xbc8c>
   1d0e8:	pop	{r4, lr}
   1d0ec:	ldr	r1, [r3]
   1d0f0:	b	11424 <fputs@plt>
   1d0f4:	pop	{r4, pc}
   1d0f8:	andeq	sp, r3, r0
   1d0fc:	andeq	r8, r2, ip, lsl r1
   1d100:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d104:	subs	r4, r0, #0
   1d108:	mov	r6, r1
   1d10c:	mov	r7, r2
   1d110:	mov	r8, r3
   1d114:	beq	1d200 <__printf_chk@plt+0xbd94>
   1d118:	ldr	r5, [pc, #288]	; 1d240 <__printf_chk@plt+0xbdd4>
   1d11c:	ldr	r9, [pc, #288]	; 1d244 <__printf_chk@plt+0xbdd8>
   1d120:	ldrb	r0, [r4]
   1d124:	cmp	r0, #0
   1d128:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d12c:	cmp	r0, #37	; 0x25
   1d130:	bne	1d1f0 <__printf_chk@plt+0xbd84>
   1d134:	ldrb	r3, [r4, #1]
   1d138:	add	r4, r4, #2
   1d13c:	sub	r3, r3, #37	; 0x25
   1d140:	cmp	r3, #14
   1d144:	ldrls	pc, [pc, r3, lsl #2]
   1d148:	b	1d1e0 <__printf_chk@plt+0xbd74>
   1d14c:	ldrdeq	sp, [r1], -r0
   1d150:	andeq	sp, r1, r0, ror #3
   1d154:	andeq	sp, r1, r0, ror #3
   1d158:	andeq	sp, r1, r0, ror #3
   1d15c:	andeq	sp, r1, r0, ror #3
   1d160:	andeq	sp, r1, r0, ror #3
   1d164:	andeq	sp, r1, r0, ror #3
   1d168:	andeq	sp, r1, r0, ror #3
   1d16c:	andeq	sp, r1, r0, ror #3
   1d170:	andeq	sp, r1, r0, ror #3
   1d174:	andeq	sp, r1, r0, ror #3
   1d178:	andeq	sp, r1, r0, ror #3
   1d17c:			; <UNDEFINED> instruction: 0x0001d1b8
   1d180:	andeq	sp, r1, r0, lsr #3
   1d184:	andeq	sp, r1, r8, lsl #3
   1d188:	ldr	r3, [r8]
   1d18c:	cmp	r3, #0
   1d190:	beq	1d230 <__printf_chk@plt+0xbdc4>
   1d194:	mov	r0, r8
   1d198:	bl	1d058 <__printf_chk@plt+0xbbec>
   1d19c:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d1a0:	ldr	r3, [r7]
   1d1a4:	cmp	r3, #0
   1d1a8:	beq	1d220 <__printf_chk@plt+0xbdb4>
   1d1ac:	mov	r0, r7
   1d1b0:	bl	1d058 <__printf_chk@plt+0xbbec>
   1d1b4:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d1b8:	ldr	r3, [r6]
   1d1bc:	cmp	r3, #0
   1d1c0:	beq	1d210 <__printf_chk@plt+0xbda4>
   1d1c4:	mov	r0, r6
   1d1c8:	bl	1d058 <__printf_chk@plt+0xbbec>
   1d1cc:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d1d0:	ldr	r1, [r5]
   1d1d4:	mov	r0, #37	; 0x25
   1d1d8:	bl	11304 <fputc@plt>
   1d1dc:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d1e0:	mov	r1, r9
   1d1e4:	mov	r0, #120	; 0x78
   1d1e8:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d1ec:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d1f0:	ldr	r1, [r5]
   1d1f4:	add	r4, r4, #1
   1d1f8:	bl	11268 <putc@plt>
   1d1fc:	b	1d120 <__printf_chk@plt+0xbcb4>
   1d200:	ldr	r1, [pc, #60]	; 1d244 <__printf_chk@plt+0xbdd8>
   1d204:	mov	r0, #98	; 0x62
   1d208:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d20c:	b	1d118 <__printf_chk@plt+0xbcac>
   1d210:	mov	r1, r9
   1d214:	mov	r0, #108	; 0x6c
   1d218:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d21c:	b	1d1c4 <__printf_chk@plt+0xbd58>
   1d220:	mov	r1, r9
   1d224:	mov	r0, #112	; 0x70
   1d228:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d22c:	b	1d1ac <__printf_chk@plt+0xbd40>
   1d230:	mov	r1, r9
   1d234:	mov	r0, #116	; 0x74
   1d238:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d23c:	b	1d194 <__printf_chk@plt+0xbd28>
   1d240:	andeq	sp, r3, r0
   1d244:	andeq	r8, r2, r0, lsr #2
   1d248:	ldr	ip, [pc, #340]	; 1d3a4 <__printf_chk@plt+0xbf38>
   1d24c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d250:	sub	sp, sp, #20
   1d254:	mvn	r5, r2
   1d258:	mov	r8, r2
   1d25c:	ldr	r2, [ip]
   1d260:	cmp	r0, #0
   1d264:	mov	r6, r3
   1d268:	add	r9, sp, #60	; 0x3c
   1d26c:	ldr	r3, [sp, #56]	; 0x38
   1d270:	lsr	r5, r5, #31
   1d274:	moveq	r5, #0
   1d278:	cmp	r2, #0
   1d27c:	ldr	r4, [pc, #292]	; 1d3a8 <__printf_chk@plt+0xbf3c>
   1d280:	str	r1, [sp, #12]
   1d284:	mov	r7, r0
   1d288:	str	r3, [sp, #8]
   1d28c:	ldm	r9, {r9, sl, fp}
   1d290:	beq	1d31c <__printf_chk@plt+0xbeb0>
   1d294:	ldr	r1, [pc, #272]	; 1d3ac <__printf_chk@plt+0xbf40>
   1d298:	ldr	r0, [r4]
   1d29c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1d2a0:	cmp	r5, #0
   1d2a4:	bne	1d324 <__printf_chk@plt+0xbeb8>
   1d2a8:	ldr	r1, [r4]
   1d2ac:	mov	r0, #32
   1d2b0:	bl	11304 <fputc@plt>
   1d2b4:	cmp	r6, #0
   1d2b8:	beq	1d368 <__printf_chk@plt+0xbefc>
   1d2bc:	cmp	r6, #2
   1d2c0:	bne	1d2e4 <__printf_chk@plt+0xbe78>
   1d2c4:	ldr	r3, [r4]
   1d2c8:	mov	r2, #12
   1d2cc:	mov	r1, #1
   1d2d0:	ldr	r0, [pc, #216]	; 1d3b0 <__printf_chk@plt+0xbf44>
   1d2d4:	bl	1131c <fwrite@plt>
   1d2d8:	ldr	r1, [r4]
   1d2dc:	mov	r0, #32
   1d2e0:	bl	11304 <fputc@plt>
   1d2e4:	mov	r3, fp
   1d2e8:	mov	r2, sl
   1d2ec:	mov	r1, r9
   1d2f0:	ldr	r0, [sp, #8]
   1d2f4:	bl	1d100 <__printf_chk@plt+0xbc94>
   1d2f8:	ldr	r1, [r4]
   1d2fc:	mov	r0, #10
   1d300:	bl	11304 <fputc@plt>
   1d304:	ldr	r0, [r4]
   1d308:	bl	113f4 <fflush@plt>
   1d30c:	cmp	r6, #2
   1d310:	beq	1d380 <__printf_chk@plt+0xbf14>
   1d314:	add	sp, sp, #20
   1d318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d31c:	cmp	r5, #0
   1d320:	beq	1d2b4 <__printf_chk@plt+0xbe48>
   1d324:	ldr	r1, [pc, #136]	; 1d3b4 <__printf_chk@plt+0xbf48>
   1d328:	mov	r0, r7
   1d32c:	bl	113a0 <strcmp@plt>
   1d330:	ldr	r3, [pc, #128]	; 1d3b8 <__printf_chk@plt+0xbf4c>
   1d334:	ldr	r1, [r4]
   1d338:	cmp	r0, #0
   1d33c:	moveq	r7, r3
   1d340:	ldr	r3, [sp, #12]
   1d344:	cmp	r3, #0
   1d348:	beq	1d38c <__printf_chk@plt+0xbf20>
   1d34c:	str	r8, [sp]
   1d350:	ldr	r3, [sp, #12]
   1d354:	mov	r2, r7
   1d358:	mov	r0, r1
   1d35c:	ldr	r1, [pc, #88]	; 1d3bc <__printf_chk@plt+0xbf50>
   1d360:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1d364:	b	1d2a8 <__printf_chk@plt+0xbe3c>
   1d368:	ldr	r3, [r4]
   1d36c:	mov	r2, #8
   1d370:	mov	r1, #1
   1d374:	ldr	r0, [pc, #68]	; 1d3c0 <__printf_chk@plt+0xbf54>
   1d378:	bl	1131c <fwrite@plt>
   1d37c:	b	1d2d8 <__printf_chk@plt+0xbe6c>
   1d380:	add	sp, sp, #20
   1d384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d388:	b	1d534 <__printf_chk@plt+0xc0c8>
   1d38c:	mov	r3, r8
   1d390:	mov	r2, r7
   1d394:	mov	r0, r1
   1d398:	ldr	r1, [pc, #36]	; 1d3c4 <__printf_chk@plt+0xbf58>
   1d39c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   1d3a0:	b	1d2a8 <__printf_chk@plt+0xbe3c>
   1d3a4:	andeq	r0, r4, r4, lsr #19
   1d3a8:	andeq	sp, r3, r0
   1d3ac:	andeq	r8, r2, r4, asr #2
   1d3b0:	andeq	r8, r2, ip, asr r1
   1d3b4:	andeq	r7, r2, r8, ror #4
   1d3b8:	ldrdeq	r7, [r2], -ip
   1d3bc:	andeq	r8, r2, r8, asr #2
   1d3c0:	andeq	r8, r2, ip, ror #2
   1d3c4:	andeq	r8, r2, r4, asr r1
   1d3c8:	push	{r4, lr}
   1d3cc:	sub	sp, sp, #16
   1d3d0:	ldr	lr, [pc, #40]	; 1d400 <__printf_chk@plt+0xbf94>
   1d3d4:	ldr	ip, [pc, #40]	; 1d404 <__printf_chk@plt+0xbf98>
   1d3d8:	ldr	r4, [pc, #40]	; 1d408 <__printf_chk@plt+0xbf9c>
   1d3dc:	strd	r2, [sp, #8]
   1d3e0:	strd	r0, [sp]
   1d3e4:	ldr	r2, [r4]
   1d3e8:	ldr	r1, [lr]
   1d3ec:	ldr	r0, [ip]
   1d3f0:	mov	r3, #1
   1d3f4:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d3f8:	add	sp, sp, #16
   1d3fc:	pop	{r4, pc}
   1d400:	andeq	pc, r3, ip, lsl #3
   1d404:	andeq	pc, r3, r8, lsl #3
   1d408:	andeq	pc, r3, r0, lsl #3
   1d40c:	push	{r4, lr}
   1d410:	sub	sp, sp, #16
   1d414:	ldr	lr, [pc, #40]	; 1d444 <__printf_chk@plt+0xbfd8>
   1d418:	ldr	ip, [pc, #40]	; 1d448 <__printf_chk@plt+0xbfdc>
   1d41c:	ldr	r4, [pc, #40]	; 1d44c <__printf_chk@plt+0xbfe0>
   1d420:	strd	r2, [sp, #8]
   1d424:	strd	r0, [sp]
   1d428:	ldr	r2, [r4]
   1d42c:	ldr	r1, [lr]
   1d430:	ldr	r0, [ip]
   1d434:	mov	r3, #0
   1d438:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d43c:	add	sp, sp, #16
   1d440:	pop	{r4, pc}
   1d444:	andeq	pc, r3, ip, lsl #3
   1d448:	andeq	pc, r3, r8, lsl #3
   1d44c:	andeq	pc, r3, r0, lsl #3
   1d450:	push	{r4, lr}
   1d454:	sub	sp, sp, #16
   1d458:	ldr	lr, [pc, #40]	; 1d488 <__printf_chk@plt+0xc01c>
   1d45c:	ldr	ip, [pc, #40]	; 1d48c <__printf_chk@plt+0xc020>
   1d460:	ldr	r4, [pc, #40]	; 1d490 <__printf_chk@plt+0xc024>
   1d464:	strd	r2, [sp, #8]
   1d468:	strd	r0, [sp]
   1d46c:	ldr	r2, [r4]
   1d470:	ldr	r1, [lr]
   1d474:	ldr	r0, [ip]
   1d478:	mov	r3, #2
   1d47c:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d480:	add	sp, sp, #16
   1d484:	pop	{r4, pc}
   1d488:	andeq	pc, r3, ip, lsl #3
   1d48c:	andeq	pc, r3, r8, lsl #3
   1d490:	andeq	pc, r3, r0, lsl #3
   1d494:	push	{lr}		; (str lr, [sp, #-4]!)
   1d498:	sub	sp, sp, #20
   1d49c:	ldr	lr, [sp, #24]
   1d4a0:	ldr	ip, [sp, #28]
   1d4a4:	strd	r2, [sp]
   1d4a8:	str	lr, [sp, #8]
   1d4ac:	mov	r2, r1
   1d4b0:	str	ip, [sp, #12]
   1d4b4:	mov	r3, #1
   1d4b8:	mov	r1, #0
   1d4bc:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d4c0:	add	sp, sp, #20
   1d4c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d4c8:	push	{lr}		; (str lr, [sp, #-4]!)
   1d4cc:	sub	sp, sp, #20
   1d4d0:	ldr	lr, [sp, #24]
   1d4d4:	ldr	ip, [sp, #28]
   1d4d8:	str	r3, [sp, #4]
   1d4dc:	mov	r3, #0
   1d4e0:	str	r2, [sp]
   1d4e4:	str	lr, [sp, #8]
   1d4e8:	mov	r2, r1
   1d4ec:	str	ip, [sp, #12]
   1d4f0:	mov	r1, r3
   1d4f4:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d4f8:	add	sp, sp, #20
   1d4fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d500:	push	{lr}		; (str lr, [sp, #-4]!)
   1d504:	sub	sp, sp, #20
   1d508:	ldr	lr, [sp, #24]
   1d50c:	ldr	ip, [sp, #28]
   1d510:	strd	r2, [sp]
   1d514:	str	lr, [sp, #8]
   1d518:	mov	r2, r1
   1d51c:	str	ip, [sp, #12]
   1d520:	mov	r3, #2
   1d524:	mov	r1, #0
   1d528:	bl	1d248 <__printf_chk@plt+0xbddc>
   1d52c:	add	sp, sp, #20
   1d530:	pop	{pc}		; (ldr pc, [sp], #4)
   1d534:	push	{r4, lr}
   1d538:	mov	r0, #3
   1d53c:	bl	111a8 <exit@plt>
   1d540:	bx	lr
   1d544:	ldr	r1, [r0, #56]	; 0x38
   1d548:	ldr	r3, [pc, #268]	; 1d65c <__printf_chk@plt+0xc1f0>
   1d54c:	cmp	r1, #0
   1d550:	push	{r4, r5, r6, r7, r8, lr}
   1d554:	mov	r6, r0
   1d558:	str	r3, [r0]
   1d55c:	ldr	r2, [r0, #52]	; 0x34
   1d560:	ble	1d594 <__printf_chk@plt+0xc128>
   1d564:	mov	r4, #0
   1d568:	add	r3, r4, r4, lsl #3
   1d56c:	add	r4, r4, #1
   1d570:	add	r3, r2, r3, lsl #2
   1d574:	ldr	r3, [r3, #32]
   1d578:	subs	r0, r3, #0
   1d57c:	beq	1d58c <__printf_chk@plt+0xc120>
   1d580:	bl	112a4 <_ZdaPv@plt>
   1d584:	ldr	r2, [r6, #52]	; 0x34
   1d588:	ldr	r1, [r6, #56]	; 0x38
   1d58c:	cmp	r1, r4
   1d590:	bgt	1d568 <__printf_chk@plt+0xc0fc>
   1d594:	cmp	r2, #0
   1d598:	beq	1d5a4 <__printf_chk@plt+0xc138>
   1d59c:	mov	r0, r2
   1d5a0:	bl	112a4 <_ZdaPv@plt>
   1d5a4:	ldr	r0, [r6, #44]	; 0x2c
   1d5a8:	cmp	r0, #0
   1d5ac:	beq	1d5b4 <__printf_chk@plt+0xc148>
   1d5b0:	bl	112a4 <_ZdaPv@plt>
   1d5b4:	ldr	r3, [r6, #8]
   1d5b8:	cmp	r3, #0
   1d5bc:	beq	1d604 <__printf_chk@plt+0xc198>
   1d5c0:	ldr	r7, [pc, #152]	; 1d660 <__printf_chk@plt+0xc1f4>
   1d5c4:	mov	r5, #0
   1d5c8:	ldr	r0, [r3, r5]
   1d5cc:	cmp	r0, #0
   1d5d0:	beq	1d5e8 <__printf_chk@plt+0xc17c>
   1d5d4:	ldr	r4, [r0, #12]
   1d5d8:	bl	22a4c <_ZdlPv@@Base>
   1d5dc:	subs	r0, r4, #0
   1d5e0:	bne	1d5d4 <__printf_chk@plt+0xc168>
   1d5e4:	ldr	r3, [r6, #8]
   1d5e8:	add	r5, r5, #4
   1d5ec:	cmp	r5, r7
   1d5f0:	bne	1d5c8 <__printf_chk@plt+0xc15c>
   1d5f4:	cmp	r3, #0
   1d5f8:	beq	1d604 <__printf_chk@plt+0xc198>
   1d5fc:	mov	r0, r3
   1d600:	bl	112a4 <_ZdaPv@plt>
   1d604:	ldr	r0, [r6, #20]
   1d608:	cmp	r0, #0
   1d60c:	beq	1d614 <__printf_chk@plt+0xc1a8>
   1d610:	bl	112a4 <_ZdaPv@plt>
   1d614:	ldr	r0, [r6, #24]
   1d618:	cmp	r0, #0
   1d61c:	beq	1d648 <__printf_chk@plt+0xc1dc>
   1d620:	bl	112a4 <_ZdaPv@plt>
   1d624:	b	1d648 <__printf_chk@plt+0xc1dc>
   1d628:	ldr	r3, [r4, #8]
   1d62c:	ldr	r2, [r4]
   1d630:	subs	r0, r3, #0
   1d634:	str	r2, [r6, #64]	; 0x40
   1d638:	beq	1d640 <__printf_chk@plt+0xc1d4>
   1d63c:	bl	112a4 <_ZdaPv@plt>
   1d640:	mov	r0, r4
   1d644:	bl	22a4c <_ZdlPv@@Base>
   1d648:	ldr	r4, [r6, #64]	; 0x40
   1d64c:	cmp	r4, #0
   1d650:	bne	1d628 <__printf_chk@plt+0xc1bc>
   1d654:	mov	r0, r6
   1d658:	pop	{r4, r5, r6, r7, r8, pc}
   1d65c:	andeq	r8, r2, r0, lsl #3
   1d660:	ldrdeq	r0, [r0], -ip
   1d664:	push	{r4, lr}
   1d668:	mov	r4, r0
   1d66c:	bl	1d544 <__printf_chk@plt+0xc0d8>
   1d670:	mov	r0, r4
   1d674:	bl	22a4c <_ZdlPv@@Base>
   1d678:	mov	r0, r4
   1d67c:	pop	{r4, pc}
   1d680:	cmp	r1, #0
   1d684:	cmpge	r2, #0
   1d688:	push	{r4, r5, r6, r7, r8, lr}
   1d68c:	mov	r4, r1
   1d690:	mov	r5, r0
   1d694:	mov	r7, r2
   1d698:	ble	1d710 <__printf_chk@plt+0xc2a4>
   1d69c:	cmp	r4, #0
   1d6a0:	beq	1d708 <__printf_chk@plt+0xc29c>
   1d6a4:	add	r6, r7, r7, lsr #31
   1d6a8:	cmp	r5, #0
   1d6ac:	asr	r6, r6, #1
   1d6b0:	blt	1d6dc <__printf_chk@plt+0xc270>
   1d6b4:	mvn	r0, #-2147483648	; 0x80000000
   1d6b8:	sub	r0, r0, r6
   1d6bc:	mov	r1, r4
   1d6c0:	bl	112f8 <__aeabi_idiv@plt>
   1d6c4:	cmp	r0, r5
   1d6c8:	blt	1d720 <__printf_chk@plt+0xc2b4>
   1d6cc:	mov	r1, r7
   1d6d0:	mla	r0, r5, r4, r6
   1d6d4:	bl	112f8 <__aeabi_idiv@plt>
   1d6d8:	pop	{r4, r5, r6, r7, r8, pc}
   1d6dc:	mov	r1, r4
   1d6e0:	rsb	r0, r6, #-2147483648	; 0x80000000
   1d6e4:	bl	112e0 <__aeabi_uidiv@plt>
   1d6e8:	rsb	r3, r5, #0
   1d6ec:	cmp	r3, r0
   1d6f0:	bhi	1d754 <__printf_chk@plt+0xc2e8>
   1d6f4:	mul	r0, r5, r4
   1d6f8:	mov	r1, r7
   1d6fc:	sub	r0, r0, r6
   1d700:	bl	112f8 <__aeabi_idiv@plt>
   1d704:	pop	{r4, r5, r6, r7, r8, pc}
   1d708:	mov	r0, r4
   1d70c:	pop	{r4, r5, r6, r7, r8, pc}
   1d710:	ldr	r1, [pc, #120]	; 1d790 <__printf_chk@plt+0xc324>
   1d714:	mov	r0, #234	; 0xea
   1d718:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d71c:	b	1d69c <__printf_chk@plt+0xc230>
   1d720:	vmov	s15, r5
   1d724:	vldr	d3, [pc, #92]	; 1d788 <__printf_chk@plt+0xc31c>
   1d728:	vcvt.f64.s32	d5, s15
   1d72c:	vmov	s15, r4
   1d730:	vcvt.f64.s32	d6, s15
   1d734:	vmov	s15, r7
   1d738:	vcvt.f64.s32	d4, s15
   1d73c:	vmul.f64	d6, d5, d6
   1d740:	vdiv.f64	d7, d6, d4
   1d744:	vadd.f64	d7, d7, d3
   1d748:	vcvt.s32.f64	s15, d7
   1d74c:	vmov	r0, s15
   1d750:	pop	{r4, r5, r6, r7, r8, pc}
   1d754:	vmov	s15, r5
   1d758:	vldr	d3, [pc, #40]	; 1d788 <__printf_chk@plt+0xc31c>
   1d75c:	vcvt.f64.s32	d5, s15
   1d760:	vmov	s15, r4
   1d764:	vcvt.f64.s32	d6, s15
   1d768:	vmov	s15, r7
   1d76c:	vcvt.f64.s32	d4, s15
   1d770:	vmul.f64	d6, d5, d6
   1d774:	vdiv.f64	d7, d6, d4
   1d778:	vsub.f64	d7, d7, d3
   1d77c:	vcvt.s32.f64	s15, d7
   1d780:	vmov	r0, s15
   1d784:	pop	{r4, r5, r6, r7, r8, pc}
   1d788:	andeq	r0, r0, r0
   1d78c:	svccc	0x00e00000
   1d790:	andeq	r8, r2, ip, ror #3
   1d794:	cmp	r2, #0
   1d798:	cmpgt	r3, #0
   1d79c:	push	{r4, r5, lr}
   1d7a0:	mov	r4, r1
   1d7a4:	movgt	r1, #1
   1d7a8:	movle	r1, #0
   1d7ac:	sub	sp, sp, #12
   1d7b0:	cmp	r4, #0
   1d7b4:	movlt	r1, #0
   1d7b8:	andge	r1, r1, #1
   1d7bc:	cmp	r1, #0
   1d7c0:	mov	r5, r0
   1d7c4:	strd	r2, [sp]
   1d7c8:	bne	1d7d8 <__printf_chk@plt+0xc36c>
   1d7cc:	ldr	r1, [pc, #124]	; 1d850 <__printf_chk@plt+0xc3e4>
   1d7d0:	mov	r0, #252	; 0xfc
   1d7d4:	bl	1c0cc <__printf_chk@plt+0xac60>
   1d7d8:	cmp	r4, #0
   1d7dc:	streq	r4, [sp]
   1d7e0:	beq	1d830 <__printf_chk@plt+0xc3c4>
   1d7e4:	vmov	s15, r5
   1d7e8:	vldr	s11, [sp]
   1d7ec:	vldr	s9, [sp, #4]
   1d7f0:	vldr	d2, [pc, #72]	; 1d840 <__printf_chk@plt+0xc3d4>
   1d7f4:	vcvt.f64.s32	d6, s15
   1d7f8:	vmov	s15, r4
   1d7fc:	vcvt.f64.s32	d5, s11
   1d800:	vcvt.f64.s32	d4, s9
   1d804:	cmp	r5, #0
   1d808:	vcvt.f64.s32	d7, s15
   1d80c:	vdiv.f64	d3, d4, d2
   1d810:	vmul.f64	d7, d6, d7
   1d814:	vdiv.f64	d6, d7, d5
   1d818:	vldr	d7, [pc, #40]	; 1d848 <__printf_chk@plt+0xc3dc>
   1d81c:	vmul.f64	d6, d6, d3
   1d820:	vaddge.f64	d6, d6, d7
   1d824:	vsublt.f64	d6, d6, d7
   1d828:	vcvt.s32.f64	s15, d6
   1d82c:	vstr	s15, [sp]
   1d830:	ldr	r0, [sp]
   1d834:	add	sp, sp, #12
   1d838:	pop	{r4, r5, pc}
   1d83c:	nop			; (mov r0, r0)
   1d840:	andeq	r0, r0, r0
   1d844:	addmi	r4, pc, r0
   1d848:	andeq	r0, r0, r0
   1d84c:	svccc	0x00e00000
   1d850:	andeq	r8, r2, ip, ror #3
   1d854:	push	{r4, r5, r6, lr}
   1d858:	mov	r4, r0
   1d85c:	ldrb	r3, [r0]
   1d860:	ldr	r5, [pc, #112]	; 1d8d8 <__printf_chk@plt+0xc46c>
   1d864:	ldrb	r3, [r5, r3]
   1d868:	cmp	r3, #0
   1d86c:	beq	1d880 <__printf_chk@plt+0xc414>
   1d870:	ldrb	r3, [r4, #1]!
   1d874:	ldrb	r3, [r5, r3]
   1d878:	cmp	r3, #0
   1d87c:	bne	1d870 <__printf_chk@plt+0xc404>
   1d880:	mov	r0, r4
   1d884:	bl	11358 <strlen@plt>
   1d888:	add	r1, r4, r0
   1d88c:	cmp	r1, r4
   1d890:	bls	1d8c8 <__printf_chk@plt+0xc45c>
   1d894:	ldrb	r3, [r1, #-1]
   1d898:	ldrb	r3, [r5, r3]
   1d89c:	cmp	r3, #0
   1d8a0:	beq	1d8c8 <__printf_chk@plt+0xc45c>
   1d8a4:	sub	r3, r1, #1
   1d8a8:	b	1d8bc <__printf_chk@plt+0xc450>
   1d8ac:	ldrb	r2, [r3, #-1]!
   1d8b0:	ldrb	r2, [r5, r2]
   1d8b4:	cmp	r2, #0
   1d8b8:	beq	1d8c8 <__printf_chk@plt+0xc45c>
   1d8bc:	cmp	r4, r3
   1d8c0:	mov	r1, r3
   1d8c4:	bne	1d8ac <__printf_chk@plt+0xc440>
   1d8c8:	mov	r3, #0
   1d8cc:	mov	r0, r4
   1d8d0:	strb	r3, [r1]
   1d8d4:	pop	{r4, r5, r6, pc}
   1d8d8:	andeq	pc, r3, r0, asr #13
   1d8dc:	push	{lr}		; (str lr, [sp, #-4]!)
   1d8e0:	sub	sp, sp, #12
   1d8e4:	mov	ip, r0
   1d8e8:	ldr	lr, [sp, #16]
   1d8ec:	str	r3, [sp]
   1d8f0:	mov	r3, r2
   1d8f4:	ldr	r0, [r0, #4]
   1d8f8:	mov	r2, r1
   1d8fc:	str	lr, [sp, #4]
   1d900:	ldr	r1, [ip, #8]
   1d904:	bl	1d494 <__printf_chk@plt+0xc028>
   1d908:	add	sp, sp, #12
   1d90c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d910:	mov	ip, #0
   1d914:	push	{lr}		; (str lr, [sp, #-4]!)
   1d918:	mov	lr, #1
   1d91c:	stm	r0, {r1, r2}
   1d920:	str	lr, [r0, #16]
   1d924:	str	ip, [r0, #8]
   1d928:	str	ip, [r0, #12]
   1d92c:	str	ip, [r0, #20]
   1d930:	str	ip, [r0, #24]
   1d934:	pop	{pc}		; (ldr pc, [sp], #4)
   1d938:	push	{r4, lr}
   1d93c:	mov	r4, r0
   1d940:	ldr	r0, [r0, #24]
   1d944:	cmp	r0, #0
   1d948:	beq	1d950 <__printf_chk@plt+0xc4e4>
   1d94c:	bl	112a4 <_ZdaPv@plt>
   1d950:	ldr	r0, [r4, #4]
   1d954:	bl	1116c <free@plt>
   1d958:	ldr	r0, [r4]
   1d95c:	cmp	r0, #0
   1d960:	beq	1d968 <__printf_chk@plt+0xc4fc>
   1d964:	bl	11370 <fclose@plt>
   1d968:	mov	r0, r4
   1d96c:	pop	{r4, pc}
   1d970:	ldr	r2, [pc, #436]	; 1db2c <__printf_chk@plt+0xc6c0>
   1d974:	ldr	r3, [r0]
   1d978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d97c:	sub	sp, sp, #36	; 0x24
   1d980:	ldr	r2, [r2]
   1d984:	cmp	r3, #0
   1d988:	str	r2, [sp, #28]
   1d98c:	beq	1dae4 <__printf_chk@plt+0xc678>
   1d990:	ldr	r2, [r0, #24]
   1d994:	mov	r5, r0
   1d998:	cmp	r2, #0
   1d99c:	beq	1db0c <__printf_chk@plt+0xc6a0>
   1d9a0:	ldr	r9, [pc, #392]	; 1db30 <__printf_chk@plt+0xc6c4>
   1d9a4:	ldr	fp, [pc, #392]	; 1db34 <__printf_chk@plt+0xc6c8>
   1d9a8:	ldr	r8, [pc, #392]	; 1db38 <__printf_chk@plt+0xc6cc>
   1d9ac:	mov	r0, r3
   1d9b0:	mov	r6, #0
   1d9b4:	b	1d9e8 <__printf_chk@plt+0xc57c>
   1d9b8:	ldrb	r3, [r9, r0]
   1d9bc:	cmp	r3, #0
   1d9c0:	beq	1da00 <__printf_chk@plt+0xc594>
   1d9c4:	mov	r1, r0
   1d9c8:	add	r0, sp, #8
   1d9cc:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1d9d0:	ldr	r3, [r5, #20]
   1d9d4:	cmp	r3, #0
   1d9d8:	beq	1dac0 <__printf_chk@plt+0xc654>
   1d9dc:	mov	r7, r6
   1d9e0:	ldr	r0, [r5]
   1d9e4:	mov	r6, r7
   1d9e8:	bl	11280 <getc@plt>
   1d9ec:	cmn	r0, #1
   1d9f0:	mov	r4, r0
   1d9f4:	beq	1dadc <__printf_chk@plt+0xc670>
   1d9f8:	cmp	r0, #0
   1d9fc:	bge	1d9b8 <__printf_chk@plt+0xc54c>
   1da00:	ldr	r0, [r5, #12]
   1da04:	add	r7, r6, #1
   1da08:	cmp	r7, r0
   1da0c:	ldr	sl, [r5, #24]
   1da10:	bge	1da8c <__printf_chk@plt+0xc620>
   1da14:	cmp	r4, #10
   1da18:	strb	r4, [sl, r6]
   1da1c:	bne	1d9e0 <__printf_chk@plt+0xc574>
   1da20:	mov	r6, r7
   1da24:	ldr	r3, [r5, #24]
   1da28:	mov	r2, #0
   1da2c:	strb	r2, [r3, r6]
   1da30:	ldr	r3, [r5, #8]
   1da34:	ldr	r2, [r5, #24]
   1da38:	add	r3, r3, #1
   1da3c:	str	r3, [r5, #8]
   1da40:	ldrb	r3, [r2]
   1da44:	ldrb	r1, [r8, r3]
   1da48:	cmp	r1, #0
   1da4c:	beq	1da60 <__printf_chk@plt+0xc5f4>
   1da50:	ldrb	r3, [r2, #1]!
   1da54:	ldrb	r1, [r8, r3]
   1da58:	cmp	r1, #0
   1da5c:	bne	1da50 <__printf_chk@plt+0xc5e4>
   1da60:	cmp	r3, #0
   1da64:	beq	1da84 <__printf_chk@plt+0xc618>
   1da68:	ldr	r2, [r5, #16]
   1da6c:	subs	r3, r3, #35	; 0x23
   1da70:	movne	r3, #1
   1da74:	cmp	r2, #0
   1da78:	moveq	r3, #1
   1da7c:	cmp	r3, #0
   1da80:	bne	1db04 <__printf_chk@plt+0xc698>
   1da84:	ldr	r0, [r5]
   1da88:	b	1d9b0 <__printf_chk@plt+0xc544>
   1da8c:	lsl	r0, r0, #1
   1da90:	bl	111e4 <_Znaj@plt>
   1da94:	mov	r1, sl
   1da98:	ldr	r2, [r5, #12]
   1da9c:	str	r0, [r5, #24]
   1daa0:	bl	11334 <memcpy@plt>
   1daa4:	mov	r0, sl
   1daa8:	bl	112a4 <_ZdaPv@plt>
   1daac:	ldr	r3, [r5, #12]
   1dab0:	ldr	sl, [r5, #24]
   1dab4:	lsl	r3, r3, #1
   1dab8:	str	r3, [r5, #12]
   1dabc:	b	1da14 <__printf_chk@plt+0xc5a8>
   1dac0:	str	fp, [sp]
   1dac4:	add	r2, sp, #8
   1dac8:	ldr	r3, [pc, #100]	; 1db34 <__printf_chk@plt+0xc6c8>
   1dacc:	ldr	r1, [pc, #104]	; 1db3c <__printf_chk@plt+0xc6d0>
   1dad0:	mov	r0, r5
   1dad4:	bl	1d8dc <__printf_chk@plt+0xc470>
   1dad8:	b	1d9dc <__printf_chk@plt+0xc570>
   1dadc:	cmp	r6, #0
   1dae0:	bne	1da24 <__printf_chk@plt+0xc5b8>
   1dae4:	mov	r0, #0
   1dae8:	ldr	r3, [pc, #60]	; 1db2c <__printf_chk@plt+0xc6c0>
   1daec:	ldr	r2, [sp, #28]
   1daf0:	ldr	r3, [r3]
   1daf4:	cmp	r2, r3
   1daf8:	bne	1db28 <__printf_chk@plt+0xc6bc>
   1dafc:	add	sp, sp, #36	; 0x24
   1db00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db04:	mov	r0, #1
   1db08:	b	1dae8 <__printf_chk@plt+0xc67c>
   1db0c:	mov	r0, #128	; 0x80
   1db10:	bl	111e4 <_Znaj@plt>
   1db14:	mov	r2, #128	; 0x80
   1db18:	ldr	r3, [r5]
   1db1c:	str	r2, [r5, #12]
   1db20:	str	r0, [r5, #24]
   1db24:	b	1d9a0 <__printf_chk@plt+0xc534>
   1db28:	bl	11250 <__stack_chk_fail@plt>
   1db2c:	andeq	fp, r3, r0, ror #26
   1db30:	andeq	ip, r3, r8, ror #29
   1db34:	andeq	pc, r3, r0, asr #25
   1db38:	andeq	pc, r3, r0, asr #13
   1db3c:	andeq	r8, r2, r0, lsl r2
   1db40:	ldr	ip, [r0, #20]
   1db44:	cmp	ip, #0
   1db48:	bxne	lr
   1db4c:	b	1d8dc <__printf_chk@plt+0xc470>
   1db50:	push	{r4, r5, lr}
   1db54:	sub	sp, sp, #20
   1db58:	ldr	r5, [pc, #336]	; 1dcb0 <__printf_chk@plt+0xc844>
   1db5c:	ldr	r3, [r5]
   1db60:	str	r3, [sp, #12]
   1db64:	bl	229d4 <__printf_chk@plt+0x11568>
   1db68:	subs	r4, r0, #0
   1db6c:	beq	1dca4 <__printf_chk@plt+0xc838>
   1db70:	ldrb	r3, [r4]
   1db74:	cmp	r3, #99	; 0x63
   1db78:	bne	1db88 <__printf_chk@plt+0xc71c>
   1db7c:	ldrb	r3, [r4, #1]
   1db80:	cmp	r3, #104	; 0x68
   1db84:	beq	1dc14 <__printf_chk@plt+0xc7a8>
   1db88:	mov	r0, r4
   1db8c:	bl	24754 <_ZdlPv@@Base+0x1d08>
   1db90:	cmp	r0, #0
   1db94:	beq	1dbc0 <__printf_chk@plt+0xc754>
   1db98:	add	r0, r4, #1
   1db9c:	mov	r2, #16
   1dba0:	add	r1, sp, #4
   1dba4:	bl	11160 <strtol@plt>
   1dba8:	ldr	r2, [sp, #12]
   1dbac:	ldr	r3, [r5]
   1dbb0:	cmp	r2, r3
   1dbb4:	bne	1dcac <__printf_chk@plt+0xc840>
   1dbb8:	add	sp, sp, #20
   1dbbc:	pop	{r4, r5, pc}
   1dbc0:	mov	r3, #92	; 0x5c
   1dbc4:	strb	r0, [sp, #10]
   1dbc8:	strh	r3, [sp, #8]
   1dbcc:	ldrb	r3, [r4, #1]
   1dbd0:	cmp	r3, #0
   1dbd4:	ldrbeq	r3, [r4]
   1dbd8:	addeq	r4, sp, #8
   1dbdc:	mov	r0, r4
   1dbe0:	strbeq	r3, [sp, #9]
   1dbe4:	bl	21c64 <__printf_chk@plt+0x107f8>
   1dbe8:	subs	r4, r0, #0
   1dbec:	beq	1dca4 <__printf_chk@plt+0xc838>
   1dbf0:	mov	r1, #95	; 0x5f
   1dbf4:	bl	11460 <strchr@plt>
   1dbf8:	cmp	r0, #0
   1dbfc:	bne	1dca4 <__printf_chk@plt+0xc838>
   1dc00:	mov	r0, r4
   1dc04:	mov	r2, #16
   1dc08:	add	r1, sp, #4
   1dc0c:	bl	11160 <strtol@plt>
   1dc10:	b	1dba8 <__printf_chk@plt+0xc73c>
   1dc14:	ldrb	r3, [r4, #2]
   1dc18:	cmp	r3, #97	; 0x61
   1dc1c:	bne	1db88 <__printf_chk@plt+0xc71c>
   1dc20:	ldrb	r3, [r4, #3]
   1dc24:	cmp	r3, #114	; 0x72
   1dc28:	bne	1db88 <__printf_chk@plt+0xc71c>
   1dc2c:	ldrb	r0, [r4, #4]
   1dc30:	sub	r0, r0, #48	; 0x30
   1dc34:	uxtb	r3, r0
   1dc38:	cmp	r3, #9
   1dc3c:	bhi	1db88 <__printf_chk@plt+0xc71c>
   1dc40:	ldrb	r3, [r4, #5]
   1dc44:	cmp	r3, #0
   1dc48:	beq	1dba8 <__printf_chk@plt+0xc73c>
   1dc4c:	cmp	r0, #0
   1dc50:	beq	1db88 <__printf_chk@plt+0xc71c>
   1dc54:	sub	r3, r3, #48	; 0x30
   1dc58:	uxtb	r2, r3
   1dc5c:	cmp	r2, #9
   1dc60:	bhi	1db88 <__printf_chk@plt+0xc71c>
   1dc64:	ldrb	r2, [r4, #6]
   1dc68:	add	r0, r0, r0, lsl #2
   1dc6c:	cmp	r2, #0
   1dc70:	add	r0, r3, r0, lsl #1
   1dc74:	beq	1dba8 <__printf_chk@plt+0xc73c>
   1dc78:	sub	r3, r2, #48	; 0x30
   1dc7c:	uxtb	r2, r3
   1dc80:	cmp	r2, #9
   1dc84:	bhi	1db88 <__printf_chk@plt+0xc71c>
   1dc88:	mov	r1, #10
   1dc8c:	ldrb	r2, [r4, #7]
   1dc90:	mla	r0, r1, r0, r3
   1dc94:	cmp	r0, #127	; 0x7f
   1dc98:	cmple	r2, #0
   1dc9c:	bne	1db88 <__printf_chk@plt+0xc71c>
   1dca0:	b	1dba8 <__printf_chk@plt+0xc73c>
   1dca4:	mvn	r0, #0
   1dca8:	b	1dba8 <__printf_chk@plt+0xc73c>
   1dcac:	bl	11250 <__stack_chk_fail@plt>
   1dcb0:	andeq	fp, r3, r0, ror #26
   1dcb4:	ldr	r3, [pc, #108]	; 1dd28 <__printf_chk@plt+0xc8bc>
   1dcb8:	push	{r4, r5, r6, lr}
   1dcbc:	mov	r5, #0
   1dcc0:	mov	r4, r0
   1dcc4:	stm	r0, {r3, r5}
   1dcc8:	str	r5, [r0, #8]
   1dccc:	str	r5, [r0, #12]
   1dcd0:	str	r5, [r0, #16]
   1dcd4:	str	r5, [r0, #44]	; 0x2c
   1dcd8:	str	r5, [r0, #48]	; 0x30
   1dcdc:	str	r5, [r0, #52]	; 0x34
   1dce0:	str	r5, [r0, #56]	; 0x38
   1dce4:	str	r5, [r0, #60]	; 0x3c
   1dce8:	str	r5, [r0, #64]	; 0x40
   1dcec:	mov	r0, r1
   1dcf0:	mov	r6, r1
   1dcf4:	bl	11358 <strlen@plt>
   1dcf8:	add	r0, r0, #1
   1dcfc:	bl	111e4 <_Znaj@plt>
   1dd00:	mov	r1, r6
   1dd04:	str	r0, [r4, #20]
   1dd08:	bl	1122c <strcpy@plt>
   1dd0c:	mov	r2, #0
   1dd10:	mov	r3, #0
   1dd14:	str	r5, [r4, #24]
   1dd18:	str	r5, [r4, #40]	; 0x28
   1dd1c:	mov	r0, r4
   1dd20:	strd	r2, [r4, #32]
   1dd24:	pop	{r4, r5, r6, pc}
   1dd28:	andeq	r8, r2, r0, lsl #3
   1dd2c:	sub	r1, r1, #80	; 0x50
   1dd30:	mov	r3, r0
   1dd34:	cmp	r1, #32
   1dd38:	ldrls	pc, [pc, r1, lsl #2]
   1dd3c:	b	1ddf4 <__printf_chk@plt+0xc988>
   1dd40:	ldrdeq	sp, [r1], -ip
   1dd44:	strdeq	sp, [r1], -r4
   1dd48:	strdeq	sp, [r1], -r4
   1dd4c:	strdeq	sp, [r1], -r4
   1dd50:	strdeq	sp, [r1], -r4
   1dd54:	strdeq	sp, [r1], -r4
   1dd58:	strdeq	sp, [r1], -r4
   1dd5c:	strdeq	sp, [r1], -r4
   1dd60:	strdeq	sp, [r1], -r4
   1dd64:	strdeq	sp, [r1], -r4
   1dd68:	strdeq	sp, [r1], -r4
   1dd6c:	strdeq	sp, [r1], -r4
   1dd70:	strdeq	sp, [r1], -r4
   1dd74:	strdeq	sp, [r1], -r4
   1dd78:	strdeq	sp, [r1], -r4
   1dd7c:	strdeq	sp, [r1], -r4
   1dd80:	strdeq	sp, [r1], -r4
   1dd84:	strdeq	sp, [r1], -r4
   1dd88:	strdeq	sp, [r1], -r4
   1dd8c:	andeq	sp, r1, r4, asr #27
   1dd90:	strdeq	sp, [r1], -r4
   1dd94:	strdeq	sp, [r1], -r4
   1dd98:	strdeq	sp, [r1], -r4
   1dd9c:	strdeq	sp, [r1], -r4
   1dda0:	strdeq	sp, [r1], -r4
   1dda4:	andeq	sp, r1, ip, ror #27
   1dda8:	strdeq	sp, [r1], -r4
   1ddac:	strdeq	sp, [r1], -r4
   1ddb0:	strdeq	sp, [r1], -r4
   1ddb4:	strdeq	sp, [r1], -r4
   1ddb8:	strdeq	sp, [r1], -r4
   1ddbc:	strdeq	sp, [r1], -r4
   1ddc0:	andeq	sp, r1, r4, ror #27
   1ddc4:	vldr	d7, [pc, #68]	; 1de10 <__printf_chk@plt+0xc9a4>
   1ddc8:	vldr	d5, [r3]
   1ddcc:	mov	r0, #1
   1ddd0:	vdiv.f64	d6, d5, d7
   1ddd4:	vstr	d6, [r3]
   1ddd8:	bx	lr
   1dddc:	vldr	d7, [pc, #52]	; 1de18 <__printf_chk@plt+0xc9ac>
   1dde0:	b	1ddc8 <__printf_chk@plt+0xc95c>
   1dde4:	vldr	d7, [pc, #52]	; 1de20 <__printf_chk@plt+0xc9b4>
   1dde8:	b	1ddc8 <__printf_chk@plt+0xc95c>
   1ddec:	vldr	d7, [pc, #52]	; 1de28 <__printf_chk@plt+0xc9bc>
   1ddf0:	b	1ddc8 <__printf_chk@plt+0xc95c>
   1ddf4:	push	{r4, lr}
   1ddf8:	ldr	r1, [pc, #48]	; 1de30 <__printf_chk@plt+0xc9c4>
   1ddfc:	ldr	r0, [pc, #48]	; 1de34 <__printf_chk@plt+0xc9c8>
   1de00:	bl	1c0cc <__printf_chk@plt+0xac60>
   1de04:	mov	r0, #0
   1de08:	pop	{r4, pc}
   1de0c:	nop			; (mov r0, r0)
   1de10:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   1de14:	andmi	r5, r4, fp, ror #3
   1de18:	andeq	r0, r0, r0
   1de1c:	andsmi	r0, r8, r0
   1de20:	andeq	r0, r0, r0
   1de24:	subsmi	r0, r2, r0
   1de28:	andeq	r0, r0, r0
   1de2c:	svccc	0x00f00000	; IMB
   1de30:	andeq	r8, r2, ip, ror #3
   1de34:	andeq	r0, r0, pc, lsl r1
   1de38:	push	{r4, r5, r6, lr}
   1de3c:	mov	r6, r1
   1de40:	ldr	r4, [r1]
   1de44:	mov	r5, r0
   1de48:	cmp	r4, #0
   1de4c:	blt	1dea4 <__printf_chk@plt+0xca38>
   1de50:	ldr	r3, [r5, #48]	; 0x30
   1de54:	cmp	r3, r4
   1de58:	ble	1de6c <__printf_chk@plt+0xca00>
   1de5c:	ldr	r3, [r5, #44]	; 0x2c
   1de60:	ldr	r3, [r3, r4, lsl #2]
   1de64:	cmp	r3, #0
   1de68:	bge	1de9c <__printf_chk@plt+0xca30>
   1de6c:	ldr	r3, [pc, #64]	; 1deb4 <__printf_chk@plt+0xca48>
   1de70:	ldr	r0, [r3]
   1de74:	cmp	r0, #0
   1de78:	popeq	{r4, r5, r6, pc}
   1de7c:	mov	r0, r6
   1de80:	bl	1db50 <__printf_chk@plt+0xc6e4>
   1de84:	cmp	r0, #0
   1de88:	bge	1de9c <__printf_chk@plt+0xca30>
   1de8c:	ldr	r0, [r6, #4]
   1de90:	mvn	r0, r0
   1de94:	lsr	r0, r0, #31
   1de98:	pop	{r4, r5, r6, pc}
   1de9c:	mov	r0, #1
   1dea0:	pop	{r4, r5, r6, pc}
   1dea4:	ldr	r1, [pc, #12]	; 1deb8 <__printf_chk@plt+0xca4c>
   1dea8:	ldr	r0, [pc, #12]	; 1debc <__printf_chk@plt+0xca50>
   1deac:	bl	1c0cc <__printf_chk@plt+0xac60>
   1deb0:	b	1de50 <__printf_chk@plt+0xc9e4>
   1deb4:	strdeq	pc, [r3], -r8
   1deb8:	andeq	r8, r2, ip, ror #3
   1debc:	andeq	r0, r0, r2, lsr r1
   1dec0:	ldr	r0, [r0, #16]
   1dec4:	bx	lr
   1dec8:	cmn	r2, #-536870910	; 0xe0000002
   1decc:	push	{r4, r5, r6, lr}
   1ded0:	mov	r5, r0
   1ded4:	str	r3, [r0]
   1ded8:	str	r1, [r0, #4]
   1dedc:	lslls	r0, r2, #2
   1dee0:	mvnhi	r0, #0
   1dee4:	mov	r4, r2
   1dee8:	bl	111e4 <_Znaj@plt>
   1deec:	cmp	r4, #0
   1def0:	str	r0, [r5, #8]
   1def4:	ble	1df14 <__printf_chk@plt+0xcaa8>
   1def8:	add	r2, r0, r4, lsl #2
   1defc:	sub	r2, r2, #4
   1df00:	sub	r0, r0, #4
   1df04:	mvn	r3, #0
   1df08:	str	r3, [r0, #4]!
   1df0c:	cmp	r0, r2
   1df10:	bne	1df08 <__printf_chk@plt+0xca9c>
   1df14:	mov	r0, r5
   1df18:	pop	{r4, r5, r6, pc}
   1df1c:	push	{r4, lr}
   1df20:	mov	r4, r0
   1df24:	ldr	r0, [r0, #8]
   1df28:	cmp	r0, #0
   1df2c:	beq	1df34 <__printf_chk@plt+0xcac8>
   1df30:	bl	112a4 <_ZdaPv@plt>
   1df34:	mov	r0, r4
   1df38:	pop	{r4, pc}
   1df3c:	push	{r4, r5, r6, lr}
   1df40:	mov	r5, r0
   1df44:	ldr	r4, [r1]
   1df48:	mov	r6, r2
   1df4c:	cmp	r4, #0
   1df50:	blt	1dfc0 <__printf_chk@plt+0xcb54>
   1df54:	ldr	r3, [r5, #48]	; 0x30
   1df58:	cmp	r3, r4
   1df5c:	ble	1df70 <__printf_chk@plt+0xcb04>
   1df60:	ldr	r3, [r5, #44]	; 0x2c
   1df64:	ldr	r3, [r3, r4, lsl #2]
   1df68:	cmp	r3, #0
   1df6c:	bge	1df88 <__printf_chk@plt+0xcb1c>
   1df70:	ldr	r3, [pc, #104]	; 1dfe0 <__printf_chk@plt+0xcb74>
   1df74:	ldr	r3, [r3]
   1df78:	cmp	r3, #0
   1df7c:	beq	1dfdc <__printf_chk@plt+0xcb70>
   1df80:	mov	r0, #0
   1df84:	pop	{r4, r5, r6, pc}
   1df88:	add	r2, r3, r3, lsl #3
   1df8c:	ldr	r1, [r5, #52]	; 0x34
   1df90:	ldr	r3, [r5, #40]	; 0x28
   1df94:	ldr	ip, [pc, #72]	; 1dfe4 <__printf_chk@plt+0xcb78>
   1df98:	add	r2, r1, r2, lsl #2
   1df9c:	cmp	r3, #0
   1dfa0:	ldr	r0, [r2, #12]
   1dfa4:	ldr	r2, [ip]
   1dfa8:	bne	1dfd0 <__printf_chk@plt+0xcb64>
   1dfac:	cmp	r6, r2
   1dfb0:	popeq	{r4, r5, r6, pc}
   1dfb4:	mov	r1, r6
   1dfb8:	pop	{r4, r5, r6, lr}
   1dfbc:	b	1d680 <__printf_chk@plt+0xc214>
   1dfc0:	ldr	r1, [pc, #32]	; 1dfe8 <__printf_chk@plt+0xcb7c>
   1dfc4:	mov	r0, #400	; 0x190
   1dfc8:	bl	1c0cc <__printf_chk@plt+0xac60>
   1dfcc:	b	1df54 <__printf_chk@plt+0xcae8>
   1dfd0:	mov	r1, r6
   1dfd4:	pop	{r4, r5, r6, lr}
   1dfd8:	b	1d794 <__printf_chk@plt+0xc328>
   1dfdc:	bl	111f0 <abort@plt>
   1dfe0:	strdeq	pc, [r3], -r8
   1dfe4:	andeq	pc, r3, r0, lsr #26
   1dfe8:	andeq	r8, r2, ip, ror #3
   1dfec:	push	{r4, lr}
   1dff0:	vpush	{d8}
   1dff4:	mov	r4, r0
   1dff8:	vmov	s16, r3
   1dffc:	bl	1df3c <__printf_chk@plt+0xcad0>
   1e000:	vldr	d5, [r4, #32]
   1e004:	vldr	d6, [pc, #52]	; 1e040 <__printf_chk@plt+0xcbd4>
   1e008:	vcvt.f64.s32	d7, s16
   1e00c:	vldr	d0, [pc, #52]	; 1e048 <__printf_chk@plt+0xcbdc>
   1e010:	vadd.f64	d7, d7, d5
   1e014:	vmul.f64	d7, d7, d6
   1e018:	vdiv.f64	d0, d7, d0
   1e01c:	vmov	s17, r0
   1e020:	bl	11340 <tan@plt>
   1e024:	vldr	d7, [pc, #36]	; 1e050 <__printf_chk@plt+0xcbe4>
   1e028:	vcvt.f64.s32	d6, s17
   1e02c:	vpop	{d8}
   1e030:	vmla.f64	d7, d6, d0
   1e034:	vcvt.s32.f64	s15, d7
   1e038:	vmov	r0, s15
   1e03c:	pop	{r4, pc}
   1e040:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   1e044:	strdmi	r2, [r9], -fp
   1e048:	andeq	r0, r0, r0
   1e04c:	rsbmi	r8, r6, r0
   1e050:	andeq	r0, r0, r0
   1e054:	svccc	0x00e00000
   1e058:	push	{r4, r5, r6, lr}
   1e05c:	mov	r5, r0
   1e060:	ldr	r4, [r1]
   1e064:	mov	r6, r2
   1e068:	cmp	r4, #0
   1e06c:	blt	1e0dc <__printf_chk@plt+0xcc70>
   1e070:	ldr	r3, [r5, #48]	; 0x30
   1e074:	cmp	r3, r4
   1e078:	ble	1e08c <__printf_chk@plt+0xcc20>
   1e07c:	ldr	r3, [r5, #44]	; 0x2c
   1e080:	ldr	r3, [r3, r4, lsl #2]
   1e084:	cmp	r3, #0
   1e088:	bge	1e0a4 <__printf_chk@plt+0xcc38>
   1e08c:	ldr	r3, [pc, #104]	; 1e0fc <__printf_chk@plt+0xcc90>
   1e090:	ldr	r3, [r3]
   1e094:	cmp	r3, #0
   1e098:	beq	1e0f8 <__printf_chk@plt+0xcc8c>
   1e09c:	mov	r0, #0
   1e0a0:	pop	{r4, r5, r6, pc}
   1e0a4:	add	r2, r3, r3, lsl #3
   1e0a8:	ldr	r1, [r5, #52]	; 0x34
   1e0ac:	ldr	r3, [r5, #40]	; 0x28
   1e0b0:	ldr	ip, [pc, #72]	; 1e100 <__printf_chk@plt+0xcc94>
   1e0b4:	add	r2, r1, r2, lsl #2
   1e0b8:	cmp	r3, #0
   1e0bc:	ldr	r0, [r2, #16]
   1e0c0:	ldr	r2, [ip]
   1e0c4:	bne	1e0ec <__printf_chk@plt+0xcc80>
   1e0c8:	cmp	r6, r2
   1e0cc:	popeq	{r4, r5, r6, pc}
   1e0d0:	mov	r1, r6
   1e0d4:	pop	{r4, r5, r6, lr}
   1e0d8:	b	1d680 <__printf_chk@plt+0xc214>
   1e0dc:	ldr	r1, [pc, #32]	; 1e104 <__printf_chk@plt+0xcc98>
   1e0e0:	ldr	r0, [pc, #32]	; 1e108 <__printf_chk@plt+0xcc9c>
   1e0e4:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e0e8:	b	1e070 <__printf_chk@plt+0xcc04>
   1e0ec:	mov	r1, r6
   1e0f0:	pop	{r4, r5, r6, lr}
   1e0f4:	b	1d794 <__printf_chk@plt+0xc328>
   1e0f8:	bl	111f0 <abort@plt>
   1e0fc:	strdeq	pc, [r3], -r8
   1e100:	andeq	pc, r3, r0, lsr #26
   1e104:	andeq	r8, r2, ip, ror #3
   1e108:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   1e10c:	push	{r4, r5, r6, lr}
   1e110:	mov	r5, r0
   1e114:	ldr	r4, [r1]
   1e118:	mov	r6, r2
   1e11c:	cmp	r4, #0
   1e120:	blt	1e190 <__printf_chk@plt+0xcd24>
   1e124:	ldr	r3, [r5, #48]	; 0x30
   1e128:	cmp	r3, r4
   1e12c:	ble	1e140 <__printf_chk@plt+0xccd4>
   1e130:	ldr	r3, [r5, #44]	; 0x2c
   1e134:	ldr	r3, [r3, r4, lsl #2]
   1e138:	cmp	r3, #0
   1e13c:	bge	1e158 <__printf_chk@plt+0xccec>
   1e140:	ldr	r3, [pc, #104]	; 1e1b0 <__printf_chk@plt+0xcd44>
   1e144:	ldr	r3, [r3]
   1e148:	cmp	r3, #0
   1e14c:	beq	1e1ac <__printf_chk@plt+0xcd40>
   1e150:	mov	r0, #0
   1e154:	pop	{r4, r5, r6, pc}
   1e158:	add	r2, r3, r3, lsl #3
   1e15c:	ldr	r1, [r5, #52]	; 0x34
   1e160:	ldr	r3, [r5, #40]	; 0x28
   1e164:	ldr	ip, [pc, #72]	; 1e1b4 <__printf_chk@plt+0xcd48>
   1e168:	add	r2, r1, r2, lsl #2
   1e16c:	cmp	r3, #0
   1e170:	ldr	r0, [r2, #24]
   1e174:	ldr	r2, [ip]
   1e178:	bne	1e1a0 <__printf_chk@plt+0xcd34>
   1e17c:	cmp	r6, r2
   1e180:	popeq	{r4, r5, r6, pc}
   1e184:	mov	r1, r6
   1e188:	pop	{r4, r5, r6, lr}
   1e18c:	b	1d680 <__printf_chk@plt+0xc214>
   1e190:	ldr	r1, [pc, #32]	; 1e1b8 <__printf_chk@plt+0xcd4c>
   1e194:	ldr	r0, [pc, #32]	; 1e1bc <__printf_chk@plt+0xcd50>
   1e198:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e19c:	b	1e124 <__printf_chk@plt+0xccb8>
   1e1a0:	mov	r1, r6
   1e1a4:	pop	{r4, r5, r6, lr}
   1e1a8:	b	1d794 <__printf_chk@plt+0xc328>
   1e1ac:	bl	111f0 <abort@plt>
   1e1b0:	strdeq	pc, [r3], -r8
   1e1b4:	andeq	pc, r3, r0, lsr #26
   1e1b8:	andeq	r8, r2, ip, ror #3
   1e1bc:	andeq	r0, r0, lr, lsr #3
   1e1c0:	push	{r4, r5, r6, lr}
   1e1c4:	mov	r5, r0
   1e1c8:	ldr	r4, [r1]
   1e1cc:	mov	r6, r2
   1e1d0:	cmp	r4, #0
   1e1d4:	blt	1e244 <__printf_chk@plt+0xcdd8>
   1e1d8:	ldr	r3, [r5, #48]	; 0x30
   1e1dc:	cmp	r3, r4
   1e1e0:	ble	1e1f4 <__printf_chk@plt+0xcd88>
   1e1e4:	ldr	r3, [r5, #44]	; 0x2c
   1e1e8:	ldr	r3, [r3, r4, lsl #2]
   1e1ec:	cmp	r3, #0
   1e1f0:	bge	1e20c <__printf_chk@plt+0xcda0>
   1e1f4:	ldr	r3, [pc, #104]	; 1e264 <__printf_chk@plt+0xcdf8>
   1e1f8:	ldr	r3, [r3]
   1e1fc:	cmp	r3, #0
   1e200:	beq	1e260 <__printf_chk@plt+0xcdf4>
   1e204:	mov	r0, #0
   1e208:	pop	{r4, r5, r6, pc}
   1e20c:	add	r2, r3, r3, lsl #3
   1e210:	ldr	r1, [r5, #52]	; 0x34
   1e214:	ldr	r3, [r5, #40]	; 0x28
   1e218:	ldr	ip, [pc, #72]	; 1e268 <__printf_chk@plt+0xcdfc>
   1e21c:	add	r2, r1, r2, lsl #2
   1e220:	cmp	r3, #0
   1e224:	ldr	r0, [r2, #20]
   1e228:	ldr	r2, [ip]
   1e22c:	bne	1e254 <__printf_chk@plt+0xcde8>
   1e230:	cmp	r6, r2
   1e234:	popeq	{r4, r5, r6, pc}
   1e238:	mov	r1, r6
   1e23c:	pop	{r4, r5, r6, lr}
   1e240:	b	1d680 <__printf_chk@plt+0xc214>
   1e244:	ldr	r1, [pc, #32]	; 1e26c <__printf_chk@plt+0xce00>
   1e248:	ldr	r0, [pc, #32]	; 1e270 <__printf_chk@plt+0xce04>
   1e24c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e250:	b	1e1d8 <__printf_chk@plt+0xcd6c>
   1e254:	mov	r1, r6
   1e258:	pop	{r4, r5, r6, lr}
   1e25c:	b	1d794 <__printf_chk@plt+0xc328>
   1e260:	bl	111f0 <abort@plt>
   1e264:	strdeq	pc, [r3], -r8
   1e268:	andeq	pc, r3, r0, lsr #26
   1e26c:	andeq	r8, r2, ip, ror #3
   1e270:			; <UNDEFINED> instruction: 0x000001bd
   1e274:	push	{r4, r5, r6, lr}
   1e278:	mov	r5, r0
   1e27c:	ldr	r4, [r1]
   1e280:	mov	r6, r2
   1e284:	cmp	r4, #0
   1e288:	blt	1e2f8 <__printf_chk@plt+0xce8c>
   1e28c:	ldr	r3, [r5, #48]	; 0x30
   1e290:	cmp	r3, r4
   1e294:	ble	1e2a8 <__printf_chk@plt+0xce3c>
   1e298:	ldr	r3, [r5, #44]	; 0x2c
   1e29c:	ldr	r3, [r3, r4, lsl #2]
   1e2a0:	cmp	r3, #0
   1e2a4:	bge	1e2c0 <__printf_chk@plt+0xce54>
   1e2a8:	ldr	r3, [pc, #104]	; 1e318 <__printf_chk@plt+0xceac>
   1e2ac:	ldr	r3, [r3]
   1e2b0:	cmp	r3, #0
   1e2b4:	beq	1e314 <__printf_chk@plt+0xcea8>
   1e2b8:	mov	r0, #0
   1e2bc:	pop	{r4, r5, r6, pc}
   1e2c0:	add	r2, r3, r3, lsl #3
   1e2c4:	ldr	r1, [r5, #52]	; 0x34
   1e2c8:	ldr	r3, [r5, #40]	; 0x28
   1e2cc:	ldr	ip, [pc, #72]	; 1e31c <__printf_chk@plt+0xceb0>
   1e2d0:	add	r2, r1, r2, lsl #2
   1e2d4:	cmp	r3, #0
   1e2d8:	ldr	r0, [r2, #28]
   1e2dc:	ldr	r2, [ip]
   1e2e0:	bne	1e308 <__printf_chk@plt+0xce9c>
   1e2e4:	cmp	r6, r2
   1e2e8:	popeq	{r4, r5, r6, pc}
   1e2ec:	mov	r1, r6
   1e2f0:	pop	{r4, r5, r6, lr}
   1e2f4:	b	1d680 <__printf_chk@plt+0xc214>
   1e2f8:	ldr	r1, [pc, #32]	; 1e320 <__printf_chk@plt+0xceb4>
   1e2fc:	mov	r0, #460	; 0x1cc
   1e300:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e304:	b	1e28c <__printf_chk@plt+0xce20>
   1e308:	mov	r1, r6
   1e30c:	pop	{r4, r5, r6, lr}
   1e310:	b	1d794 <__printf_chk@plt+0xc328>
   1e314:	bl	111f0 <abort@plt>
   1e318:	strdeq	pc, [r3], -r8
   1e31c:	andeq	pc, r3, r0, lsr #26
   1e320:	andeq	r8, r2, ip, ror #3
   1e324:	push	{r4, r5, r6, lr}
   1e328:	subs	r4, r1, #0
   1e32c:	mov	r5, r0
   1e330:	blt	1e344 <__printf_chk@plt+0xced8>
   1e334:	cmp	r4, #1000	; 0x3e8
   1e338:	moveq	r4, #0
   1e33c:	str	r4, [r5, #40]	; 0x28
   1e340:	pop	{r4, r5, r6, pc}
   1e344:	ldr	r1, [pc, #12]	; 1e358 <__printf_chk@plt+0xceec>
   1e348:	ldr	r0, [pc, #12]	; 1e35c <__printf_chk@plt+0xcef0>
   1e34c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e350:	str	r4, [r5, #40]	; 0x28
   1e354:	pop	{r4, r5, r6, pc}
   1e358:	andeq	r8, r2, ip, ror #3
   1e35c:	ldrdeq	r0, [r0], -sl
   1e360:	ldr	r0, [r0, #40]	; 0x28
   1e364:	bx	lr
   1e368:	ldr	r3, [r0, #40]	; 0x28
   1e36c:	ldr	r2, [pc, #28]	; 1e390 <__printf_chk@plt+0xcf24>
   1e370:	cmp	r3, #0
   1e374:	ldr	r0, [r0, #12]
   1e378:	ldr	r2, [r2]
   1e37c:	bne	1e38c <__printf_chk@plt+0xcf20>
   1e380:	cmp	r1, r2
   1e384:	bxeq	lr
   1e388:	b	1d680 <__printf_chk@plt+0xc214>
   1e38c:	b	1d794 <__printf_chk@plt+0xc328>
   1e390:	andeq	pc, r3, r0, lsr #26
   1e394:	push	{lr}		; (str lr, [sp, #-4]!)
   1e398:	ldr	lr, [sp, #4]
   1e39c:	stm	r0, {r1, r2, r3, lr}
   1e3a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3a4:	push	{r4, r5, r6, r7, r8, lr}
   1e3a8:	mov	r6, r1
   1e3ac:	ldr	r5, [r0, #8]
   1e3b0:	mov	r8, r2
   1e3b4:	cmp	r5, #0
   1e3b8:	mov	r7, r3
   1e3bc:	beq	1e418 <__printf_chk@plt+0xcfac>
   1e3c0:	ldr	r3, [r6]
   1e3c4:	ldr	ip, [r8]
   1e3c8:	ldr	r4, [pc, #124]	; 1e44c <__printf_chk@plt+0xcfe0>
   1e3cc:	add	ip, ip, r3, lsl #10
   1e3d0:	mov	r0, #16
   1e3d4:	smull	r3, r4, r4, ip
   1e3d8:	add	r3, r4, ip
   1e3dc:	asr	r4, ip, #31
   1e3e0:	rsb	r4, r4, r3, asr #8
   1e3e4:	rsb	r3, r4, r4, lsl #6
   1e3e8:	rsb	r4, r4, r3, lsl #3
   1e3ec:	sub	ip, ip, r4
   1e3f0:	eor	r4, ip, ip, asr #31
   1e3f4:	sub	r4, r4, ip, asr #31
   1e3f8:	bl	229fc <_Znwj@@Base>
   1e3fc:	ldr	r3, [r5, r4, lsl #2]
   1e400:	str	r6, [r0]
   1e404:	str	r3, [r0, #12]
   1e408:	str	r8, [r0, #4]
   1e40c:	str	r7, [r0, #8]
   1e410:	str	r0, [r5, r4, lsl #2]
   1e414:	pop	{r4, r5, r6, r7, r8, pc}
   1e418:	mov	r4, r0
   1e41c:	ldr	r0, [pc, #44]	; 1e450 <__printf_chk@plt+0xcfe4>
   1e420:	bl	111e4 <_Znaj@plt>
   1e424:	mov	lr, #0
   1e428:	add	ip, r0, #2000	; 0x7d0
   1e42c:	mov	r5, r0
   1e430:	add	ip, ip, #8
   1e434:	sub	r0, r0, #4
   1e438:	str	r5, [r4, #8]
   1e43c:	str	lr, [r0, #4]!
   1e440:	cmp	ip, r0
   1e444:	bne	1e43c <__printf_chk@plt+0xcfd0>
   1e448:	b	1e3c0 <__printf_chk@plt+0xcf54>
   1e44c:	subhi	r4, sl, #1552	; 0x610
   1e450:	ldrdeq	r0, [r0], -ip
   1e454:	ldr	ip, [r0, #8]
   1e458:	cmp	ip, #0
   1e45c:	beq	1e504 <__printf_chk@plt+0xd098>
   1e460:	push	{r4, r5, lr}
   1e464:	mov	lr, r3
   1e468:	ldr	r5, [r1]
   1e46c:	ldr	r3, [r2]
   1e470:	ldr	r4, [pc, #160]	; 1e518 <__printf_chk@plt+0xd0ac>
   1e474:	add	r3, r3, r5, lsl #10
   1e478:	smull	r5, r4, r4, r3
   1e47c:	add	r5, r4, r3
   1e480:	asr	r4, r3, #31
   1e484:	rsb	r4, r4, r5, asr #8
   1e488:	rsb	r5, r4, r4, lsl #6
   1e48c:	rsb	r4, r4, r5, lsl #3
   1e490:	sub	r3, r3, r4
   1e494:	cmp	r3, #0
   1e498:	rsblt	r3, r3, #0
   1e49c:	ldr	ip, [ip, r3, lsl #2]
   1e4a0:	cmp	ip, #0
   1e4a4:	bne	1e4b8 <__printf_chk@plt+0xd04c>
   1e4a8:	b	1e4fc <__printf_chk@plt+0xd090>
   1e4ac:	ldr	ip, [ip, #12]
   1e4b0:	cmp	ip, #0
   1e4b4:	beq	1e4fc <__printf_chk@plt+0xd090>
   1e4b8:	ldr	r3, [ip]
   1e4bc:	cmp	r3, r1
   1e4c0:	bne	1e4ac <__printf_chk@plt+0xd040>
   1e4c4:	ldr	r3, [ip, #4]
   1e4c8:	cmp	r3, r2
   1e4cc:	bne	1e4ac <__printf_chk@plt+0xd040>
   1e4d0:	ldr	r3, [r0, #40]	; 0x28
   1e4d4:	ldr	r2, [pc, #64]	; 1e51c <__printf_chk@plt+0xd0b0>
   1e4d8:	cmp	r3, #0
   1e4dc:	ldr	r0, [ip, #8]
   1e4e0:	ldr	r2, [r2]
   1e4e4:	bne	1e50c <__printf_chk@plt+0xd0a0>
   1e4e8:	cmp	r2, lr
   1e4ec:	popeq	{r4, r5, pc}
   1e4f0:	mov	r1, lr
   1e4f4:	pop	{r4, r5, lr}
   1e4f8:	b	1d680 <__printf_chk@plt+0xc214>
   1e4fc:	mov	r0, ip
   1e500:	pop	{r4, r5, pc}
   1e504:	mov	r0, ip
   1e508:	bx	lr
   1e50c:	mov	r1, lr
   1e510:	pop	{r4, r5, lr}
   1e514:	b	1d794 <__printf_chk@plt+0xc328>
   1e518:	subhi	r4, sl, #1552	; 0x610
   1e51c:	andeq	pc, r3, r0, lsr #26
   1e520:	ldr	r0, [r0, #4]
   1e524:	and	r0, r0, r1
   1e528:	bx	lr
   1e52c:	push	{r4, r5, r6, lr}
   1e530:	mov	r5, r0
   1e534:	ldr	r4, [r1]
   1e538:	cmp	r4, #0
   1e53c:	blt	1e584 <__printf_chk@plt+0xd118>
   1e540:	ldr	r3, [r5, #48]	; 0x30
   1e544:	cmp	r3, r4
   1e548:	ble	1e55c <__printf_chk@plt+0xd0f0>
   1e54c:	ldr	r3, [r5, #44]	; 0x2c
   1e550:	ldr	r3, [r3, r4, lsl #2]
   1e554:	cmp	r3, #0
   1e558:	bge	1e574 <__printf_chk@plt+0xd108>
   1e55c:	ldr	r3, [pc, #52]	; 1e598 <__printf_chk@plt+0xd12c>
   1e560:	ldr	r3, [r3]
   1e564:	cmp	r3, #0
   1e568:	beq	1e594 <__printf_chk@plt+0xd128>
   1e56c:	mov	r0, #0
   1e570:	pop	{r4, r5, r6, pc}
   1e574:	ldr	r2, [r5, #52]	; 0x34
   1e578:	add	r3, r3, r3, lsl #3
   1e57c:	ldrb	r0, [r2, r3, lsl #2]
   1e580:	pop	{r4, r5, r6, pc}
   1e584:	ldr	r1, [pc, #16]	; 1e59c <__printf_chk@plt+0xd130>
   1e588:	ldr	r0, [pc, #16]	; 1e5a0 <__printf_chk@plt+0xd134>
   1e58c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e590:	b	1e540 <__printf_chk@plt+0xd0d4>
   1e594:	bl	111f0 <abort@plt>
   1e598:	strdeq	pc, [r3], -r8
   1e59c:	andeq	r8, r2, ip, ror #3
   1e5a0:	andeq	r0, r0, r5, lsl r2
   1e5a4:	push	{r4, r5, r6, lr}
   1e5a8:	mov	r5, r1
   1e5ac:	ldr	r4, [r1]
   1e5b0:	mov	r6, r0
   1e5b4:	cmp	r4, #0
   1e5b8:	blt	1e61c <__printf_chk@plt+0xd1b0>
   1e5bc:	ldr	r3, [r6, #48]	; 0x30
   1e5c0:	cmp	r3, r4
   1e5c4:	ble	1e5d8 <__printf_chk@plt+0xd16c>
   1e5c8:	ldr	r3, [r6, #44]	; 0x2c
   1e5cc:	ldr	r3, [r3, r4, lsl #2]
   1e5d0:	cmp	r3, #0
   1e5d4:	bge	1e608 <__printf_chk@plt+0xd19c>
   1e5d8:	ldr	r3, [pc, #76]	; 1e62c <__printf_chk@plt+0xd1c0>
   1e5dc:	ldr	r3, [r3]
   1e5e0:	cmp	r3, #0
   1e5e4:	beq	1e604 <__printf_chk@plt+0xd198>
   1e5e8:	mov	r0, r5
   1e5ec:	bl	1db50 <__printf_chk@plt+0xc6e4>
   1e5f0:	cmp	r0, #0
   1e5f4:	popge	{r4, r5, r6, pc}
   1e5f8:	ldr	r0, [r5, #4]
   1e5fc:	cmp	r0, #0
   1e600:	popge	{r4, r5, r6, pc}
   1e604:	bl	111f0 <abort@plt>
   1e608:	ldr	r2, [r6, #52]	; 0x34
   1e60c:	add	r3, r3, r3, lsl #3
   1e610:	add	r3, r2, r3, lsl #2
   1e614:	ldr	r0, [r3, #4]
   1e618:	pop	{r4, r5, r6, pc}
   1e61c:	ldr	r1, [pc, #12]	; 1e630 <__printf_chk@plt+0xd1c4>
   1e620:	mov	r0, #548	; 0x224
   1e624:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e628:	b	1e5bc <__printf_chk@plt+0xd150>
   1e62c:	strdeq	pc, [r3], -r8
   1e630:	andeq	r8, r2, ip, ror #3
   1e634:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e638:	mov	r8, r1
   1e63c:	ldr	r7, [r1]
   1e640:	mov	r5, r0
   1e644:	cmp	r7, #0
   1e648:	mov	r6, r2
   1e64c:	blt	1e7d8 <__printf_chk@plt+0xd36c>
   1e650:	ldr	r4, [r5, #40]	; 0x28
   1e654:	cmp	r4, #0
   1e658:	moveq	r4, r6
   1e65c:	beq	1e68c <__printf_chk@plt+0xd220>
   1e660:	mov	r1, r4
   1e664:	ldr	r0, [pc, #580]	; 1e8b0 <__printf_chk@plt+0xd444>
   1e668:	bl	112f8 <__aeabi_idiv@plt>
   1e66c:	cmp	r0, r6
   1e670:	blt	1e7e8 <__printf_chk@plt+0xd37c>
   1e674:	mul	r4, r6, r4
   1e678:	ldr	r2, [pc, #564]	; 1e8b4 <__printf_chk@plt+0xd448>
   1e67c:	add	r3, r4, #500	; 0x1f4
   1e680:	smull	r1, r2, r2, r3
   1e684:	asr	r4, r3, #31
   1e688:	rsb	r4, r4, r2, asr #6
   1e68c:	ldr	r3, [r5, #48]	; 0x30
   1e690:	cmp	r3, r7
   1e694:	ble	1e768 <__printf_chk@plt+0xd2fc>
   1e698:	ldr	r3, [r5, #44]	; 0x2c
   1e69c:	ldr	r9, [r3, r7, lsl #2]
   1e6a0:	cmp	r9, #0
   1e6a4:	blt	1e768 <__printf_chk@plt+0xd2fc>
   1e6a8:	ldr	sl, [pc, #520]	; 1e8b8 <__printf_chk@plt+0xd44c>
   1e6ac:	ldr	r3, [sl]
   1e6b0:	cmp	r3, r4
   1e6b4:	beq	1e830 <__printf_chk@plt+0xd3c4>
   1e6b8:	ldr	r3, [pc, #508]	; 1e8bc <__printf_chk@plt+0xd450>
   1e6bc:	ldr	r3, [r3]
   1e6c0:	cmp	r3, #0
   1e6c4:	bne	1e830 <__printf_chk@plt+0xd3c4>
   1e6c8:	ldr	r8, [r5, #64]	; 0x40
   1e6cc:	cmp	r8, #0
   1e6d0:	beq	1e85c <__printf_chk@plt+0xd3f0>
   1e6d4:	ldr	r3, [r8, #4]
   1e6d8:	cmp	r3, r4
   1e6dc:	moveq	r7, r8
   1e6e0:	bne	1e6f8 <__printf_chk@plt+0xd28c>
   1e6e4:	b	1e720 <__printf_chk@plt+0xd2b4>
   1e6e8:	ldr	r3, [r7, #4]
   1e6ec:	cmp	r3, r4
   1e6f0:	beq	1e844 <__printf_chk@plt+0xd3d8>
   1e6f4:	mov	r8, r7
   1e6f8:	ldr	r7, [r8]
   1e6fc:	cmp	r7, #0
   1e700:	bne	1e6e8 <__printf_chk@plt+0xd27c>
   1e704:	mov	r0, #12
   1e708:	bl	229fc <_Znwj@@Base>
   1e70c:	mov	r1, r4
   1e710:	ldrd	r2, [r5, #60]	; 0x3c
   1e714:	mov	r7, r0
   1e718:	bl	1dec8 <__printf_chk@plt+0xca5c>
   1e71c:	str	r7, [r5, #64]	; 0x40
   1e720:	ldr	r4, [r7, #8]
   1e724:	ldr	r0, [r4, r9, lsl #2]
   1e728:	cmp	r0, #0
   1e72c:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e730:	ldr	r2, [r5, #52]	; 0x34
   1e734:	add	r1, r9, r9, lsl #3
   1e738:	ldr	r3, [r5, #40]	; 0x28
   1e73c:	add	r1, r2, r1, lsl #2
   1e740:	cmp	r3, #0
   1e744:	ldr	r2, [sl]
   1e748:	ldr	r0, [r1, #8]
   1e74c:	bne	1e87c <__printf_chk@plt+0xd410>
   1e750:	cmp	r6, r2
   1e754:	beq	1e760 <__printf_chk@plt+0xd2f4>
   1e758:	mov	r1, r6
   1e75c:	bl	1d680 <__printf_chk@plt+0xc214>
   1e760:	str	r0, [r4, r9, lsl #2]
   1e764:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e768:	ldr	r3, [pc, #336]	; 1e8c0 <__printf_chk@plt+0xd454>
   1e76c:	ldr	r3, [r3]
   1e770:	cmp	r3, #0
   1e774:	beq	1e894 <__printf_chk@plt+0xd428>
   1e778:	mov	r1, r8
   1e77c:	mov	r0, r5
   1e780:	bl	1e5a4 <__printf_chk@plt+0xd138>
   1e784:	bl	11208 <wcwidth@plt>
   1e788:	ldr	r3, [pc, #296]	; 1e8b8 <__printf_chk@plt+0xd44c>
   1e78c:	ldr	r2, [r3]
   1e790:	cmp	r0, #1
   1e794:	addgt	r0, r0, r0, lsl #1
   1e798:	movle	r0, #24
   1e79c:	lslgt	r0, r0, #3
   1e7a0:	cmp	r2, r4
   1e7a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e7a8:	ldr	r3, [pc, #268]	; 1e8bc <__printf_chk@plt+0xd450>
   1e7ac:	ldr	r3, [r3]
   1e7b0:	cmp	r3, #0
   1e7b4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e7b8:	ldr	r3, [r5, #40]	; 0x28
   1e7bc:	cmp	r3, #0
   1e7c0:	bne	1e824 <__printf_chk@plt+0xd3b8>
   1e7c4:	cmp	r2, r6
   1e7c8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e7cc:	mov	r1, r6
   1e7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e7d4:	b	1d680 <__printf_chk@plt+0xc214>
   1e7d8:	ldr	r1, [pc, #228]	; 1e8c4 <__printf_chk@plt+0xd458>
   1e7dc:	mov	r0, #344	; 0x158
   1e7e0:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e7e4:	b	1e650 <__printf_chk@plt+0xd1e4>
   1e7e8:	vmov	s15, r4
   1e7ec:	vmov	s13, r6
   1e7f0:	vldr	d4, [pc, #168]	; 1e8a0 <__printf_chk@plt+0xd434>
   1e7f4:	vldr	d5, [pc, #172]	; 1e8a8 <__printf_chk@plt+0xd43c>
   1e7f8:	vcvt.f64.s32	d7, s15
   1e7fc:	vcvt.f64.s32	d6, s13
   1e800:	ldr	r3, [r5, #48]	; 0x30
   1e804:	cmp	r3, r7
   1e808:	vmul.f64	d7, d6, d7
   1e80c:	vdiv.f64	d6, d7, d4
   1e810:	vadd.f64	d6, d6, d5
   1e814:	vcvt.s32.f64	s15, d6
   1e818:	vmov	r4, s15
   1e81c:	ble	1e768 <__printf_chk@plt+0xd2fc>
   1e820:	b	1e698 <__printf_chk@plt+0xd22c>
   1e824:	mov	r1, r6
   1e828:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e82c:	b	1d794 <__printf_chk@plt+0xc328>
   1e830:	ldr	r3, [r5, #52]	; 0x34
   1e834:	add	r9, r9, r9, lsl #3
   1e838:	add	r9, r3, r9, lsl #2
   1e83c:	ldr	r0, [r9, #8]
   1e840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e844:	ldr	r3, [r7]
   1e848:	str	r3, [r8]
   1e84c:	ldr	r3, [r5, #64]	; 0x40
   1e850:	str	r3, [r7]
   1e854:	str	r7, [r5, #64]	; 0x40
   1e858:	b	1e720 <__printf_chk@plt+0xd2b4>
   1e85c:	mov	r0, #12
   1e860:	bl	229fc <_Znwj@@Base>
   1e864:	mov	r3, r8
   1e868:	mov	r1, r4
   1e86c:	ldr	r2, [r5, #60]	; 0x3c
   1e870:	mov	r7, r0
   1e874:	bl	1dec8 <__printf_chk@plt+0xca5c>
   1e878:	b	1e71c <__printf_chk@plt+0xd2b0>
   1e87c:	mov	r1, r6
   1e880:	bl	1d794 <__printf_chk@plt+0xc328>
   1e884:	b	1e760 <__printf_chk@plt+0xd2f4>
   1e888:	mov	r0, r7
   1e88c:	bl	22a4c <_ZdlPv@@Base>
   1e890:	bl	1125c <__cxa_end_cleanup@plt>
   1e894:	bl	111f0 <abort@plt>
   1e898:	b	1e888 <__printf_chk@plt+0xd41c>
   1e89c:	nop			; (mov r0, r0)
   1e8a0:	andeq	r0, r0, r0
   1e8a4:	addmi	r4, pc, r0
   1e8a8:	andeq	r0, r0, r0
   1e8ac:	svccc	0x00e00000
   1e8b0:	svcvc	0x00fffe0b
   1e8b4:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1e8b8:	andeq	pc, r3, r0, lsr #26
   1e8bc:	andeq	pc, r3, r0, lsl #26
   1e8c0:	strdeq	pc, [r3], -r8
   1e8c4:	andeq	r8, r2, ip, ror #3
   1e8c8:	ldr	r0, [r0, #20]
   1e8cc:	bx	lr
   1e8d0:	ldr	r0, [r0, #24]
   1e8d4:	bx	lr
   1e8d8:	push	{r4, r5, r6, lr}
   1e8dc:	mov	r5, r0
   1e8e0:	ldr	r4, [r1]
   1e8e4:	cmp	r4, #0
   1e8e8:	blt	1e934 <__printf_chk@plt+0xd4c8>
   1e8ec:	ldr	r3, [r5, #48]	; 0x30
   1e8f0:	cmp	r3, r4
   1e8f4:	ble	1e908 <__printf_chk@plt+0xd49c>
   1e8f8:	ldr	r3, [r5, #44]	; 0x2c
   1e8fc:	ldr	r3, [r3, r4, lsl #2]
   1e900:	cmp	r3, #0
   1e904:	bge	1e920 <__printf_chk@plt+0xd4b4>
   1e908:	ldr	r3, [pc, #56]	; 1e948 <__printf_chk@plt+0xd4dc>
   1e90c:	ldr	r3, [r3]
   1e910:	cmp	r3, #0
   1e914:	beq	1e944 <__printf_chk@plt+0xd4d8>
   1e918:	mov	r0, #0
   1e91c:	pop	{r4, r5, r6, pc}
   1e920:	ldr	r2, [r5, #52]	; 0x34
   1e924:	add	r3, r3, r3, lsl #3
   1e928:	add	r3, r2, r3, lsl #2
   1e92c:	ldr	r0, [r3, #32]
   1e930:	pop	{r4, r5, r6, pc}
   1e934:	ldr	r1, [pc, #16]	; 1e94c <__printf_chk@plt+0xd4e0>
   1e938:	ldr	r0, [pc, #16]	; 1e950 <__printf_chk@plt+0xd4e4>
   1e93c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1e940:	b	1e8ec <__printf_chk@plt+0xd480>
   1e944:	bl	111f0 <abort@plt>
   1e948:	strdeq	pc, [r3], -r8
   1e94c:	andeq	r8, r2, ip, ror #3
   1e950:	andeq	r0, r0, r5, asr #4
   1e954:	ldr	r3, [pc, #4]	; 1e960 <__printf_chk@plt+0xd4f4>
   1e958:	ldr	r0, [r3]
   1e95c:	bx	lr
   1e960:	strdeq	pc, [r3], -r4
   1e964:	push	{r4, r5, r6, r7, r8, lr}
   1e968:	mov	r4, r0
   1e96c:	ldr	r6, [r0, #48]	; 0x30
   1e970:	cmp	r6, #0
   1e974:	bne	1e9c0 <__printf_chk@plt+0xd554>
   1e978:	cmp	r1, #127	; 0x7f
   1e97c:	bgt	1ea34 <__printf_chk@plt+0xd5c8>
   1e980:	mov	r3, #128	; 0x80
   1e984:	str	r3, [r0, #48]	; 0x30
   1e988:	mov	r0, #512	; 0x200
   1e98c:	bl	111e4 <_Znaj@plt>
   1e990:	ldr	r3, [r4, #48]	; 0x30
   1e994:	cmp	r3, #0
   1e998:	str	r0, [r4, #44]	; 0x2c
   1e99c:	pople	{r4, r5, r6, r7, r8, pc}
   1e9a0:	add	r3, r0, r3, lsl #2
   1e9a4:	sub	r3, r3, #4
   1e9a8:	sub	r0, r0, #4
   1e9ac:	mvn	r2, #0
   1e9b0:	str	r2, [r0, #4]!
   1e9b4:	cmp	r0, r3
   1e9b8:	bne	1e9b0 <__printf_chk@plt+0xd544>
   1e9bc:	pop	{r4, r5, r6, r7, r8, pc}
   1e9c0:	lsl	r0, r6, #1
   1e9c4:	cmp	r0, r1
   1e9c8:	addle	r0, r1, #10
   1e9cc:	cmn	r0, #-536870910	; 0xe0000002
   1e9d0:	str	r0, [r4, #48]	; 0x30
   1e9d4:	lslls	r0, r0, #2
   1e9d8:	mvnhi	r0, #0
   1e9dc:	ldr	r5, [r4, #44]	; 0x2c
   1e9e0:	bl	111e4 <_Znaj@plt>
   1e9e4:	lsl	r7, r6, #2
   1e9e8:	mov	r1, r5
   1e9ec:	mov	r2, r7
   1e9f0:	str	r0, [r4, #44]	; 0x2c
   1e9f4:	bl	11334 <memcpy@plt>
   1e9f8:	ldr	r1, [r4, #48]	; 0x30
   1e9fc:	cmp	r6, r1
   1ea00:	mov	r3, r0
   1ea04:	bge	1ea28 <__printf_chk@plt+0xd5bc>
   1ea08:	sub	r0, r7, #4
   1ea0c:	add	r1, r3, r1, lsl #2
   1ea10:	add	r0, r3, r0
   1ea14:	mvn	r2, #0
   1ea18:	sub	r3, r1, #4
   1ea1c:	str	r2, [r0, #4]!
   1ea20:	cmp	r0, r3
   1ea24:	bne	1ea1c <__printf_chk@plt+0xd5b0>
   1ea28:	mov	r0, r5
   1ea2c:	pop	{r4, r5, r6, r7, r8, lr}
   1ea30:	b	112a4 <_ZdaPv@plt>
   1ea34:	add	r1, r1, #10
   1ea38:	cmn	r1, #-536870910	; 0xe0000002
   1ea3c:	str	r1, [r0, #48]	; 0x30
   1ea40:	lslle	r0, r1, #2
   1ea44:	mvngt	r0, #0
   1ea48:	b	1e98c <__printf_chk@plt+0xd520>
   1ea4c:	push	{r4, r5, r6, lr}
   1ea50:	mov	r5, r0
   1ea54:	ldr	r6, [r0, #52]	; 0x34
   1ea58:	cmp	r6, #0
   1ea5c:	beq	1eaa4 <__printf_chk@plt+0xd638>
   1ea60:	ldr	r4, [r0, #60]	; 0x3c
   1ea64:	ldr	r3, [pc, #80]	; 1eabc <__printf_chk@plt+0xd650>
   1ea68:	lsl	r0, r4, #1
   1ea6c:	cmp	r0, r3
   1ea70:	str	r0, [r5, #60]	; 0x3c
   1ea74:	addls	r0, r0, r4, lsl #4
   1ea78:	mvnhi	r0, #0
   1ea7c:	lslls	r0, r0, #2
   1ea80:	bl	111e4 <_Znaj@plt>
   1ea84:	add	r4, r4, r4, lsl #3
   1ea88:	mov	r1, r6
   1ea8c:	lsl	r2, r4, #2
   1ea90:	str	r0, [r5, #52]	; 0x34
   1ea94:	bl	11334 <memcpy@plt>
   1ea98:	mov	r0, r6
   1ea9c:	pop	{r4, r5, r6, lr}
   1eaa0:	b	112a4 <_ZdaPv@plt>
   1eaa4:	mov	r3, #16
   1eaa8:	str	r3, [r0, #60]	; 0x3c
   1eaac:	mov	r0, #576	; 0x240
   1eab0:	bl	111e4 <_Znaj@plt>
   1eab4:	str	r0, [r5, #52]	; 0x34
   1eab8:	pop	{r4, r5, r6, pc}
   1eabc:	orreq	r3, lr, #14876672	; 0xe30000
   1eac0:	push	{r4, r5, r6, r7, r8, lr}
   1eac4:	mov	r5, r0
   1eac8:	ldr	r0, [r0, #48]	; 0x30
   1eacc:	subs	r4, r0, #1
   1ead0:	bmi	1eb3c <__printf_chk@plt+0xd6d0>
   1ead4:	ldr	r6, [r5, #44]	; 0x2c
   1ead8:	ldr	r3, [r6, r4, lsl #2]
   1eadc:	cmp	r3, #0
   1eae0:	bge	1eb3c <__printf_chk@plt+0xd6d0>
   1eae4:	sub	r2, r0, #-1073741823	; 0xc0000001
   1eae8:	add	r2, r6, r2, lsl #2
   1eaec:	b	1eb00 <__printf_chk@plt+0xd694>
   1eaf0:	ldr	r1, [r2, #-4]!
   1eaf4:	cmp	r1, #0
   1eaf8:	bge	1eb94 <__printf_chk@plt+0xd728>
   1eafc:	mov	r4, r3
   1eb00:	subs	r3, r4, #1
   1eb04:	bcs	1eaf0 <__printf_chk@plt+0xd684>
   1eb08:	cmp	r0, #0
   1eb0c:	ble	1eb3c <__printf_chk@plt+0xd6d0>
   1eb10:	mov	r4, #0
   1eb14:	mov	r7, r4
   1eb18:	mov	r0, r4
   1eb1c:	bl	111e4 <_Znaj@plt>
   1eb20:	mov	r2, r7
   1eb24:	mov	r1, r6
   1eb28:	str	r0, [r5, #44]	; 0x2c
   1eb2c:	bl	11334 <memcpy@plt>
   1eb30:	mov	r0, r6
   1eb34:	bl	112a4 <_ZdaPv@plt>
   1eb38:	str	r4, [r5, #48]	; 0x30
   1eb3c:	ldr	r3, [r5, #56]	; 0x38
   1eb40:	ldr	r2, [r5, #60]	; 0x3c
   1eb44:	cmp	r3, r2
   1eb48:	popge	{r4, r5, r6, r7, r8, pc}
   1eb4c:	ldr	r2, [pc, #92]	; 1ebb0 <__printf_chk@plt+0xd744>
   1eb50:	ldr	r4, [r5, #52]	; 0x34
   1eb54:	cmp	r3, r2
   1eb58:	addls	r3, r3, r3, lsl #3
   1eb5c:	mvnhi	r0, #0
   1eb60:	lslls	r0, r3, #2
   1eb64:	bl	111e4 <_Znaj@plt>
   1eb68:	ldr	r2, [r5, #56]	; 0x38
   1eb6c:	mov	r1, r4
   1eb70:	add	r2, r2, r2, lsl #3
   1eb74:	lsl	r2, r2, #2
   1eb78:	str	r0, [r5, #52]	; 0x34
   1eb7c:	bl	11334 <memcpy@plt>
   1eb80:	mov	r0, r4
   1eb84:	bl	112a4 <_ZdaPv@plt>
   1eb88:	ldr	r3, [r5, #56]	; 0x38
   1eb8c:	str	r3, [r5, #60]	; 0x3c
   1eb90:	pop	{r4, r5, r6, r7, r8, pc}
   1eb94:	cmp	r0, r4
   1eb98:	ble	1eb3c <__printf_chk@plt+0xd6d0>
   1eb9c:	cmn	r4, #-536870911	; 0xe0000001
   1eba0:	lsl	r7, r4, #2
   1eba4:	movcc	r0, r7
   1eba8:	mvncs	r0, #0
   1ebac:	b	1eb1c <__printf_chk@plt+0xd6b0>
   1ebb0:	orreq	r3, lr, #14876672	; 0xe30000
   1ebb4:	push	{r4, r5, r6, r7, r8, lr}
   1ebb8:	mov	r5, r0
   1ebbc:	ldr	r6, [r1]
   1ebc0:	mov	r4, r2
   1ebc4:	cmp	r6, #0
   1ebc8:	blt	1ec24 <__printf_chk@plt+0xd7b8>
   1ebcc:	ldr	r3, [r5, #48]	; 0x30
   1ebd0:	cmp	r3, r6
   1ebd4:	ble	1ec3c <__printf_chk@plt+0xd7d0>
   1ebd8:	ldr	r3, [r5, #56]	; 0x38
   1ebdc:	ldr	r2, [r5, #60]	; 0x3c
   1ebe0:	add	r7, r3, #1
   1ebe4:	cmp	r7, r2
   1ebe8:	bge	1ec64 <__printf_chk@plt+0xd7f8>
   1ebec:	ldr	r2, [r5, #44]	; 0x2c
   1ebf0:	mov	lr, r4
   1ebf4:	ldr	ip, [r5, #52]	; 0x34
   1ebf8:	str	r3, [r2, r6, lsl #2]
   1ebfc:	add	r4, r3, r3, lsl #3
   1ec00:	ldm	lr!, {r0, r1, r2, r3}
   1ec04:	add	ip, ip, r4, lsl #2
   1ec08:	str	r7, [r5, #56]	; 0x38
   1ec0c:	stmia	ip!, {r0, r1, r2, r3}
   1ec10:	ldm	lr!, {r0, r1, r2, r3}
   1ec14:	stmia	ip!, {r0, r1, r2, r3}
   1ec18:	ldr	r3, [lr]
   1ec1c:	str	r3, [ip]
   1ec20:	pop	{r4, r5, r6, r7, r8, pc}
   1ec24:	ldr	r1, [pc, #108]	; 1ec98 <__printf_chk@plt+0xd82c>
   1ec28:	ldr	r0, [pc, #108]	; 1ec9c <__printf_chk@plt+0xd830>
   1ec2c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1ec30:	ldr	r3, [r5, #48]	; 0x30
   1ec34:	cmp	r3, r6
   1ec38:	bgt	1ebd8 <__printf_chk@plt+0xd76c>
   1ec3c:	mov	r1, r6
   1ec40:	mov	r0, r5
   1ec44:	bl	1e964 <__printf_chk@plt+0xd4f8>
   1ec48:	ldr	r3, [r5, #48]	; 0x30
   1ec4c:	cmp	r3, r6
   1ec50:	bgt	1ebd8 <__printf_chk@plt+0xd76c>
   1ec54:	ldr	r1, [pc, #60]	; 1ec98 <__printf_chk@plt+0xd82c>
   1ec58:	ldr	r0, [pc, #64]	; 1eca0 <__printf_chk@plt+0xd834>
   1ec5c:	bl	1c0cc <__printf_chk@plt+0xac60>
   1ec60:	b	1ebd8 <__printf_chk@plt+0xd76c>
   1ec64:	mov	r0, r5
   1ec68:	bl	1ea4c <__printf_chk@plt+0xd5e0>
   1ec6c:	ldr	r3, [r5, #56]	; 0x38
   1ec70:	ldr	r2, [r5, #60]	; 0x3c
   1ec74:	add	r7, r3, #1
   1ec78:	cmp	r7, r2
   1ec7c:	blt	1ebec <__printf_chk@plt+0xd780>
   1ec80:	ldr	r1, [pc, #16]	; 1ec98 <__printf_chk@plt+0xd82c>
   1ec84:	mov	r0, #668	; 0x29c
   1ec88:	bl	1c0cc <__printf_chk@plt+0xac60>
   1ec8c:	ldr	r3, [r5, #56]	; 0x38
   1ec90:	add	r7, r3, #1
   1ec94:	b	1ebec <__printf_chk@plt+0xd780>
   1ec98:	andeq	r8, r2, ip, ror #3
   1ec9c:	muleq	r0, r6, r2
   1eca0:	muleq	r0, r9, r2
   1eca4:	push	{r4, r5, r6, lr}
   1eca8:	mov	r6, r0
   1ecac:	ldr	r4, [r1]
   1ecb0:	ldr	r5, [r2]
   1ecb4:	cmp	r4, #0
   1ecb8:	cmpge	r5, #0
   1ecbc:	blt	1ece4 <__printf_chk@plt+0xd878>
   1ecc0:	ldr	r3, [r0, #48]	; 0x30
   1ecc4:	cmp	r3, r5
   1ecc8:	ble	1ece4 <__printf_chk@plt+0xd878>
   1eccc:	cmp	r4, r3
   1ecd0:	bge	1ecfc <__printf_chk@plt+0xd890>
   1ecd4:	ldr	r3, [r6, #44]	; 0x2c
   1ecd8:	ldr	r2, [r3, r5, lsl #2]
   1ecdc:	str	r2, [r3, r4, lsl #2]
   1ece0:	pop	{r4, r5, r6, pc}
   1ece4:	ldr	r1, [pc, #32]	; 1ed0c <__printf_chk@plt+0xd8a0>
   1ece8:	ldr	r0, [pc, #32]	; 1ed10 <__printf_chk@plt+0xd8a4>
   1ecec:	bl	1c0cc <__printf_chk@plt+0xac60>
   1ecf0:	ldr	r3, [r6, #48]	; 0x30
   1ecf4:	cmp	r4, r3
   1ecf8:	blt	1ecd4 <__printf_chk@plt+0xd868>
   1ecfc:	mov	r1, r4
   1ed00:	mov	r0, r6
   1ed04:	bl	1e964 <__printf_chk@plt+0xd4f8>
   1ed08:	b	1ecd4 <__printf_chk@plt+0xd868>
   1ed0c:	andeq	r8, r2, ip, ror #3
   1ed10:	andeq	r0, r0, r5, lsr #5
   1ed14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ed18:	mov	r8, r3
   1ed1c:	ldr	r6, [pc, #460]	; 1eef0 <__printf_chk@plt+0xda84>
   1ed20:	sub	sp, sp, #308	; 0x134
   1ed24:	mov	r7, r1
   1ed28:	ldr	r3, [r6]
   1ed2c:	mov	r5, r0
   1ed30:	mov	r9, r2
   1ed34:	mov	r2, #1
   1ed38:	str	r0, [sp, #12]
   1ed3c:	str	r2, [sp, #8]
   1ed40:	str	r3, [sp, #300]	; 0x12c
   1ed44:	ldrb	r3, [r5]
   1ed48:	ldr	r2, [pc, #420]	; 1eef4 <__printf_chk@plt+0xda88>
   1ed4c:	ldrb	r4, [r2, r3]
   1ed50:	cmp	r4, #0
   1ed54:	bne	1ee48 <__printf_chk@plt+0xd9dc>
   1ed58:	ldr	fp, [pc, #408]	; 1eef8 <__printf_chk@plt+0xda8c>
   1ed5c:	b	1ed70 <__printf_chk@plt+0xd904>
   1ed60:	add	r4, r4, #1
   1ed64:	cmp	r4, #41	; 0x29
   1ed68:	add	fp, fp, #24
   1ed6c:	beq	1eddc <__printf_chk@plt+0xd970>
   1ed70:	ldr	sl, [fp]
   1ed74:	mov	r1, r5
   1ed78:	mov	r0, sl
   1ed7c:	bl	11148 <strcasecmp@plt>
   1ed80:	cmp	r0, #0
   1ed84:	bne	1ed60 <__printf_chk@plt+0xd8f4>
   1ed88:	cmp	r9, #0
   1ed8c:	addne	r3, r4, r4, lsl #1
   1ed90:	ldrne	r2, [pc, #352]	; 1eef8 <__printf_chk@plt+0xda8c>
   1ed94:	addne	r3, r2, r3, lsl #3
   1ed98:	ldrdne	r0, [r3, #8]
   1ed9c:	strdne	r0, [r9]
   1eda0:	cmp	r8, #0
   1eda4:	addne	r4, r4, r4, lsl #1
   1eda8:	ldrne	r3, [pc, #328]	; 1eef8 <__printf_chk@plt+0xda8c>
   1edac:	addne	r4, r3, r4, lsl #3
   1edb0:	ldrdne	r0, [r4, #16]
   1edb4:	strdne	r0, [r8]
   1edb8:	cmp	r7, #0
   1edbc:	strne	sl, [r7]
   1edc0:	mov	r0, #1
   1edc4:	ldr	r2, [sp, #300]	; 0x12c
   1edc8:	ldr	r3, [r6]
   1edcc:	cmp	r2, r3
   1edd0:	bne	1eeec <__printf_chk@plt+0xda80>
   1edd4:	add	sp, sp, #308	; 0x134
   1edd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eddc:	ldr	r3, [sp, #8]
   1ede0:	cmp	r3, #0
   1ede4:	beq	1ee40 <__printf_chk@plt+0xd9d4>
   1ede8:	ldr	r1, [pc, #268]	; 1eefc <__printf_chk@plt+0xda90>
   1edec:	ldr	r0, [sp, #12]
   1edf0:	bl	11400 <fopen64@plt>
   1edf4:	subs	r4, r0, #0
   1edf8:	beq	1ee40 <__printf_chk@plt+0xd9d4>
   1edfc:	mov	r2, r4
   1ee00:	mov	r1, #254	; 0xfe
   1ee04:	add	r0, sp, #44	; 0x2c
   1ee08:	bl	112ec <fgets@plt>
   1ee0c:	mov	r0, r4
   1ee10:	bl	11370 <fclose@plt>
   1ee14:	add	r0, sp, #44	; 0x2c
   1ee18:	bl	11358 <strlen@plt>
   1ee1c:	add	r5, sp, #44	; 0x2c
   1ee20:	mov	r3, #0
   1ee24:	str	r3, [sp, #8]
   1ee28:	add	r0, r5, r0
   1ee2c:	ldrb	r3, [r0, #-1]
   1ee30:	cmp	r3, #10
   1ee34:	moveq	r3, #0
   1ee38:	strbeq	r3, [r0, #-1]
   1ee3c:	b	1ed44 <__printf_chk@plt+0xd8d8>
   1ee40:	mov	r0, #0
   1ee44:	b	1edc4 <__printf_chk@plt+0xd958>
   1ee48:	add	r3, sp, #40	; 0x28
   1ee4c:	add	r4, sp, #24
   1ee50:	str	r3, [sp, #4]
   1ee54:	mov	r0, r5
   1ee58:	add	r2, sp, #16
   1ee5c:	str	r4, [sp]
   1ee60:	add	r3, sp, #36	; 0x24
   1ee64:	ldr	r1, [pc, #148]	; 1ef00 <__printf_chk@plt+0xda94>
   1ee68:	bl	113dc <sscanf@plt>
   1ee6c:	cmp	r0, #4
   1ee70:	bne	1ee40 <__printf_chk@plt+0xd9d4>
   1ee74:	vldr	d7, [sp, #16]
   1ee78:	vcmpe.f64	d7, #0.0
   1ee7c:	vmrs	APSR_nzcv, fpscr
   1ee80:	ble	1ee40 <__printf_chk@plt+0xd9d4>
   1ee84:	vldr	d7, [sp, #24]
   1ee88:	vcmpe.f64	d7, #0.0
   1ee8c:	vmrs	APSR_nzcv, fpscr
   1ee90:	ble	1ee40 <__printf_chk@plt+0xd9d4>
   1ee94:	add	r0, sp, #16
   1ee98:	ldrb	r1, [sp, #36]	; 0x24
   1ee9c:	bl	1dd2c <__printf_chk@plt+0xc8c0>
   1eea0:	cmp	r0, #0
   1eea4:	beq	1ee40 <__printf_chk@plt+0xd9d4>
   1eea8:	mov	r0, r4
   1eeac:	ldrb	r1, [sp, #40]	; 0x28
   1eeb0:	bl	1dd2c <__printf_chk@plt+0xc8c0>
   1eeb4:	cmp	r0, #0
   1eeb8:	beq	1ee40 <__printf_chk@plt+0xd9d4>
   1eebc:	cmp	r9, #0
   1eec0:	ldrdne	r2, [sp, #16]
   1eec4:	strdne	r2, [r9]
   1eec8:	cmp	r8, #0
   1eecc:	ldrdne	r2, [sp, #24]
   1eed0:	strdne	r2, [r8]
   1eed4:	cmp	r7, #0
   1eed8:	beq	1edc0 <__printf_chk@plt+0xd954>
   1eedc:	ldr	r3, [pc, #32]	; 1ef04 <__printf_chk@plt+0xda98>
   1eee0:	mov	r0, #1
   1eee4:	str	r3, [r7]
   1eee8:	b	1edc4 <__printf_chk@plt+0xd958>
   1eeec:	bl	11250 <__stack_chk_fail@plt>
   1eef0:	andeq	fp, r3, r0, ror #26
   1eef4:	andeq	pc, r3, r0, asr #11
   1eef8:	andeq	r0, r4, r8, asr #11
   1eefc:	andeq	r7, r2, r4, ror #20
   1ef00:	andeq	r8, r2, r4, lsr r2
   1ef04:	andeq	r8, r2, ip, asr #4
   1ef08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef0c:	vpush	{d8-d9}
   1ef10:	ldr	r9, [pc, #1040]	; 1f328 <__printf_chk@plt+0xdebc>
   1ef14:	ldr	r4, [r0, #20]
   1ef18:	mov	r7, r0
   1ef1c:	sub	sp, sp, #148	; 0x94
   1ef20:	ldr	r3, [r9]
   1ef24:	mov	r5, r1
   1ef28:	mov	r0, r4
   1ef2c:	ldr	r1, [pc, #1016]	; 1f32c <__printf_chk@plt+0xdec0>
   1ef30:	str	r2, [sp, #16]
   1ef34:	str	r3, [sp, #140]	; 0x8c
   1ef38:	bl	113a0 <strcmp@plt>
   1ef3c:	subs	r8, r0, #0
   1ef40:	bne	1ef78 <__printf_chk@plt+0xdb0c>
   1ef44:	cmp	r5, #0
   1ef48:	beq	1f178 <__printf_chk@plt+0xdd0c>
   1ef4c:	mov	r8, #0
   1ef50:	mov	r3, #1
   1ef54:	str	r3, [r5]
   1ef58:	ldr	r2, [sp, #140]	; 0x8c
   1ef5c:	ldr	r3, [r9]
   1ef60:	mov	r0, r8
   1ef64:	cmp	r2, r3
   1ef68:	bne	1fab4 <__printf_chk@plt+0xe648>
   1ef6c:	add	sp, sp, #148	; 0x94
   1ef70:	vpop	{d8-d9}
   1ef74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef78:	mov	r0, r4
   1ef7c:	add	r1, sp, #28
   1ef80:	bl	206f8 <__printf_chk@plt+0xf28c>
   1ef84:	cmp	r0, #0
   1ef88:	beq	1f234 <__printf_chk@plt+0xddc8>
   1ef8c:	ldr	r3, [sp, #28]
   1ef90:	ldr	r2, [sp, #16]
   1ef94:	str	r3, [sp, #80]	; 0x50
   1ef98:	mov	r3, #0
   1ef9c:	str	r3, [sp, #84]	; 0x54
   1efa0:	str	r3, [sp, #88]	; 0x58
   1efa4:	str	r3, [sp, #100]	; 0x64
   1efa8:	mov	r3, #1
   1efac:	vldr	d8, [pc, #868]	; 1f318 <__printf_chk@plt+0xdeac>
   1efb0:	vldr	d9, [pc, #872]	; 1f320 <__printf_chk@plt+0xdeb4>
   1efb4:	ldr	r5, [pc, #968]	; 1f384 <__printf_chk@plt+0xdf18>
   1efb8:	ldr	r6, [pc, #880]	; 1f330 <__printf_chk@plt+0xdec4>
   1efbc:	ldr	sl, [pc, #880]	; 1f334 <__printf_chk@plt+0xdec8>
   1efc0:	ldr	fp, [pc, #880]	; 1f338 <__printf_chk@plt+0xdecc>
   1efc4:	str	r0, [sp, #76]	; 0x4c
   1efc8:	str	r2, [sp, #96]	; 0x60
   1efcc:	str	r3, [sp, #92]	; 0x5c
   1efd0:	b	1eff4 <__printf_chk@plt+0xdb88>
   1efd4:	mov	r1, r5
   1efd8:	ldr	r0, [sp, #100]	; 0x64
   1efdc:	bl	111cc <strtok@plt>
   1efe0:	mov	r1, r6
   1efe4:	mov	r4, r0
   1efe8:	bl	113a0 <strcmp@plt>
   1efec:	cmp	r0, #0
   1eff0:	bne	1f030 <__printf_chk@plt+0xdbc4>
   1eff4:	add	r0, sp, #76	; 0x4c
   1eff8:	bl	1d970 <__printf_chk@plt+0xc504>
   1effc:	cmp	r0, #0
   1f000:	bne	1efd4 <__printf_chk@plt+0xdb68>
   1f004:	ldr	r3, [pc, #924]	; 1f3a8 <__printf_chk@plt+0xdf3c>
   1f008:	ldr	r3, [r3]
   1f00c:	cmp	r3, #0
   1f010:	bne	1f29c <__printf_chk@plt+0xde30>
   1f014:	ldr	r3, [sp, #96]	; 0x60
   1f018:	cmp	r3, #0
   1f01c:	beq	1f2f8 <__printf_chk@plt+0xde8c>
   1f020:	mov	r8, #0
   1f024:	add	r0, sp, #76	; 0x4c
   1f028:	bl	1d938 <__printf_chk@plt+0xc4cc>
   1f02c:	b	1ef58 <__printf_chk@plt+0xdaec>
   1f030:	mov	r1, sl
   1f034:	mov	r0, r4
   1f038:	bl	113a0 <strcmp@plt>
   1f03c:	subs	r8, r0, #0
   1f040:	beq	1f1fc <__printf_chk@plt+0xdd90>
   1f044:	mov	r1, fp
   1f048:	mov	r0, r4
   1f04c:	bl	113a0 <strcmp@plt>
   1f050:	subs	r8, r0, #0
   1f054:	beq	1f190 <__printf_chk@plt+0xdd24>
   1f058:	ldr	r1, [pc, #732]	; 1f33c <__printf_chk@plt+0xded0>
   1f05c:	mov	r0, r4
   1f060:	bl	113a0 <strcmp@plt>
   1f064:	subs	r8, r0, #0
   1f068:	beq	1f130 <__printf_chk@plt+0xdcc4>
   1f06c:	ldr	r1, [pc, #716]	; 1f340 <__printf_chk@plt+0xded4>
   1f070:	mov	r0, r4
   1f074:	bl	113a0 <strcmp@plt>
   1f078:	cmp	r0, #0
   1f07c:	beq	1f740 <__printf_chk@plt+0xe2d4>
   1f080:	ldr	r1, [pc, #700]	; 1f344 <__printf_chk@plt+0xded8>
   1f084:	mov	r0, r4
   1f088:	bl	113a0 <strcmp@plt>
   1f08c:	cmp	r0, #0
   1f090:	moveq	r3, #1
   1f094:	streq	r3, [r7, #16]
   1f098:	beq	1eff4 <__printf_chk@plt+0xdb88>
   1f09c:	ldr	r1, [pc, #740]	; 1f388 <__printf_chk@plt+0xdf1c>
   1f0a0:	mov	r0, r4
   1f0a4:	bl	113a0 <strcmp@plt>
   1f0a8:	cmp	r0, #0
   1f0ac:	beq	1f3ec <__printf_chk@plt+0xdf80>
   1f0b0:	ldr	r1, [pc, #724]	; 1f38c <__printf_chk@plt+0xdf20>
   1f0b4:	mov	r0, r4
   1f0b8:	bl	113a0 <strcmp@plt>
   1f0bc:	cmp	r0, #0
   1f0c0:	beq	1f3ec <__printf_chk@plt+0xdf80>
   1f0c4:	ldr	r1, [pc, #636]	; 1f348 <__printf_chk@plt+0xdedc>
   1f0c8:	mov	r0, #0
   1f0cc:	bl	111cc <strtok@plt>
   1f0d0:	ldr	r3, [r7]
   1f0d4:	ldr	r8, [r3, #8]
   1f0d8:	cmp	r0, #0
   1f0dc:	beq	1f0e4 <__printf_chk@plt+0xdc78>
   1f0e0:	bl	1d854 <__printf_chk@plt+0xc3e8>
   1f0e4:	ldr	r3, [pc, #608]	; 1f34c <__printf_chk@plt+0xdee0>
   1f0e8:	cmp	r8, r3
   1f0ec:	beq	1eff4 <__printf_chk@plt+0xdb88>
   1f0f0:	ldr	r3, [sp, #84]	; 0x54
   1f0f4:	mov	r2, r0
   1f0f8:	str	r3, [sp]
   1f0fc:	mov	r1, r4
   1f100:	ldr	r3, [sp, #80]	; 0x50
   1f104:	mov	r0, r7
   1f108:	blx	r8
   1f10c:	b	1eff4 <__printf_chk@plt+0xdb88>
   1f110:	ldr	r1, [pc, #568]	; 1f350 <__printf_chk@plt+0xdee4>
   1f114:	mov	r0, r4
   1f118:	bl	113a0 <strcmp@plt>
   1f11c:	cmp	r0, #0
   1f120:	bne	1f264 <__printf_chk@plt+0xddf8>
   1f124:	ldr	r3, [r7, #4]
   1f128:	orr	r3, r3, #4
   1f12c:	str	r3, [r7, #4]
   1f130:	mov	r1, r5
   1f134:	mov	r0, #0
   1f138:	bl	111cc <strtok@plt>
   1f13c:	subs	r4, r0, #0
   1f140:	beq	1eff4 <__printf_chk@plt+0xdb88>
   1f144:	ldr	r1, [pc, #520]	; 1f354 <__printf_chk@plt+0xdee8>
   1f148:	bl	113a0 <strcmp@plt>
   1f14c:	cmp	r0, #0
   1f150:	beq	1eff4 <__printf_chk@plt+0xdb88>
   1f154:	ldr	r1, [pc, #508]	; 1f358 <__printf_chk@plt+0xdeec>
   1f158:	mov	r0, r4
   1f15c:	bl	113a0 <strcmp@plt>
   1f160:	cmp	r0, #0
   1f164:	bne	1f1d8 <__printf_chk@plt+0xdd6c>
   1f168:	ldr	r3, [r7, #4]
   1f16c:	orr	r3, r3, #1
   1f170:	str	r3, [r7, #4]
   1f174:	b	1f130 <__printf_chk@plt+0xdcc4>
   1f178:	ldr	r3, [pc, #612]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f17c:	ldr	r0, [pc, #472]	; 1f35c <__printf_chk@plt+0xdef0>
   1f180:	mov	r2, r3
   1f184:	mov	r1, r3
   1f188:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1f18c:	b	1ef58 <__printf_chk@plt+0xdaec>
   1f190:	mov	r1, r5
   1f194:	bl	111cc <strtok@plt>
   1f198:	subs	r4, r0, #0
   1f19c:	beq	1f834 <__printf_chk@plt+0xe3c8>
   1f1a0:	add	r2, sp, #56	; 0x38
   1f1a4:	ldr	r1, [pc, #436]	; 1f360 <__printf_chk@plt+0xdef4>
   1f1a8:	bl	113dc <sscanf@plt>
   1f1ac:	cmp	r0, #1
   1f1b0:	bne	1f834 <__printf_chk@plt+0xe3c8>
   1f1b4:	vldr	d7, [sp, #56]	; 0x38
   1f1b8:	vcmpe.f64	d7, d8
   1f1bc:	vmrs	APSR_nzcv, fpscr
   1f1c0:	bge	1f834 <__printf_chk@plt+0xe3c8>
   1f1c4:	vcmpe.f64	d7, d9
   1f1c8:	vmrs	APSR_nzcv, fpscr
   1f1cc:	bls	1f834 <__printf_chk@plt+0xe3c8>
   1f1d0:	vstr	d7, [r7, #32]
   1f1d4:	b	1eff4 <__printf_chk@plt+0xdb88>
   1f1d8:	ldr	r1, [pc, #388]	; 1f364 <__printf_chk@plt+0xdef8>
   1f1dc:	mov	r0, r4
   1f1e0:	bl	113a0 <strcmp@plt>
   1f1e4:	cmp	r0, #0
   1f1e8:	bne	1f110 <__printf_chk@plt+0xdca4>
   1f1ec:	ldr	r3, [r7, #4]
   1f1f0:	orr	r3, r3, #2
   1f1f4:	str	r3, [r7, #4]
   1f1f8:	b	1f130 <__printf_chk@plt+0xdcc4>
   1f1fc:	mov	r1, r5
   1f200:	bl	111cc <strtok@plt>
   1f204:	cmp	r0, #0
   1f208:	beq	1f80c <__printf_chk@plt+0xe3a0>
   1f20c:	add	r2, sp, #104	; 0x68
   1f210:	ldr	r1, [pc, #384]	; 1f398 <__printf_chk@plt+0xdf2c>
   1f214:	bl	113dc <sscanf@plt>
   1f218:	cmp	r0, #1
   1f21c:	bne	1f80c <__printf_chk@plt+0xe3a0>
   1f220:	ldr	r3, [sp, #104]	; 0x68
   1f224:	cmp	r3, #0
   1f228:	ble	1f80c <__printf_chk@plt+0xe3a0>
   1f22c:	str	r3, [r7, #12]
   1f230:	b	1eff4 <__printf_chk@plt+0xdb88>
   1f234:	cmp	r5, #0
   1f238:	bne	1ef4c <__printf_chk@plt+0xdae0>
   1f23c:	ldr	r1, [r7, #20]
   1f240:	add	r0, sp, #104	; 0x68
   1f244:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f248:	ldr	r3, [pc, #404]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f24c:	add	r1, sp, #104	; 0x68
   1f250:	mov	r2, r3
   1f254:	ldr	r0, [pc, #268]	; 1f368 <__printf_chk@plt+0xdefc>
   1f258:	mov	r8, r5
   1f25c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   1f260:	b	1ef58 <__printf_chk@plt+0xdaec>
   1f264:	ldr	r1, [pc, #256]	; 1f36c <__printf_chk@plt+0xdf00>
   1f268:	mov	r0, r4
   1f26c:	bl	113a0 <strcmp@plt>
   1f270:	cmp	r0, #0
   1f274:	beq	1f2e8 <__printf_chk@plt+0xde7c>
   1f278:	ldr	r1, [pc, #240]	; 1f370 <__printf_chk@plt+0xdf04>
   1f27c:	mov	r0, r4
   1f280:	bl	113a0 <strcmp@plt>
   1f284:	cmp	r0, #0
   1f288:	bne	1fa54 <__printf_chk@plt+0xe5e8>
   1f28c:	ldr	r3, [r7, #4]
   1f290:	orr	r3, r3, #16
   1f294:	str	r3, [r7, #4]
   1f298:	b	1f130 <__printf_chk@plt+0xdcc4>
   1f29c:	ldr	r3, [r7, #12]
   1f2a0:	cmp	r3, #0
   1f2a4:	bne	1f2e0 <__printf_chk@plt+0xde74>
   1f2a8:	ldr	r2, [pc, #196]	; 1f374 <__printf_chk@plt+0xdf08>
   1f2ac:	ldr	r3, [r7, #40]	; 0x28
   1f2b0:	ldr	r0, [pc, #192]	; 1f378 <__printf_chk@plt+0xdf0c>
   1f2b4:	ldr	r2, [r2]
   1f2b8:	ldr	r1, [pc, #188]	; 1f37c <__printf_chk@plt+0xdf10>
   1f2bc:	cmp	r3, #0
   1f2c0:	add	r2, r2, r2, lsl #1
   1f2c4:	ldr	r0, [r0]
   1f2c8:	add	r2, r2, r2, lsl #3
   1f2cc:	ldr	r1, [r1]
   1f2d0:	lsl	r2, r2, #3
   1f2d4:	beq	1f7d4 <__printf_chk@plt+0xe368>
   1f2d8:	bl	1d794 <__printf_chk@plt+0xc328>
   1f2dc:	str	r0, [r7, #12]
   1f2e0:	mov	r8, #1
   1f2e4:	b	1f024 <__printf_chk@plt+0xdbb8>
   1f2e8:	ldr	r3, [r7, #4]
   1f2ec:	orr	r3, r3, #8
   1f2f0:	str	r3, [r7, #4]
   1f2f4:	b	1f130 <__printf_chk@plt+0xdcc4>
   1f2f8:	ldr	r3, [pc, #228]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f2fc:	ldr	r1, [pc, #124]	; 1f380 <__printf_chk@plt+0xdf14>
   1f300:	str	r3, [sp]
   1f304:	mov	r2, r3
   1f308:	add	r0, sp, #76	; 0x4c
   1f30c:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f310:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f314:	nop			; (mov r0, r0)
   1f318:	andeq	r0, r0, r0
   1f31c:	subsmi	r8, r6, r0
   1f320:	andeq	r0, r0, r0
   1f324:	subsgt	r8, r6, r0
   1f328:	andeq	fp, r3, r0, ror #26
   1f32c:	andeq	r8, r2, r4, asr r2
   1f330:	andeq	r8, r2, ip, ror r2
   1f334:	andeq	r8, r2, r0, lsr #5
   1f338:	ldrdeq	r8, [r2], -r4
   1f33c:	andeq	r8, r2, r4, lsl #6
   1f340:	andeq	r8, r2, ip, lsr r3
   1f344:	andeq	r8, r2, r8, ror r3
   1f348:	andeq	r8, r2, ip, lsr #20
   1f34c:	andeq	sp, r1, r0, asr #10
   1f350:	andeq	r8, r2, r4, lsl r3
   1f354:	andeq	r6, r2, ip, lsr #21
   1f358:	andeq	r8, r2, r8, lsl #1
   1f35c:	andeq	r8, r2, ip, asr r2
   1f360:	ldrdeq	r8, [r2], -ip
   1f364:	andeq	r8, r2, r0, lsl r3
   1f368:	andeq	r8, r2, r4, lsl #5
   1f36c:	andeq	r8, r2, r8, lsl r3
   1f370:	andeq	r8, r2, ip, lsl r3
   1f374:	andeq	ip, r3, r0, asr r1
   1f378:	andeq	pc, r3, r0, lsr #26
   1f37c:	andeq	pc, r3, r4, lsr #26
   1f380:	muleq	r2, r4, r3
   1f384:	andeq	r6, r2, r8, asr ip
   1f388:	andeq	r8, r2, r0, lsl #7
   1f38c:	andeq	r8, r2, ip, lsl #7
   1f390:	strdeq	r8, [r2], -ip
   1f394:	andeq	r8, r2, r8, lsr #8
   1f398:	andeq	r6, r2, r4, lsr ip
   1f39c:	andeq	r8, r2, ip, ror #9
   1f3a0:	andeq	r8, r2, ip, lsr #7
   1f3a4:	andeq	r8, r2, r0, asr #7
   1f3a8:	strdeq	pc, [r3], -r8
   1f3ac:	andeq	r8, r2, ip, asr r5
   1f3b0:	strdeq	r8, [r2], -r0
   1f3b4:	andeq	r8, r2, ip, lsr #5
   1f3b8:	andeq	r8, r2, r0, ror #5
   1f3bc:	andeq	r8, r2, r0, lsl #8
   1f3c0:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1f3c4:			; <UNDEFINED> instruction: 0x000284b0
   1f3c8:	andeq	r8, r2, ip, lsl #9
   1f3cc:	andeq	r8, r2, r0, ror r4
   1f3d0:	andeq	r8, r2, r0, asr r4
   1f3d4:	andeq	r8, r2, ip, lsr r4
   1f3d8:	andeq	r8, r2, r8, lsl r5
   1f3dc:	andeq	r8, r2, r8, asr #9
   1f3e0:	andeq	r8, r2, r0, lsr #6
   1f3e4:	andeq	pc, r3, r0, asr #25
   1f3e8:	andeq	r8, r2, ip, asr #6
   1f3ec:	mov	fp, #0
   1f3f0:	str	fp, [sp, #92]	; 0x5c
   1f3f4:	str	fp, [sp, #20]
   1f3f8:	ldr	r5, [pc, #-124]	; 1f384 <__printf_chk@plt+0xdf18>
   1f3fc:	ldr	fp, [pc, #-92]	; 1f3a8 <__printf_chk@plt+0xdf3c>
   1f400:	ldr	r1, [pc, #-128]	; 1f388 <__printf_chk@plt+0xdf1c>
   1f404:	mov	r0, r4
   1f408:	bl	113a0 <strcmp@plt>
   1f40c:	cmp	r0, #0
   1f410:	bne	1f4b0 <__printf_chk@plt+0xe044>
   1f414:	ldr	r3, [sp, #16]
   1f418:	cmp	r3, #0
   1f41c:	bne	1f2e0 <__printf_chk@plt+0xde74>
   1f420:	ldr	r8, [pc, #-144]	; 1f398 <__printf_chk@plt+0xdf2c>
   1f424:	add	r0, sp, #76	; 0x4c
   1f428:	bl	1d970 <__printf_chk@plt+0xc504>
   1f42c:	cmp	r0, #0
   1f430:	beq	1f77c <__printf_chk@plt+0xe310>
   1f434:	mov	r1, r5
   1f438:	ldr	r0, [sp, #100]	; 0x64
   1f43c:	bl	111cc <strtok@plt>
   1f440:	subs	r4, r0, #0
   1f444:	beq	1f424 <__printf_chk@plt+0xdfb8>
   1f448:	mov	r1, r5
   1f44c:	mov	r0, #0
   1f450:	bl	111cc <strtok@plt>
   1f454:	subs	r6, r0, #0
   1f458:	beq	1f400 <__printf_chk@plt+0xdf94>
   1f45c:	mov	r1, r5
   1f460:	mov	r0, #0
   1f464:	bl	111cc <strtok@plt>
   1f468:	subs	sl, r0, #0
   1f46c:	beq	1f6e0 <__printf_chk@plt+0xe274>
   1f470:	add	r2, sp, #56	; 0x38
   1f474:	mov	r1, r8
   1f478:	bl	113dc <sscanf@plt>
   1f47c:	cmp	r0, #1
   1f480:	bne	1f708 <__printf_chk@plt+0xe29c>
   1f484:	mov	r0, r4
   1f488:	bl	228a0 <__printf_chk@plt+0x11434>
   1f48c:	mov	r4, r0
   1f490:	mov	r0, r6
   1f494:	bl	228a0 <__printf_chk@plt+0x11434>
   1f498:	mov	r2, r0
   1f49c:	mov	r1, r4
   1f4a0:	ldr	r3, [sp, #56]	; 0x38
   1f4a4:	mov	r0, r7
   1f4a8:	bl	1e3a4 <__printf_chk@plt+0xcf38>
   1f4ac:	b	1f424 <__printf_chk@plt+0xdfb8>
   1f4b0:	ldr	r1, [pc, #-300]	; 1f38c <__printf_chk@plt+0xdf20>
   1f4b4:	mov	r0, r4
   1f4b8:	bl	113a0 <strcmp@plt>
   1f4bc:	cmp	r0, #0
   1f4c0:	bne	1f9d4 <__printf_chk@plt+0xe568>
   1f4c4:	ldr	r3, [sp, #16]
   1f4c8:	cmp	r3, #0
   1f4cc:	bne	1f2e0 <__printf_chk@plt+0xde74>
   1f4d0:	ldr	sl, [pc, #-328]	; 1f390 <__printf_chk@plt+0xdf24>
   1f4d4:	mov	r6, r3
   1f4d8:	add	r0, sp, #76	; 0x4c
   1f4dc:	bl	1d970 <__printf_chk@plt+0xc504>
   1f4e0:	cmp	r0, #0
   1f4e4:	beq	1f76c <__printf_chk@plt+0xe300>
   1f4e8:	mov	r1, r5
   1f4ec:	ldr	r0, [sp, #100]	; 0x64
   1f4f0:	bl	111cc <strtok@plt>
   1f4f4:	subs	r4, r0, #0
   1f4f8:	beq	1f4d8 <__printf_chk@plt+0xe06c>
   1f4fc:	mov	r1, r5
   1f500:	mov	r0, #0
   1f504:	bl	111cc <strtok@plt>
   1f508:	subs	r3, r0, #0
   1f50c:	beq	1f7c0 <__printf_chk@plt+0xe354>
   1f510:	ldrb	r3, [r3]
   1f514:	cmp	r3, #34	; 0x22
   1f518:	bne	1f554 <__printf_chk@plt+0xe0e8>
   1f51c:	cmp	r6, #0
   1f520:	beq	1f894 <__printf_chk@plt+0xe428>
   1f524:	mov	r1, sl
   1f528:	mov	r0, r4
   1f52c:	bl	113a0 <strcmp@plt>
   1f530:	cmp	r0, #0
   1f534:	beq	1f86c <__printf_chk@plt+0xe400>
   1f538:	mov	r0, r4
   1f53c:	bl	228a0 <__printf_chk@plt+0x11434>
   1f540:	mov	r1, r0
   1f544:	mov	r2, r6
   1f548:	mov	r0, r7
   1f54c:	bl	1eca4 <__printf_chk@plt+0xd838>
   1f550:	b	1f4d8 <__printf_chk@plt+0xe06c>
   1f554:	add	ip, sp, #132	; 0x84
   1f558:	add	r1, sp, #124	; 0x7c
   1f55c:	add	r2, sp, #128	; 0x80
   1f560:	add	r3, sp, #120	; 0x78
   1f564:	mov	r6, #0
   1f568:	str	r1, [sp, #8]
   1f56c:	str	r2, [sp, #4]
   1f570:	str	r3, [sp]
   1f574:	str	ip, [sp, #12]
   1f578:	add	r3, sp, #116	; 0x74
   1f57c:	add	r2, sp, #112	; 0x70
   1f580:	ldr	r1, [pc, #-500]	; 1f394 <__printf_chk@plt+0xdf28>
   1f584:	str	r6, [sp, #116]	; 0x74
   1f588:	str	r6, [sp, #120]	; 0x78
   1f58c:	str	r6, [sp, #124]	; 0x7c
   1f590:	str	r6, [sp, #128]	; 0x80
   1f594:	str	r6, [sp, #132]	; 0x84
   1f598:	bl	113dc <sscanf@plt>
   1f59c:	cmp	r0, r6
   1f5a0:	ble	1f99c <__printf_chk@plt+0xe530>
   1f5a4:	mov	r1, r5
   1f5a8:	mov	r0, r6
   1f5ac:	bl	111cc <strtok@plt>
   1f5b0:	cmp	r0, #0
   1f5b4:	beq	1f964 <__printf_chk@plt+0xe4f8>
   1f5b8:	add	r2, sp, #32
   1f5bc:	ldr	r1, [pc, #-556]	; 1f398 <__printf_chk@plt+0xdf2c>
   1f5c0:	bl	113dc <sscanf@plt>
   1f5c4:	cmp	r0, #1
   1f5c8:	bne	1f92c <__printf_chk@plt+0xe4c0>
   1f5cc:	ldr	r3, [sp, #32]
   1f5d0:	cmp	r3, #255	; 0xff
   1f5d4:	bhi	1f8f4 <__printf_chk@plt+0xe488>
   1f5d8:	mov	r1, r5
   1f5dc:	mov	r0, r6
   1f5e0:	strb	r3, [sp, #104]	; 0x68
   1f5e4:	bl	111cc <strtok@plt>
   1f5e8:	subs	r8, r0, #0
   1f5ec:	beq	1f8bc <__printf_chk@plt+0xe450>
   1f5f0:	mov	r2, r6
   1f5f4:	add	r1, sp, #36	; 0x24
   1f5f8:	bl	11160 <strtol@plt>
   1f5fc:	cmp	r0, #0
   1f600:	str	r0, [sp, #108]	; 0x6c
   1f604:	bne	1f614 <__printf_chk@plt+0xe1a8>
   1f608:	ldr	r3, [sp, #36]	; 0x24
   1f60c:	cmp	r3, r8
   1f610:	beq	1fa0c <__printf_chk@plt+0xe5a0>
   1f614:	ldr	r3, [fp]
   1f618:	cmp	r3, #0
   1f61c:	bne	1f6a8 <__printf_chk@plt+0xe23c>
   1f620:	mov	r1, r5
   1f624:	mov	r0, #0
   1f628:	bl	111cc <strtok@plt>
   1f62c:	subs	r6, r0, #0
   1f630:	beq	1f644 <__printf_chk@plt+0xe1d8>
   1f634:	ldr	r1, [pc, #-672]	; 1f39c <__printf_chk@plt+0xdf30>
   1f638:	bl	113a0 <strcmp@plt>
   1f63c:	cmp	r0, #0
   1f640:	bne	1f6c0 <__printf_chk@plt+0xe254>
   1f644:	mov	r3, #0
   1f648:	str	r3, [sp, #136]	; 0x88
   1f64c:	mov	r1, sl
   1f650:	mov	r0, r4
   1f654:	bl	113a0 <strcmp@plt>
   1f658:	cmp	r0, #0
   1f65c:	bne	1f680 <__printf_chk@plt+0xe214>
   1f660:	ldr	r0, [sp, #108]	; 0x6c
   1f664:	bl	227e4 <__printf_chk@plt+0x11378>
   1f668:	mov	r6, r0
   1f66c:	mov	r1, r0
   1f670:	add	r2, sp, #104	; 0x68
   1f674:	mov	r0, r7
   1f678:	bl	1ebb4 <__printf_chk@plt+0xd748>
   1f67c:	b	1f4d8 <__printf_chk@plt+0xe06c>
   1f680:	mov	r0, r4
   1f684:	bl	228a0 <__printf_chk@plt+0x11434>
   1f688:	mov	r6, r0
   1f68c:	mov	r1, r0
   1f690:	add	r2, sp, #104	; 0x68
   1f694:	mov	r0, r7
   1f698:	bl	1ebb4 <__printf_chk@plt+0xd748>
   1f69c:	ldr	r0, [sp, #108]	; 0x6c
   1f6a0:	bl	227e4 <__printf_chk@plt+0x11378>
   1f6a4:	b	1f540 <__printf_chk@plt+0xe0d4>
   1f6a8:	bl	11208 <wcwidth@plt>
   1f6ac:	cmp	r0, #1
   1f6b0:	ldrgt	r3, [sp, #112]	; 0x70
   1f6b4:	mulgt	r0, r0, r3
   1f6b8:	strgt	r0, [sp, #112]	; 0x70
   1f6bc:	b	1f620 <__printf_chk@plt+0xe1b4>
   1f6c0:	mov	r0, r6
   1f6c4:	bl	11358 <strlen@plt>
   1f6c8:	add	r0, r0, #1
   1f6cc:	bl	111e4 <_Znaj@plt>
   1f6d0:	mov	r1, r6
   1f6d4:	bl	1122c <strcpy@plt>
   1f6d8:	str	r0, [sp, #136]	; 0x88
   1f6dc:	b	1f64c <__printf_chk@plt+0xe1e0>
   1f6e0:	ldr	r3, [sp, #96]	; 0x60
   1f6e4:	cmp	r3, #0
   1f6e8:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f6ec:	ldr	r3, [pc, #-784]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f6f0:	ldr	r1, [pc, #-856]	; 1f3a0 <__printf_chk@plt+0xdf34>
   1f6f4:	str	r3, [sp]
   1f6f8:	mov	r2, r3
   1f6fc:	add	r0, sp, #76	; 0x4c
   1f700:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f704:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f708:	add	r5, sp, #104	; 0x68
   1f70c:	mov	r1, sl
   1f710:	mov	r0, r5
   1f714:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f718:	ldr	r3, [sp, #96]	; 0x60
   1f71c:	cmp	r3, #0
   1f720:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f724:	ldr	r3, [pc, #-840]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f728:	mov	r2, r5
   1f72c:	str	r3, [sp]
   1f730:	ldr	r1, [pc, #-916]	; 1f3a4 <__printf_chk@plt+0xdf38>
   1f734:	add	r0, sp, #76	; 0x4c
   1f738:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f73c:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f740:	mov	r1, r5
   1f744:	bl	111cc <strtok@plt>
   1f748:	subs	r4, r0, #0
   1f74c:	beq	1fa8c <__printf_chk@plt+0xe620>
   1f750:	bl	11358 <strlen@plt>
   1f754:	add	r0, r0, #1
   1f758:	bl	111e4 <_Znaj@plt>
   1f75c:	str	r0, [r7, #24]
   1f760:	mov	r1, r4
   1f764:	bl	1122c <strcpy@plt>
   1f768:	b	1eff4 <__printf_chk@plt+0xdb88>
   1f76c:	cmp	r6, #0
   1f770:	movne	r3, #1
   1f774:	strne	r3, [sp, #20]
   1f778:	beq	1f7e4 <__printf_chk@plt+0xe378>
   1f77c:	mov	r0, r7
   1f780:	bl	1eac0 <__printf_chk@plt+0xd654>
   1f784:	ldr	r3, [pc, #-996]	; 1f3a8 <__printf_chk@plt+0xdf3c>
   1f788:	ldr	r2, [sp, #20]
   1f78c:	ldr	r3, [r3]
   1f790:	orrs	r3, r2, r3
   1f794:	bne	1f29c <__printf_chk@plt+0xde30>
   1f798:	ldr	r3, [sp, #96]	; 0x60
   1f79c:	cmp	r3, #0
   1f7a0:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f7a4:	ldr	r3, [pc, #-968]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f7a8:	ldr	r1, [pc, #-1028]	; 1f3ac <__printf_chk@plt+0xdf40>
   1f7ac:	str	r3, [sp]
   1f7b0:	mov	r2, r3
   1f7b4:	add	r0, sp, #76	; 0x4c
   1f7b8:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f7bc:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f7c0:	cmp	r6, #0
   1f7c4:	beq	1f7e4 <__printf_chk@plt+0xe378>
   1f7c8:	mov	r3, #1
   1f7cc:	str	r3, [sp, #20]
   1f7d0:	b	1f400 <__printf_chk@plt+0xdf94>
   1f7d4:	bl	1d680 <__printf_chk@plt+0xc214>
   1f7d8:	mov	r8, #1
   1f7dc:	str	r0, [r7, #12]
   1f7e0:	b	1f024 <__printf_chk@plt+0xdbb8>
   1f7e4:	ldr	r3, [sp, #96]	; 0x60
   1f7e8:	cmp	r3, #0
   1f7ec:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f7f0:	ldr	r3, [pc, #-1044]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f7f4:	ldr	r1, [pc, #-1100]	; 1f3b0 <__printf_chk@plt+0xdf44>
   1f7f8:	str	r3, [sp]
   1f7fc:	mov	r2, r3
   1f800:	add	r0, sp, #76	; 0x4c
   1f804:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f808:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f80c:	ldr	r3, [sp, #96]	; 0x60
   1f810:	cmp	r3, #0
   1f814:	bne	1f024 <__printf_chk@plt+0xdbb8>
   1f818:	ldr	r3, [pc, #-1084]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f81c:	ldr	r1, [pc, #-1136]	; 1f3b4 <__printf_chk@plt+0xdf48>
   1f820:	str	r3, [sp]
   1f824:	mov	r2, r3
   1f828:	add	r0, sp, #76	; 0x4c
   1f82c:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f830:	b	1f024 <__printf_chk@plt+0xdbb8>
   1f834:	add	r5, sp, #104	; 0x68
   1f838:	mov	r1, r4
   1f83c:	mov	r0, r5
   1f840:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f844:	ldr	r3, [sp, #96]	; 0x60
   1f848:	cmp	r3, #0
   1f84c:	bne	1f024 <__printf_chk@plt+0xdbb8>
   1f850:	ldr	r3, [pc, #-1140]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f854:	mov	r2, r5
   1f858:	str	r3, [sp]
   1f85c:	ldr	r1, [pc, #-1196]	; 1f3b8 <__printf_chk@plt+0xdf4c>
   1f860:	add	r0, sp, #76	; 0x4c
   1f864:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f868:	b	1f024 <__printf_chk@plt+0xdbb8>
   1f86c:	ldr	r3, [sp, #96]	; 0x60
   1f870:	cmp	r3, #0
   1f874:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f878:	ldr	r3, [pc, #-1180]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f87c:	ldr	r1, [pc, #-1224]	; 1f3bc <__printf_chk@plt+0xdf50>
   1f880:	str	r3, [sp]
   1f884:	mov	r2, r3
   1f888:	add	r0, sp, #76	; 0x4c
   1f88c:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f890:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f894:	ldr	r3, [sp, #96]	; 0x60
   1f898:	cmp	r3, #0
   1f89c:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f8a0:	ldr	r3, [pc, #-1220]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f8a4:	ldr	r1, [pc, #-1260]	; 1f3c0 <__printf_chk@plt+0xdf54>
   1f8a8:	str	r3, [sp]
   1f8ac:	mov	r2, r3
   1f8b0:	add	r0, sp, #76	; 0x4c
   1f8b4:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f8b8:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f8bc:	add	r5, sp, #56	; 0x38
   1f8c0:	mov	r1, r4
   1f8c4:	mov	r0, r5
   1f8c8:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f8cc:	ldr	r3, [sp, #96]	; 0x60
   1f8d0:	cmp	r3, #0
   1f8d4:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f8d8:	ldr	r3, [pc, #-1276]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f8dc:	mov	r2, r5
   1f8e0:	str	r3, [sp]
   1f8e4:	ldr	r1, [pc, #-1320]	; 1f3c4 <__printf_chk@plt+0xdf58>
   1f8e8:	add	r0, sp, #76	; 0x4c
   1f8ec:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f8f0:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f8f4:	add	r5, sp, #56	; 0x38
   1f8f8:	mov	r1, r3
   1f8fc:	mov	r0, r5
   1f900:	bl	1d008 <__printf_chk@plt+0xbb9c>
   1f904:	ldr	r3, [sp, #96]	; 0x60
   1f908:	cmp	r3, #0
   1f90c:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f910:	ldr	r3, [pc, #-1332]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f914:	mov	r2, r5
   1f918:	str	r3, [sp]
   1f91c:	ldr	r1, [pc, #-1372]	; 1f3c8 <__printf_chk@plt+0xdf5c>
   1f920:	add	r0, sp, #76	; 0x4c
   1f924:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f928:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f92c:	add	r5, sp, #56	; 0x38
   1f930:	mov	r1, r4
   1f934:	mov	r0, r5
   1f938:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f93c:	ldr	r3, [sp, #96]	; 0x60
   1f940:	cmp	r3, #0
   1f944:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f948:	ldr	r3, [pc, #-1388]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f94c:	mov	r2, r5
   1f950:	str	r3, [sp]
   1f954:	ldr	r1, [pc, #-1424]	; 1f3cc <__printf_chk@plt+0xdf60>
   1f958:	add	r0, sp, #76	; 0x4c
   1f95c:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f960:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f964:	add	r5, sp, #56	; 0x38
   1f968:	mov	r1, r4
   1f96c:	mov	r0, r5
   1f970:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f974:	ldr	r3, [sp, #96]	; 0x60
   1f978:	cmp	r3, #0
   1f97c:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f980:	ldr	r3, [pc, #-1444]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f984:	mov	r2, r5
   1f988:	str	r3, [sp]
   1f98c:	ldr	r1, [pc, #-1476]	; 1f3d0 <__printf_chk@plt+0xdf64>
   1f990:	add	r0, sp, #76	; 0x4c
   1f994:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f998:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f99c:	add	r5, sp, #56	; 0x38
   1f9a0:	mov	r1, r4
   1f9a4:	mov	r0, r5
   1f9a8:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f9ac:	ldr	r3, [sp, #96]	; 0x60
   1f9b0:	cmp	r3, r6
   1f9b4:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f9b8:	ldr	r3, [pc, #-1500]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f9bc:	mov	r2, r5
   1f9c0:	str	r3, [sp]
   1f9c4:	ldr	r1, [pc, #-1528]	; 1f3d4 <__printf_chk@plt+0xdf68>
   1f9c8:	add	r0, sp, #76	; 0x4c
   1f9cc:	bl	1d8dc <__printf_chk@plt+0xc470>
   1f9d0:	b	1f020 <__printf_chk@plt+0xdbb4>
   1f9d4:	add	r5, sp, #104	; 0x68
   1f9d8:	mov	r1, r4
   1f9dc:	mov	r0, r5
   1f9e0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1f9e4:	ldr	r3, [sp, #96]	; 0x60
   1f9e8:	cmp	r3, #0
   1f9ec:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1f9f0:	ldr	r3, [pc, #-1556]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1f9f4:	mov	r2, r5
   1f9f8:	str	r3, [sp]
   1f9fc:	ldr	r1, [pc, #-1580]	; 1f3d8 <__printf_chk@plt+0xdf6c>
   1fa00:	add	r0, sp, #76	; 0x4c
   1fa04:	bl	1d8dc <__printf_chk@plt+0xc470>
   1fa08:	b	1f020 <__printf_chk@plt+0xdbb4>
   1fa0c:	mov	r1, r8
   1fa10:	add	r0, sp, #40	; 0x28
   1fa14:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1fa18:	add	r5, sp, #56	; 0x38
   1fa1c:	mov	r1, r4
   1fa20:	mov	r0, r5
   1fa24:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1fa28:	ldr	r3, [sp, #96]	; 0x60
   1fa2c:	cmp	r3, #0
   1fa30:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1fa34:	ldr	r1, [pc, #-1624]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1fa38:	mov	r3, r5
   1fa3c:	str	r1, [sp]
   1fa40:	add	r2, sp, #40	; 0x28
   1fa44:	ldr	r1, [pc, #-1648]	; 1f3dc <__printf_chk@plt+0xdf70>
   1fa48:	add	r0, sp, #76	; 0x4c
   1fa4c:	bl	1d8dc <__printf_chk@plt+0xc470>
   1fa50:	b	1f020 <__printf_chk@plt+0xdbb4>
   1fa54:	add	r5, sp, #104	; 0x68
   1fa58:	mov	r1, r4
   1fa5c:	mov	r0, r5
   1fa60:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1fa64:	ldr	r3, [sp, #96]	; 0x60
   1fa68:	cmp	r3, #0
   1fa6c:	bne	1f024 <__printf_chk@plt+0xdbb8>
   1fa70:	ldr	r3, [pc, #-1684]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1fa74:	mov	r2, r5
   1fa78:	str	r3, [sp]
   1fa7c:	ldr	r1, [pc, #-1700]	; 1f3e0 <__printf_chk@plt+0xdf74>
   1fa80:	add	r0, sp, #76	; 0x4c
   1fa84:	bl	1d8dc <__printf_chk@plt+0xc470>
   1fa88:	b	1f024 <__printf_chk@plt+0xdbb8>
   1fa8c:	ldr	r3, [sp, #96]	; 0x60
   1fa90:	cmp	r3, #0
   1fa94:	bne	1f020 <__printf_chk@plt+0xdbb4>
   1fa98:	ldr	r3, [pc, #-1724]	; 1f3e4 <__printf_chk@plt+0xdf78>
   1fa9c:	ldr	r1, [pc, #-1724]	; 1f3e8 <__printf_chk@plt+0xdf7c>
   1faa0:	str	r3, [sp]
   1faa4:	mov	r2, r3
   1faa8:	add	r0, sp, #76	; 0x4c
   1faac:	bl	1d8dc <__printf_chk@plt+0xc470>
   1fab0:	b	1f020 <__printf_chk@plt+0xdbb4>
   1fab4:	bl	11250 <__stack_chk_fail@plt>
   1fab8:	add	r0, sp, #76	; 0x4c
   1fabc:	bl	1d938 <__printf_chk@plt+0xc4cc>
   1fac0:	bl	1125c <__cxa_end_cleanup@plt>
   1fac4:	push	{r4, r5, r6, r7, r8, lr}
   1fac8:	mov	r7, r0
   1facc:	mov	r0, #72	; 0x48
   1fad0:	mov	r5, r1
   1fad4:	mov	r6, r2
   1fad8:	bl	229fc <_Znwj@@Base>
   1fadc:	mov	r1, r7
   1fae0:	mov	r4, r0
   1fae4:	bl	1dcb4 <__printf_chk@plt+0xc848>
   1fae8:	mov	r2, r6
   1faec:	mov	r1, r5
   1faf0:	mov	r0, r4
   1faf4:	bl	1ef08 <__printf_chk@plt+0xda9c>
   1faf8:	subs	r3, r0, #0
   1fafc:	beq	1fb08 <__printf_chk@plt+0xe69c>
   1fb00:	mov	r0, r4
   1fb04:	pop	{r4, r5, r6, r7, r8, pc}
   1fb08:	ldr	r2, [r4]
   1fb0c:	mov	r0, r4
   1fb10:	mov	r4, r3
   1fb14:	ldr	r3, [r2, #4]
   1fb18:	blx	r3
   1fb1c:	mov	r0, r4
   1fb20:	pop	{r4, r5, r6, r7, r8, pc}
   1fb24:	mov	r0, r4
   1fb28:	bl	22a4c <_ZdlPv@@Base>
   1fb2c:	bl	1125c <__cxa_end_cleanup@plt>
   1fb30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb34:	vpush	{d8}
   1fb38:	ldr	r3, [pc, #1048]	; 1ff58 <__printf_chk@plt+0xeaec>
   1fb3c:	mov	r7, #0
   1fb40:	ldr	r0, [pc, #1044]	; 1ff5c <__printf_chk@plt+0xeaf0>
   1fb44:	sub	sp, sp, #100	; 0x64
   1fb48:	ldr	r3, [r3]
   1fb4c:	add	r1, sp, #32
   1fb50:	str	r3, [sp, #92]	; 0x5c
   1fb54:	str	r7, [sp, #28]
   1fb58:	bl	206f8 <__printf_chk@plt+0xf28c>
   1fb5c:	subs	fp, r0, #0
   1fb60:	beq	20138 <__printf_chk@plt+0xeccc>
   1fb64:	vldr	d8, [pc, #996]	; 1ff50 <__printf_chk@plt+0xeae4>
   1fb68:	ldr	r3, [sp, #32]
   1fb6c:	ldr	r2, [pc, #1104]	; 1ffc4 <__printf_chk@plt+0xeb58>
   1fb70:	ldr	r5, [pc, #1000]	; 1ff60 <__printf_chk@plt+0xeaf4>
   1fb74:	ldr	r6, [pc, #1000]	; 1ff64 <__printf_chk@plt+0xeaf8>
   1fb78:	ldr	r4, [pc, #1000]	; 1ff68 <__printf_chk@plt+0xeafc>
   1fb7c:	ldr	r8, [pc, #1000]	; 1ff6c <__printf_chk@plt+0xeb00>
   1fb80:	str	r3, [sp, #68]	; 0x44
   1fb84:	mov	r3, #1
   1fb88:	str	fp, [sp, #64]	; 0x40
   1fb8c:	str	r7, [sp, #72]	; 0x48
   1fb90:	str	r7, [sp, #76]	; 0x4c
   1fb94:	str	r7, [sp, #84]	; 0x54
   1fb98:	str	r7, [sp, #88]	; 0x58
   1fb9c:	str	r7, [r2]
   1fba0:	str	r3, [sp, #80]	; 0x50
   1fba4:	add	r0, sp, #64	; 0x40
   1fba8:	bl	1d970 <__printf_chk@plt+0xc504>
   1fbac:	cmp	r0, #0
   1fbb0:	beq	200e4 <__printf_chk@plt+0xec78>
   1fbb4:	mov	r1, r5
   1fbb8:	ldr	r0, [sp, #88]	; 0x58
   1fbbc:	bl	111cc <strtok@plt>
   1fbc0:	mov	r9, #0
   1fbc4:	mov	sl, r0
   1fbc8:	mov	r0, r6
   1fbcc:	b	1fbd8 <__printf_chk@plt+0xe76c>
   1fbd0:	ldr	r0, [r4, r3, lsl #3]
   1fbd4:	mov	r9, r3
   1fbd8:	mov	r1, sl
   1fbdc:	bl	113a0 <strcmp@plt>
   1fbe0:	add	r3, r9, #1
   1fbe4:	clz	r7, r0
   1fbe8:	lsr	r7, r7, #5
   1fbec:	cmp	r3, #9
   1fbf0:	orrhi	r7, r7, #1
   1fbf4:	cmp	r7, #0
   1fbf8:	mov	fp, r0
   1fbfc:	beq	1fbd0 <__printf_chk@plt+0xe764>
   1fc00:	cmp	r0, #0
   1fc04:	beq	1fc68 <__printf_chk@plt+0xe7fc>
   1fc08:	mov	r1, sl
   1fc0c:	mov	r0, r8
   1fc10:	bl	113a0 <strcmp@plt>
   1fc14:	cmp	r0, #0
   1fc18:	beq	1fccc <__printf_chk@plt+0xe860>
   1fc1c:	mov	r1, sl
   1fc20:	ldr	r0, [pc, #840]	; 1ff70 <__printf_chk@plt+0xeb04>
   1fc24:	bl	113a0 <strcmp@plt>
   1fc28:	subs	fp, r0, #0
   1fc2c:	beq	1fd7c <__printf_chk@plt+0xe910>
   1fc30:	mov	r1, sl
   1fc34:	ldr	r0, [pc, #824]	; 1ff74 <__printf_chk@plt+0xeb08>
   1fc38:	bl	113a0 <strcmp@plt>
   1fc3c:	cmp	r0, #0
   1fc40:	beq	1fea0 <__printf_chk@plt+0xea34>
   1fc44:	mov	r1, sl
   1fc48:	ldr	r0, [pc, #808]	; 1ff78 <__printf_chk@plt+0xeb0c>
   1fc4c:	bl	113a0 <strcmp@plt>
   1fc50:	cmp	r0, #0
   1fc54:	bne	1fcfc <__printf_chk@plt+0xe890>
   1fc58:	ldr	r3, [pc, #796]	; 1ff7c <__printf_chk@plt+0xeb10>
   1fc5c:	mov	r2, #1
   1fc60:	str	r2, [r3]
   1fc64:	b	1fba4 <__printf_chk@plt+0xe738>
   1fc68:	mov	r1, r5
   1fc6c:	bl	111cc <strtok@plt>
   1fc70:	subs	r7, r0, #0
   1fc74:	beq	204c0 <__printf_chk@plt+0xf054>
   1fc78:	ldr	r3, [pc, #768]	; 1ff80 <__printf_chk@plt+0xeb14>
   1fc7c:	ldr	r1, [pc, #768]	; 1ff84 <__printf_chk@plt+0xeb18>
   1fc80:	add	r9, r3, r9, lsl #3
   1fc84:	ldr	r2, [r9, #24]
   1fc88:	bl	113dc <sscanf@plt>
   1fc8c:	cmp	r0, #1
   1fc90:	beq	1fba4 <__printf_chk@plt+0xe738>
   1fc94:	add	r9, sp, #48	; 0x30
   1fc98:	mov	r1, r7
   1fc9c:	mov	r0, r9
   1fca0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   1fca4:	ldr	r3, [sp, #84]	; 0x54
   1fca8:	cmp	r3, #0
   1fcac:	bne	1fe20 <__printf_chk@plt+0xe9b4>
   1fcb0:	ldr	r3, [pc, #908]	; 20044 <__printf_chk@plt+0xebd8>
   1fcb4:	mov	r2, r9
   1fcb8:	str	r3, [sp]
   1fcbc:	ldr	r1, [pc, #708]	; 1ff88 <__printf_chk@plt+0xeb1c>
   1fcc0:	add	r0, sp, #64	; 0x40
   1fcc4:	bl	1d8dc <__printf_chk@plt+0xc470>
   1fcc8:	b	1fe20 <__printf_chk@plt+0xe9b4>
   1fccc:	mov	r1, r5
   1fcd0:	bl	111cc <strtok@plt>
   1fcd4:	subs	r7, r0, #0
   1fcd8:	beq	204f8 <__printf_chk@plt+0xf08c>
   1fcdc:	bl	11358 <strlen@plt>
   1fce0:	add	r0, r0, #1
   1fce4:	bl	111e4 <_Znaj@plt>
   1fce8:	mov	r1, r7
   1fcec:	bl	1122c <strcpy@plt>
   1fcf0:	ldr	r3, [pc, #660]	; 1ff8c <__printf_chk@plt+0xeb20>
   1fcf4:	str	r0, [r3]
   1fcf8:	b	1fba4 <__printf_chk@plt+0xe738>
   1fcfc:	mov	r1, sl
   1fd00:	ldr	r0, [pc, #648]	; 1ff90 <__printf_chk@plt+0xeb24>
   1fd04:	bl	113a0 <strcmp@plt>
   1fd08:	cmp	r0, #0
   1fd0c:	ldreq	r3, [pc, #640]	; 1ff94 <__printf_chk@plt+0xeb28>
   1fd10:	moveq	r2, #1
   1fd14:	streq	r2, [r3]
   1fd18:	beq	1fba4 <__printf_chk@plt+0xe738>
   1fd1c:	mov	r1, sl
   1fd20:	ldr	r0, [pc, #624]	; 1ff98 <__printf_chk@plt+0xeb2c>
   1fd24:	bl	113a0 <strcmp@plt>
   1fd28:	subs	fp, r0, #0
   1fd2c:	beq	1ff18 <__printf_chk@plt+0xeaac>
   1fd30:	mov	r1, sl
   1fd34:	ldr	r0, [pc, #608]	; 1ff9c <__printf_chk@plt+0xeb30>
   1fd38:	bl	113a0 <strcmp@plt>
   1fd3c:	cmp	r0, #0
   1fd40:	beq	201cc <__printf_chk@plt+0xed60>
   1fd44:	mov	r1, sl
   1fd48:	ldr	r0, [pc, #592]	; 1ffa0 <__printf_chk@plt+0xeb34>
   1fd4c:	bl	113a0 <strcmp@plt>
   1fd50:	cmp	r0, #0
   1fd54:	beq	1ff08 <__printf_chk@plt+0xea9c>
   1fd58:	mov	r1, sl
   1fd5c:	ldr	r0, [pc, #576]	; 1ffa4 <__printf_chk@plt+0xeb38>
   1fd60:	bl	113a0 <strcmp@plt>
   1fd64:	cmp	r0, #0
   1fd68:	bne	20150 <__printf_chk@plt+0xece4>
   1fd6c:	ldr	r3, [pc, #564]	; 1ffa8 <__printf_chk@plt+0xeb3c>
   1fd70:	mov	r2, #1
   1fd74:	str	r2, [r3]
   1fd78:	b	1fba4 <__printf_chk@plt+0xe738>
   1fd7c:	mov	r1, r5
   1fd80:	bl	111cc <strtok@plt>
   1fd84:	subs	r7, r0, #0
   1fd88:	beq	20520 <__printf_chk@plt+0xf0b4>
   1fd8c:	add	r2, sp, #28
   1fd90:	ldr	r1, [pc, #492]	; 1ff84 <__printf_chk@plt+0xeb18>
   1fd94:	bl	113dc <sscanf@plt>
   1fd98:	cmp	r0, #1
   1fd9c:	bne	20520 <__printf_chk@plt+0xf0b4>
   1fda0:	ldr	r3, [sp, #28]
   1fda4:	cmp	r3, #0
   1fda8:	ble	20520 <__printf_chk@plt+0xf0b4>
   1fdac:	add	r3, r3, #1
   1fdb0:	cmn	r3, #-536870910	; 0xe0000002
   1fdb4:	mvngt	r0, #0
   1fdb8:	lslle	r0, r3, #2
   1fdbc:	bl	111e4 <_Znaj@plt>
   1fdc0:	ldr	r9, [pc, #552]	; 1fff0 <__printf_chk@plt+0xeb84>
   1fdc4:	ldr	r3, [sp, #28]
   1fdc8:	cmp	r3, #0
   1fdcc:	str	r0, [r9]
   1fdd0:	ble	1fe7c <__printf_chk@plt+0xea10>
   1fdd4:	mov	r1, r5
   1fdd8:	mov	r0, #0
   1fddc:	bl	111cc <strtok@plt>
   1fde0:	subs	r7, r0, #0
   1fde4:	beq	1fe00 <__printf_chk@plt+0xe994>
   1fde8:	b	1fe4c <__printf_chk@plt+0xe9e0>
   1fdec:	mov	r1, r5
   1fdf0:	ldr	r0, [sp, #88]	; 0x58
   1fdf4:	bl	111cc <strtok@plt>
   1fdf8:	subs	r7, r0, #0
   1fdfc:	bne	1fe4c <__printf_chk@plt+0xe9e0>
   1fe00:	add	r0, sp, #64	; 0x40
   1fe04:	bl	1d970 <__printf_chk@plt+0xc504>
   1fe08:	cmp	r0, #0
   1fe0c:	bne	1fdec <__printf_chk@plt+0xe980>
   1fe10:	ldr	r3, [sp, #84]	; 0x54
   1fe14:	cmp	r3, #0
   1fe18:	beq	2011c <__printf_chk@plt+0xecb0>
   1fe1c:	mov	fp, #0
   1fe20:	add	r0, sp, #64	; 0x40
   1fe24:	bl	1d938 <__printf_chk@plt+0xc4cc>
   1fe28:	ldr	r3, [pc, #296]	; 1ff58 <__printf_chk@plt+0xeaec>
   1fe2c:	ldr	r2, [sp, #92]	; 0x5c
   1fe30:	mov	r0, fp
   1fe34:	ldr	r3, [r3]
   1fe38:	cmp	r2, r3
   1fe3c:	bne	20690 <__printf_chk@plt+0xf224>
   1fe40:	add	sp, sp, #100	; 0x64
   1fe44:	vpop	{d8}
   1fe48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe4c:	mov	r0, r7
   1fe50:	bl	11358 <strlen@plt>
   1fe54:	add	r0, r0, #1
   1fe58:	bl	111e4 <_Znaj@plt>
   1fe5c:	mov	r1, r7
   1fe60:	bl	1122c <strcpy@plt>
   1fe64:	ldr	r1, [r9]
   1fe68:	ldr	r3, [sp, #28]
   1fe6c:	str	r0, [r1, fp, lsl #2]
   1fe70:	add	fp, fp, #1
   1fe74:	cmp	r3, fp
   1fe78:	bgt	1fdd4 <__printf_chk@plt+0xe968>
   1fe7c:	mov	r1, r5
   1fe80:	mov	r0, #0
   1fe84:	bl	111cc <strtok@plt>
   1fe88:	cmp	r0, #0
   1fe8c:	bne	20668 <__printf_chk@plt+0xf1fc>
   1fe90:	ldr	r3, [r9]
   1fe94:	ldr	r2, [sp, #28]
   1fe98:	str	r0, [r3, r2, lsl #2]
   1fe9c:	b	1fba4 <__printf_chk@plt+0xe738>
   1fea0:	mov	r1, r5
   1fea4:	bl	111cc <strtok@plt>
   1fea8:	cmp	r0, #0
   1feac:	beq	205a0 <__printf_chk@plt+0xf134>
   1feb0:	ldr	r7, [pc, #244]	; 1ffac <__printf_chk@plt+0xeb40>
   1feb4:	add	r9, sp, #48	; 0x30
   1feb8:	add	r3, sp, #40	; 0x28
   1febc:	mov	r2, r9
   1fec0:	mov	r1, r7
   1fec4:	bl	1ed14 <__printf_chk@plt+0xd8a8>
   1fec8:	cmp	r0, #0
   1fecc:	bne	20098 <__printf_chk@plt+0xec2c>
   1fed0:	mov	r1, r5
   1fed4:	bl	111cc <strtok@plt>
   1fed8:	cmp	r0, #0
   1fedc:	bne	1feb8 <__printf_chk@plt+0xea4c>
   1fee0:	ldr	r3, [sp, #84]	; 0x54
   1fee4:	cmp	r3, #0
   1fee8:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   1feec:	ldr	r3, [pc, #336]	; 20044 <__printf_chk@plt+0xebd8>
   1fef0:	ldr	r1, [pc, #184]	; 1ffb0 <__printf_chk@plt+0xeb44>
   1fef4:	str	r3, [sp]
   1fef8:	mov	r2, r3
   1fefc:	add	r0, sp, #64	; 0x40
   1ff00:	bl	1d8dc <__printf_chk@plt+0xc470>
   1ff04:	b	1fe1c <__printf_chk@plt+0xe9b0>
   1ff08:	ldr	r3, [pc, #164]	; 1ffb4 <__printf_chk@plt+0xeb48>
   1ff0c:	mov	r2, #1
   1ff10:	str	r2, [r3]
   1ff14:	b	1fba4 <__printf_chk@plt+0xe738>
   1ff18:	mov	r0, #64	; 0x40
   1ff1c:	bl	111e4 <_Znaj@plt>
   1ff20:	mov	r3, #16
   1ff24:	str	r3, [sp, #12]
   1ff28:	ldr	r3, [pc, #216]	; 20008 <__printf_chk@plt+0xeb9c>
   1ff2c:	mov	r9, #1
   1ff30:	str	r0, [r3]
   1ff34:	mov	r1, r5
   1ff38:	mov	r0, #0
   1ff3c:	bl	111cc <strtok@plt>
   1ff40:	subs	sl, r0, #0
   1ff44:	beq	20060 <__printf_chk@plt+0xebf4>
   1ff48:	b	20370 <__printf_chk@plt+0xef04>
   1ff4c:	nop			; (mov r0, r0)
   1ff50:	andeq	r0, r0, r0
   1ff54:	svccc	0x00e00000
   1ff58:	andeq	fp, r3, r0, ror #26
   1ff5c:	andeq	r8, r2, r4, asr r2
   1ff60:	andeq	r6, r2, r8, asr ip
   1ff64:	andeq	r8, r2, r8, ror r5
   1ff68:	andeq	r8, r2, ip, lsl #3
   1ff6c:	andeq	r8, r2, r4, asr #11
   1ff70:	andeq	r8, r2, r8, asr r6
   1ff74:	andeq	r8, r2, r0, ror #12
   1ff78:	andeq	r8, r2, r4, lsr #13
   1ff7c:	andeq	pc, r3, r0, lsl #26
   1ff80:	andeq	r8, r2, r8, ror r1
   1ff84:	andeq	r6, r2, r4, lsr ip
   1ff88:			; <UNDEFINED> instruction: 0x000285b4
   1ff8c:	andeq	pc, r3, r8, ror #25
   1ff90:			; <UNDEFINED> instruction: 0x000286b8
   1ff94:	andeq	pc, r3, r4, lsl #26
   1ff98:	andeq	r8, r2, r8, asr #13
   1ff9c:	andeq	r8, r2, ip, lsr #14
   1ffa0:	andeq	r8, r2, r4, lsr r7
   1ffa4:	andeq	r8, r2, r0, asr #14
   1ffa8:	strdeq	pc, [r3], -ip
   1ffac:	andeq	pc, r3, r4, lsl sp	; <UNPREDICTABLE>
   1ffb0:	muleq	r2, r4, r6
   1ffb4:	andeq	pc, r3, r8, lsl #26
   1ffb8:	ldrdeq	r8, [r2], -r0
   1ffbc:	andeq	pc, r3, ip, lsl sp	; <UNPREDICTABLE>
   1ffc0:	andeq	pc, r3, r8, lsl sp	; <UNPREDICTABLE>
   1ffc4:	andeq	pc, r3, r4, lsr #26
   1ffc8:	andeq	r8, r2, r4, lsr #15
   1ffcc:	andeq	r8, r2, ip, lsl #12
   1ffd0:	andeq	r8, r2, ip, ror r5
   1ffd4:	andeq	r8, r2, ip, asr r7
   1ffd8:	andeq	r8, r2, r4, ror #14
   1ffdc:	andeq	r8, r2, ip, lsl #7
   1ffe0:	andeq	pc, r3, r0, ror #25
   1ffe4:	andeq	r8, r2, ip, lsr #20
   1ffe8:	andeq	pc, r3, r4, ror #25
   1ffec:	andeq	pc, r3, r0, lsr #26
   1fff0:	strdeq	pc, [r3], -r0
   1fff4:	andeq	ip, r3, r0, asr r1
   1fff8:	andeq	ip, r3, r8, asr r1
   1fffc:	andeq	ip, r3, r4, asr r1
   20000:	andeq	r8, r2, r0, lsr r8
   20004:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   20008:	andeq	pc, r3, ip, ror #25
   2000c:	strdeq	pc, [r3], -r8
   20010:			; <UNDEFINED> instruction: 0x000287bc
   20014:	andeq	r8, r2, r0, lsl #14
   20018:	muleq	r2, r4, r5
   2001c:	andeq	r8, r2, ip, asr #11
   20020:	strdeq	r8, [r2], -r0
   20024:	strdeq	pc, [r3], -r4
   20028:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2002c:	andeq	r8, r2, ip, ror #12
   20030:	andeq	r8, r2, r0, lsr #16
   20034:	andeq	r8, r2, r8, lsl #16
   20038:	strdeq	r8, [r2], -r0
   2003c:	andeq	r8, r2, r4, ror r7
   20040:	andeq	r8, r2, r4, lsr r6
   20044:	andeq	pc, r3, r0, asr #25
   20048:	andeq	r8, r2, r4, lsl r7
   2004c:	mov	r1, r5
   20050:	ldr	r0, [sp, #88]	; 0x58
   20054:	bl	111cc <strtok@plt>
   20058:	subs	sl, r0, #0
   2005c:	bne	20370 <__printf_chk@plt+0xef04>
   20060:	add	r0, sp, #64	; 0x40
   20064:	bl	1d970 <__printf_chk@plt+0xc504>
   20068:	cmp	r0, #0
   2006c:	bne	2004c <__printf_chk@plt+0xebe0>
   20070:	ldr	r3, [sp, #84]	; 0x54
   20074:	cmp	r3, #0
   20078:	bne	1fe20 <__printf_chk@plt+0xe9b4>
   2007c:	ldr	r3, [pc, #-64]	; 20044 <__printf_chk@plt+0xebd8>
   20080:	ldr	r1, [pc, #-208]	; 1ffb8 <__printf_chk@plt+0xeb4c>
   20084:	str	r3, [sp]
   20088:	mov	r2, r3
   2008c:	add	r0, sp, #64	; 0x40
   20090:	bl	1d8dc <__printf_chk@plt+0xc470>
   20094:	b	1fe20 <__printf_chk@plt+0xe9b4>
   20098:	ldr	r3, [pc, #-220]	; 1ffc4 <__printf_chk@plt+0xeb58>
   2009c:	vldr	d6, [sp, #40]	; 0x28
   200a0:	vmov.f64	d4, d8
   200a4:	ldr	r3, [r3]
   200a8:	vldr	d5, [sp, #48]	; 0x30
   200ac:	str	r3, [sp, #12]
   200b0:	vmov	s15, r3
   200b4:	ldr	r2, [pc, #-256]	; 1ffbc <__printf_chk@plt+0xeb50>
   200b8:	ldr	r3, [pc, #-256]	; 1ffc0 <__printf_chk@plt+0xeb54>
   200bc:	vcvt.f64.s32	d7, s15
   200c0:	vmla.f64	d4, d7, d6
   200c4:	vmov.f64	d6, d4
   200c8:	vmov.f64	d4, d8
   200cc:	vcvt.s32.f64	s12, d6
   200d0:	vmla.f64	d4, d7, d5
   200d4:	vstr	s12, [r2]
   200d8:	vcvt.s32.f64	s14, d4
   200dc:	vstr	s14, [r3]
   200e0:	b	1fba4 <__printf_chk@plt+0xe738>
   200e4:	ldr	r3, [pc, #-296]	; 1ffc4 <__printf_chk@plt+0xeb58>
   200e8:	ldr	r3, [r3]
   200ec:	cmp	r3, #0
   200f0:	bne	202e4 <__printf_chk@plt+0xee78>
   200f4:	ldr	r3, [sp, #84]	; 0x54
   200f8:	cmp	r3, #0
   200fc:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20100:	ldr	r3, [pc, #-196]	; 20044 <__printf_chk@plt+0xebd8>
   20104:	ldr	r1, [pc, #-324]	; 1ffc8 <__printf_chk@plt+0xeb5c>
   20108:	str	r3, [sp]
   2010c:	mov	r2, r3
   20110:	add	r0, sp, #64	; 0x40
   20114:	bl	1d8dc <__printf_chk@plt+0xc470>
   20118:	b	1fe1c <__printf_chk@plt+0xe9b0>
   2011c:	ldr	r3, [pc, #-224]	; 20044 <__printf_chk@plt+0xebd8>
   20120:	ldr	r1, [pc, #-348]	; 1ffcc <__printf_chk@plt+0xeb60>
   20124:	str	r3, [sp]
   20128:	mov	r2, r3
   2012c:	add	r0, sp, #64	; 0x40
   20130:	bl	1d8dc <__printf_chk@plt+0xc470>
   20134:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20138:	ldr	r3, [pc, #-252]	; 20044 <__printf_chk@plt+0xebd8>
   2013c:	ldr	r0, [pc, #-372]	; 1ffd0 <__printf_chk@plt+0xeb64>
   20140:	mov	r2, r3
   20144:	mov	r1, r3
   20148:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   2014c:	b	1fe28 <__printf_chk@plt+0xe9bc>
   20150:	mov	r1, sl
   20154:	ldr	r0, [pc, #-392]	; 1ffd4 <__printf_chk@plt+0xeb68>
   20158:	bl	113a0 <strcmp@plt>
   2015c:	cmp	r0, #0
   20160:	beq	20440 <__printf_chk@plt+0xefd4>
   20164:	mov	r1, sl
   20168:	ldr	r0, [pc, #-408]	; 1ffd8 <__printf_chk@plt+0xeb6c>
   2016c:	bl	113a0 <strcmp@plt>
   20170:	cmp	r0, #0
   20174:	beq	20558 <__printf_chk@plt+0xf0ec>
   20178:	mov	r1, sl
   2017c:	ldr	r0, [pc, #-424]	; 1ffdc <__printf_chk@plt+0xeb70>
   20180:	bl	113a0 <strcmp@plt>
   20184:	cmp	r0, #0
   20188:	beq	200e4 <__printf_chk@plt+0xec78>
   2018c:	ldr	r7, [pc, #-436]	; 1ffe0 <__printf_chk@plt+0xeb74>
   20190:	ldr	r3, [r7]
   20194:	cmp	r3, #0
   20198:	beq	1fba4 <__printf_chk@plt+0xe738>
   2019c:	ldr	r1, [pc, #-448]	; 1ffe4 <__printf_chk@plt+0xeb78>
   201a0:	mov	r0, #0
   201a4:	bl	111cc <strtok@plt>
   201a8:	ldr	r7, [r7]
   201ac:	subs	r1, r0, #0
   201b0:	beq	201bc <__printf_chk@plt+0xed50>
   201b4:	bl	1d854 <__printf_chk@plt+0xc3e8>
   201b8:	mov	r1, r0
   201bc:	mov	r0, sl
   201c0:	ldrd	r2, [sp, #68]	; 0x44
   201c4:	blx	r7
   201c8:	b	1fba4 <__printf_chk@plt+0xe738>
   201cc:	mov	r0, #20
   201d0:	bl	111e4 <_Znaj@plt>
   201d4:	mov	r3, #0
   201d8:	mov	sl, r3
   201dc:	mov	fp, r3
   201e0:	str	r3, [r0]
   201e4:	str	r3, [r0, #4]
   201e8:	str	r3, [r0, #8]
   201ec:	str	r3, [r0, #12]
   201f0:	str	r3, [r0, #16]
   201f4:	ldr	r3, [pc, #-532]	; 1ffe8 <__printf_chk@plt+0xeb7c>
   201f8:	mov	r9, #5
   201fc:	str	r0, [r3]
   20200:	b	20230 <__printf_chk@plt+0xedc4>
   20204:	ldr	r7, [sp, #12]
   20208:	mov	r0, r7
   2020c:	bl	11358 <strlen@plt>
   20210:	add	r0, r0, #1
   20214:	bl	111e4 <_Znaj@plt>
   20218:	mov	r1, r7
   2021c:	bl	1122c <strcpy@plt>
   20220:	ldr	r3, [pc, #-576]	; 1ffe8 <__printf_chk@plt+0xeb7c>
   20224:	ldr	r3, [r3]
   20228:	str	r0, [r3, sl, lsl #2]
   2022c:	ldr	sl, [sp, #16]
   20230:	mov	r1, r5
   20234:	mov	r0, #0
   20238:	bl	111cc <strtok@plt>
   2023c:	mov	r7, sl
   20240:	subs	r3, r0, #0
   20244:	str	r3, [sp, #12]
   20248:	beq	1fba4 <__printf_chk@plt+0xe738>
   2024c:	add	r3, sl, #1
   20250:	cmp	r9, r3
   20254:	str	r3, [sp, #16]
   20258:	bgt	20204 <__printf_chk@plt+0xed98>
   2025c:	ldr	r3, [pc, #-636]	; 1ffe8 <__printf_chk@plt+0xeb7c>
   20260:	lsl	r9, r9, #1
   20264:	cmn	r9, #-536870910	; 0xe0000002
   20268:	ldr	r3, [r3]
   2026c:	lslle	r0, r9, #2
   20270:	mvngt	r0, #0
   20274:	str	r3, [sp, #20]
   20278:	bl	111e4 <_Znaj@plt>
   2027c:	ldr	r3, [pc, #-668]	; 1ffe8 <__printf_chk@plt+0xeb7c>
   20280:	cmp	sl, #0
   20284:	str	r0, [r3]
   20288:	beq	202b4 <__printf_chk@plt+0xee48>
   2028c:	ldr	r3, [sp, #20]
   20290:	sub	r2, r0, #4
   20294:	sub	r3, r3, #4
   20298:	add	ip, r3, sl, lsl #2
   2029c:	ldr	r1, [r3, #4]!
   202a0:	cmp	r3, ip
   202a4:	str	r1, [r2, #4]!
   202a8:	bne	2029c <__printf_chk@plt+0xee30>
   202ac:	cmp	sl, r9
   202b0:	bge	202cc <__printf_chk@plt+0xee60>
   202b4:	sub	r3, r7, #-1073741823	; 0xc0000001
   202b8:	add	r3, r0, r3, lsl #2
   202bc:	add	r7, r7, #1
   202c0:	cmp	r9, r7
   202c4:	str	fp, [r3, #4]!
   202c8:	bgt	202bc <__printf_chk@plt+0xee50>
   202cc:	ldr	r3, [sp, #20]
   202d0:	cmp	r3, #0
   202d4:	beq	20204 <__printf_chk@plt+0xed98>
   202d8:	ldr	r0, [sp, #20]
   202dc:	bl	112a4 <_ZdaPv@plt>
   202e0:	b	20204 <__printf_chk@plt+0xed98>
   202e4:	ldr	r3, [pc, #-768]	; 1ffec <__printf_chk@plt+0xeb80>
   202e8:	ldr	r3, [r3]
   202ec:	cmp	r3, #0
   202f0:	beq	20450 <__printf_chk@plt+0xefe4>
   202f4:	ldr	r3, [pc, #-780]	; 1fff0 <__printf_chk@plt+0xeb84>
   202f8:	ldr	r3, [r3]
   202fc:	cmp	r3, #0
   20300:	beq	20578 <__printf_chk@plt+0xf10c>
   20304:	ldr	r3, [pc, #-772]	; 20008 <__printf_chk@plt+0xeb9c>
   20308:	ldr	r3, [r3]
   2030c:	cmp	r3, #0
   20310:	beq	20618 <__printf_chk@plt+0xf1ac>
   20314:	ldr	r3, [pc, #-808]	; 1fff4 <__printf_chk@plt+0xeb88>
   20318:	ldr	r3, [r3]
   2031c:	cmp	r3, #0
   20320:	ble	205f0 <__printf_chk@plt+0xf184>
   20324:	ldr	r3, [pc, #-820]	; 1fff8 <__printf_chk@plt+0xeb8c>
   20328:	ldr	r3, [r3]
   2032c:	cmp	r3, #0
   20330:	ble	205c8 <__printf_chk@plt+0xf15c>
   20334:	ldr	r3, [pc, #-832]	; 1fffc <__printf_chk@plt+0xeb90>
   20338:	ldr	r3, [r3]
   2033c:	cmp	r3, #0
   20340:	movgt	fp, #1
   20344:	bgt	1fe20 <__printf_chk@plt+0xe9b4>
   20348:	ldr	r3, [sp, #84]	; 0x54
   2034c:	cmp	r3, #0
   20350:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20354:	ldr	r3, [pc, #-792]	; 20044 <__printf_chk@plt+0xebd8>
   20358:	ldr	r1, [pc, #-864]	; 20000 <__printf_chk@plt+0xeb94>
   2035c:	str	r3, [sp]
   20360:	mov	r2, r3
   20364:	add	r0, sp, #64	; 0x40
   20368:	bl	1d8dc <__printf_chk@plt+0xc470>
   2036c:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20370:	add	r3, sp, #40	; 0x28
   20374:	add	r2, sp, #36	; 0x24
   20378:	ldr	r1, [pc, #-892]	; 20004 <__printf_chk@plt+0xeb98>
   2037c:	mov	r0, sl
   20380:	bl	113dc <sscanf@plt>
   20384:	cmp	r0, #1
   20388:	beq	204b0 <__printf_chk@plt+0xf044>
   2038c:	cmp	r0, #2
   20390:	bne	20478 <__printf_chk@plt+0xf00c>
   20394:	ldr	r2, [sp, #40]	; 0x28
   20398:	ldr	r3, [sp, #36]	; 0x24
   2039c:	cmp	r2, r3
   203a0:	movlt	r2, #0
   203a4:	movge	r2, #1
   203a8:	cmp	r3, #0
   203ac:	movlt	r2, #0
   203b0:	andge	r2, r2, #1
   203b4:	cmp	r2, #0
   203b8:	beq	20478 <__printf_chk@plt+0xf00c>
   203bc:	ldr	r2, [sp, #12]
   203c0:	ldr	r1, [pc, #-960]	; 20008 <__printf_chk@plt+0xeb9c>
   203c4:	cmp	r9, r2
   203c8:	ldr	sl, [r1]
   203cc:	blt	20420 <__printf_chk@plt+0xefb4>
   203d0:	mov	r3, r2
   203d4:	lsl	r2, r2, #1
   203d8:	cmn	r2, #-536870910	; 0xe0000002
   203dc:	lslle	r0, r3, #3
   203e0:	mvngt	r0, #0
   203e4:	str	r2, [sp, #16]
   203e8:	bl	111e4 <_Znaj@plt>
   203ec:	ldr	r3, [sp, #12]
   203f0:	mov	r1, sl
   203f4:	lsl	r2, r3, #2
   203f8:	ldr	r3, [pc, #-1016]	; 20008 <__printf_chk@plt+0xeb9c>
   203fc:	str	r0, [r3]
   20400:	bl	11334 <memcpy@plt>
   20404:	mov	r0, sl
   20408:	bl	112a4 <_ZdaPv@plt>
   2040c:	ldr	r3, [pc, #-1036]	; 20008 <__printf_chk@plt+0xeb9c>
   20410:	ldr	r2, [sp, #16]
   20414:	ldr	sl, [r3]
   20418:	ldr	r3, [sp, #36]	; 0x24
   2041c:	str	r2, [sp, #12]
   20420:	add	r2, sl, r9, lsl #2
   20424:	cmp	r3, #0
   20428:	str	r3, [r2, #-4]
   2042c:	beq	20694 <__printf_chk@plt+0xf228>
   20430:	ldr	r3, [sp, #40]	; 0x28
   20434:	str	r3, [sl, r9, lsl #2]
   20438:	add	r9, r9, #2
   2043c:	b	1ff34 <__printf_chk@plt+0xeac8>
   20440:	ldr	r3, [pc, #-1084]	; 2000c <__printf_chk@plt+0xeba0>
   20444:	mov	r2, #1
   20448:	str	r2, [r3]
   2044c:	b	1fba4 <__printf_chk@plt+0xe738>
   20450:	ldr	r3, [sp, #84]	; 0x54
   20454:	cmp	r3, #0
   20458:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   2045c:	ldr	r3, [pc, #-1056]	; 20044 <__printf_chk@plt+0xebd8>
   20460:	ldr	r1, [pc, #-1112]	; 20010 <__printf_chk@plt+0xeba4>
   20464:	str	r3, [sp]
   20468:	mov	r2, r3
   2046c:	add	r0, sp, #64	; 0x40
   20470:	bl	1d8dc <__printf_chk@plt+0xc470>
   20474:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20478:	add	r9, sp, #48	; 0x30
   2047c:	mov	r1, sl
   20480:	mov	r0, r9
   20484:	bl	1cfdc <__printf_chk@plt+0xbb70>
   20488:	ldr	r3, [sp, #84]	; 0x54
   2048c:	cmp	r3, #0
   20490:	bne	1fe20 <__printf_chk@plt+0xe9b4>
   20494:	ldr	r3, [pc, #-1112]	; 20044 <__printf_chk@plt+0xebd8>
   20498:	mov	r2, r9
   2049c:	str	r3, [sp]
   204a0:	ldr	r1, [pc, #-1172]	; 20014 <__printf_chk@plt+0xeba8>
   204a4:	add	r0, sp, #64	; 0x40
   204a8:	bl	1d8dc <__printf_chk@plt+0xc470>
   204ac:	b	1fe20 <__printf_chk@plt+0xe9b4>
   204b0:	ldr	r3, [sp, #36]	; 0x24
   204b4:	mov	r2, r7
   204b8:	str	r3, [sp, #40]	; 0x28
   204bc:	b	203a8 <__printf_chk@plt+0xef3c>
   204c0:	add	r9, sp, #48	; 0x30
   204c4:	mov	r1, sl
   204c8:	mov	r0, r9
   204cc:	bl	1cfdc <__printf_chk@plt+0xbb70>
   204d0:	ldr	r3, [sp, #84]	; 0x54
   204d4:	cmp	r3, #0
   204d8:	bne	1fe20 <__printf_chk@plt+0xe9b4>
   204dc:	ldr	r3, [pc, #-1184]	; 20044 <__printf_chk@plt+0xebd8>
   204e0:	mov	r2, r9
   204e4:	str	r3, [sp]
   204e8:	ldr	r1, [pc, #-1240]	; 20018 <__printf_chk@plt+0xebac>
   204ec:	add	r0, sp, #64	; 0x40
   204f0:	bl	1d8dc <__printf_chk@plt+0xc470>
   204f4:	b	1fe20 <__printf_chk@plt+0xe9b4>
   204f8:	ldr	r3, [sp, #84]	; 0x54
   204fc:	cmp	r3, #0
   20500:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20504:	ldr	r3, [pc, #-1224]	; 20044 <__printf_chk@plt+0xebd8>
   20508:	ldr	r1, [pc, #-1268]	; 2001c <__printf_chk@plt+0xebb0>
   2050c:	str	r3, [sp]
   20510:	mov	r2, r3
   20514:	add	r0, sp, #64	; 0x40
   20518:	bl	1d8dc <__printf_chk@plt+0xc470>
   2051c:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20520:	add	r9, sp, #48	; 0x30
   20524:	mov	r1, r7
   20528:	mov	r0, r9
   2052c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   20530:	ldr	r3, [sp, #84]	; 0x54
   20534:	cmp	r3, #0
   20538:	bne	1fe20 <__printf_chk@plt+0xe9b4>
   2053c:	ldr	r3, [pc, #-1280]	; 20044 <__printf_chk@plt+0xebd8>
   20540:	mov	r2, r9
   20544:	str	r3, [sp]
   20548:	ldr	r1, [pc, #-1328]	; 20020 <__printf_chk@plt+0xebb4>
   2054c:	add	r0, sp, #64	; 0x40
   20550:	bl	1d8dc <__printf_chk@plt+0xc470>
   20554:	b	1fe20 <__printf_chk@plt+0xe9b4>
   20558:	mov	r1, r5
   2055c:	bl	111cc <strtok@plt>
   20560:	cmp	r0, #0
   20564:	beq	20640 <__printf_chk@plt+0xf1d4>
   20568:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   2056c:	ldr	r3, [pc, #-1360]	; 20024 <__printf_chk@plt+0xebb8>
   20570:	str	r0, [r3]
   20574:	b	1fba4 <__printf_chk@plt+0xe738>
   20578:	ldr	r3, [sp, #84]	; 0x54
   2057c:	cmp	r3, #0
   20580:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20584:	ldr	r3, [pc, #-1352]	; 20044 <__printf_chk@plt+0xebd8>
   20588:	ldr	r1, [pc, #-1384]	; 20028 <__printf_chk@plt+0xebbc>
   2058c:	str	r3, [sp]
   20590:	mov	r2, r3
   20594:	add	r0, sp, #64	; 0x40
   20598:	bl	1d8dc <__printf_chk@plt+0xc470>
   2059c:	b	1fe1c <__printf_chk@plt+0xe9b0>
   205a0:	ldr	r3, [sp, #84]	; 0x54
   205a4:	cmp	r3, #0
   205a8:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   205ac:	ldr	r3, [pc, #-1392]	; 20044 <__printf_chk@plt+0xebd8>
   205b0:	ldr	r1, [pc, #-1420]	; 2002c <__printf_chk@plt+0xebc0>
   205b4:	str	r3, [sp]
   205b8:	mov	r2, r3
   205bc:	add	r0, sp, #64	; 0x40
   205c0:	bl	1d8dc <__printf_chk@plt+0xc470>
   205c4:	b	1fe1c <__printf_chk@plt+0xe9b0>
   205c8:	ldr	r3, [sp, #84]	; 0x54
   205cc:	cmp	r3, #0
   205d0:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   205d4:	ldr	r3, [pc, #-1432]	; 20044 <__printf_chk@plt+0xebd8>
   205d8:	ldr	r1, [pc, #-1456]	; 20030 <__printf_chk@plt+0xebc4>
   205dc:	str	r3, [sp]
   205e0:	mov	r2, r3
   205e4:	add	r0, sp, #64	; 0x40
   205e8:	bl	1d8dc <__printf_chk@plt+0xc470>
   205ec:	b	1fe1c <__printf_chk@plt+0xe9b0>
   205f0:	ldr	r3, [sp, #84]	; 0x54
   205f4:	cmp	r3, #0
   205f8:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   205fc:	ldr	r3, [pc, #-1472]	; 20044 <__printf_chk@plt+0xebd8>
   20600:	ldr	r1, [pc, #-1492]	; 20034 <__printf_chk@plt+0xebc8>
   20604:	str	r3, [sp]
   20608:	mov	r2, r3
   2060c:	add	r0, sp, #64	; 0x40
   20610:	bl	1d8dc <__printf_chk@plt+0xc470>
   20614:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20618:	ldr	r3, [sp, #84]	; 0x54
   2061c:	cmp	r3, #0
   20620:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20624:	ldr	r3, [pc, #-1512]	; 20044 <__printf_chk@plt+0xebd8>
   20628:	ldr	r1, [pc, #-1528]	; 20038 <__printf_chk@plt+0xebcc>
   2062c:	str	r3, [sp]
   20630:	mov	r2, r3
   20634:	add	r0, sp, #64	; 0x40
   20638:	bl	1d8dc <__printf_chk@plt+0xc470>
   2063c:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20640:	ldr	r3, [sp, #84]	; 0x54
   20644:	cmp	r3, #0
   20648:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   2064c:	ldr	r3, [pc, #-1552]	; 20044 <__printf_chk@plt+0xebd8>
   20650:	ldr	r1, [pc, #-1564]	; 2003c <__printf_chk@plt+0xebd0>
   20654:	str	r3, [sp]
   20658:	mov	r2, r3
   2065c:	add	r0, sp, #64	; 0x40
   20660:	bl	1d8dc <__printf_chk@plt+0xc470>
   20664:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20668:	ldr	r3, [sp, #84]	; 0x54
   2066c:	cmp	r3, #0
   20670:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   20674:	ldr	r3, [pc, #-1592]	; 20044 <__printf_chk@plt+0xebd8>
   20678:	ldr	r1, [pc, #-1600]	; 20040 <__printf_chk@plt+0xebd4>
   2067c:	str	r3, [sp]
   20680:	mov	r2, r3
   20684:	add	r0, sp, #64	; 0x40
   20688:	bl	1d8dc <__printf_chk@plt+0xc470>
   2068c:	b	1fe1c <__printf_chk@plt+0xe9b0>
   20690:	bl	11250 <__stack_chk_fail@plt>
   20694:	cmp	r9, #1
   20698:	bne	1fba4 <__printf_chk@plt+0xe738>
   2069c:	ldr	r3, [sp, #84]	; 0x54
   206a0:	cmp	r3, #0
   206a4:	bne	1fe1c <__printf_chk@plt+0xe9b0>
   206a8:	ldr	r3, [pc, #-1644]	; 20044 <__printf_chk@plt+0xebd8>
   206ac:	ldr	r1, [pc, #-1644]	; 20048 <__printf_chk@plt+0xebdc>
   206b0:	str	r3, [sp]
   206b4:	mov	r2, r3
   206b8:	add	r0, sp, #64	; 0x40
   206bc:	bl	1d8dc <__printf_chk@plt+0xc470>
   206c0:	b	1fe1c <__printf_chk@plt+0xe9b0>
   206c4:	add	r0, sp, #64	; 0x40
   206c8:	bl	1d938 <__printf_chk@plt+0xc4cc>
   206cc:	bl	1125c <__cxa_end_cleanup@plt>
   206d0:	ldr	r3, [pc, #12]	; 206e4 <__printf_chk@plt+0xf278>
   206d4:	ldr	r2, [r3]
   206d8:	str	r0, [r3]
   206dc:	mov	r0, r2
   206e0:	bx	lr
   206e4:	andeq	pc, r3, r0, ror #25
   206e8:	mov	r1, r0
   206ec:	ldr	r0, [pc]	; 206f4 <__printf_chk@plt+0xf288>
   206f0:	b	22fe4 <_ZdlPv@@Base+0x598>
   206f4:	ldrdeq	pc, [r3], -r8
   206f8:	push	{r4, r5, r6, r7, lr}
   206fc:	sub	sp, sp, #12
   20700:	mov	r6, r1
   20704:	mov	r7, r0
   20708:	bl	11358 <strlen@plt>
   2070c:	ldr	r5, [pc, #88]	; 2076c <__printf_chk@plt+0xf300>
   20710:	mov	r4, r0
   20714:	ldr	r0, [r5]
   20718:	bl	11358 <strlen@plt>
   2071c:	add	r0, r4, r0
   20720:	add	r0, r0, #5
   20724:	bl	111e4 <_Znaj@plt>
   20728:	ldr	r3, [r5]
   2072c:	mvn	r2, #0
   20730:	mov	r1, #1
   20734:	stm	sp, {r3, r7}
   20738:	ldr	r3, [pc, #48]	; 20770 <__printf_chk@plt+0xf304>
   2073c:	mov	r4, r0
   20740:	bl	11418 <__sprintf_chk@plt>
   20744:	mov	r2, r6
   20748:	mov	r1, r4
   2074c:	ldr	r0, [pc, #32]	; 20774 <__printf_chk@plt+0xf308>
   20750:	bl	230b0 <_ZdlPv@@Base+0x664>
   20754:	mov	r5, r0
   20758:	mov	r0, r4
   2075c:	bl	112a4 <_ZdaPv@plt>
   20760:	mov	r0, r5
   20764:	add	sp, sp, #12
   20768:	pop	{r4, r5, r6, r7, pc}
   2076c:	muleq	r3, r8, r1
   20770:	muleq	r2, ip, r8
   20774:	ldrdeq	pc, [r3], -r8
   20778:	ldr	r2, [r0, #4]
   2077c:	ldr	ip, [r0, #12]
   20780:	ldr	r3, [r0]
   20784:	add	ip, r2, ip
   20788:	ldr	r0, [r0, #8]
   2078c:	vmov	s15, ip
   20790:	add	r0, r3, r0
   20794:	vcvt.f64.s32	d6, s15
   20798:	vmov	s15, r0
   2079c:	vcvt.f64.s32	d7, s15
   207a0:	vmul.f64	d3, d6, d6
   207a4:	vmla.f64	d3, d7, d7
   207a8:	vcmp.f64	d3, #0.0
   207ac:	vmrs	APSR_nzcv, fpscr
   207b0:	beq	207f0 <__printf_chk@plt+0xf384>
   207b4:	vmov	s11, r2
   207b8:	vldr	d2, [pc, #56]	; 207f8 <__printf_chk@plt+0xf38c>
   207bc:	mov	r0, #1
   207c0:	vcvt.f64.s32	d4, s11
   207c4:	vmov	s11, r3
   207c8:	vcvt.f64.s32	d5, s11
   207cc:	vmul.f64	d1, d4, d6
   207d0:	vmla.f64	d1, d5, d7
   207d4:	vdiv.f64	d0, d1, d3
   207d8:	vsub.f64	d2, d2, d0
   207dc:	vmla.f64	d4, d6, d2
   207e0:	vmla.f64	d5, d7, d2
   207e4:	vstr	d4, [r1, #8]
   207e8:	vstr	d5, [r1]
   207ec:	bx	lr
   207f0:	mov	r0, #0
   207f4:	bx	lr
   207f8:	andeq	r0, r0, r0
   207fc:	svccc	0x00e00000
   20800:	vmul.f64	d1, d1, d1
   20804:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20808:	vpush	{d8}
   2080c:	sub	sp, sp, #20
   20810:	ldrd	r8, [sp, #64]	; 0x40
   20814:	vmla.f64	d1, d0, d0
   20818:	ldr	r7, [sp, #72]	; 0x48
   2081c:	ldr	r5, [sp, #76]	; 0x4c
   20820:	ldr	r6, [sp, #80]	; 0x50
   20824:	ldr	r4, [sp, #84]	; 0x54
   20828:	vcmp.f64	d1, #0.0
   2082c:	vsqrt.f64	d8, d1
   20830:	vmrs	APSR_nzcv, fpscr
   20834:	bmi	209ac <__printf_chk@plt+0xf540>
   20838:	vcvt.s32.f64	s15, d8
   2083c:	str	r8, [r5]
   20840:	str	r8, [r7]
   20844:	str	r9, [r4]
   20848:	str	r9, [r6]
   2084c:	ldr	ip, [r5]
   20850:	rsb	sl, r2, #0
   20854:	cmp	ip, sl
   20858:	add	r0, r0, r2
   2085c:	add	r1, r1, r3
   20860:	vmov	lr, s15
   20864:	rsb	fp, r3, #0
   20868:	strlt	sl, [r5]
   2086c:	blt	2087c <__printf_chk@plt+0xf410>
   20870:	ldr	ip, [r7]
   20874:	cmp	ip, sl
   20878:	strgt	sl, [r7]
   2087c:	ldr	ip, [r4]
   20880:	cmp	ip, fp
   20884:	strlt	fp, [r4]
   20888:	blt	20898 <__printf_chk@plt+0xf42c>
   2088c:	ldr	ip, [r6]
   20890:	cmp	ip, fp
   20894:	strgt	fp, [r6]
   20898:	cmp	r8, #0
   2089c:	blt	2095c <__printf_chk@plt+0xf4f0>
   208a0:	cmp	r9, #0
   208a4:	movge	ip, #0
   208a8:	movlt	ip, #3
   208ac:	cmp	r2, #0
   208b0:	ble	20940 <__printf_chk@plt+0xf4d4>
   208b4:	cmp	r3, #0
   208b8:	movle	r2, #1
   208bc:	movgt	r2, #2
   208c0:	cmp	ip, r2
   208c4:	ble	2094c <__printf_chk@plt+0xf4e0>
   208c8:	add	r2, r2, #4
   208cc:	rsb	r8, lr, #0
   208d0:	and	r3, ip, #3
   208d4:	cmp	r3, #2
   208d8:	streq	r8, [r6]
   208dc:	beq	208f8 <__printf_chk@plt+0xf48c>
   208e0:	cmp	r3, #3
   208e4:	streq	lr, [r5]
   208e8:	beq	208f8 <__printf_chk@plt+0xf48c>
   208ec:	cmp	r3, #1
   208f0:	strne	lr, [r4]
   208f4:	streq	r8, [r7]
   208f8:	add	ip, ip, #1
   208fc:	cmp	ip, r2
   20900:	blt	208d0 <__printf_chk@plt+0xf464>
   20904:	ldr	r3, [r7]
   20908:	add	r3, r3, r0
   2090c:	str	r3, [r7]
   20910:	ldr	r3, [r5]
   20914:	add	r0, r3, r0
   20918:	str	r0, [r5]
   2091c:	ldr	r3, [r6]
   20920:	add	r3, r3, r1
   20924:	str	r3, [r6]
   20928:	ldr	r3, [r4]
   2092c:	add	r1, r3, r1
   20930:	str	r1, [r4]
   20934:	add	sp, sp, #20
   20938:	vpop	{d8}
   2093c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20940:	cmp	r3, #0
   20944:	movgt	r2, #3
   20948:	ble	209a4 <__printf_chk@plt+0xf538>
   2094c:	cmp	ip, r2
   20950:	beq	2096c <__printf_chk@plt+0xf500>
   20954:	blt	208cc <__printf_chk@plt+0xf460>
   20958:	b	20904 <__printf_chk@plt+0xf498>
   2095c:	cmp	r9, #0
   20960:	movge	ip, #1
   20964:	movlt	ip, #2
   20968:	b	208ac <__printf_chk@plt+0xf440>
   2096c:	vmov	s13, fp
   20970:	vmov	s15, r8
   20974:	vcvt.f64.s32	d4, s13
   20978:	vmov	s13, sl
   2097c:	vcvt.f64.s32	d7, s15
   20980:	vcvt.f64.s32	d5, s13
   20984:	vmov	s13, r9
   20988:	vcvt.f64.s32	d6, s13
   2098c:	vmul.f64	d7, d7, d4
   20990:	vmul.f64	d6, d5, d6
   20994:	vcmpe.f64	d7, d6
   20998:	vmrs	APSR_nzcv, fpscr
   2099c:	bpl	20904 <__printf_chk@plt+0xf498>
   209a0:	b	208c8 <__printf_chk@plt+0xf45c>
   209a4:	mov	r2, #0
   209a8:	b	208c0 <__printf_chk@plt+0xf454>
   209ac:	vmov.f64	d0, d1
   209b0:	strd	r2, [sp, #8]
   209b4:	strd	r0, [sp]
   209b8:	bl	11130 <sqrt@plt>
   209bc:	ldrd	r2, [sp, #8]
   209c0:	ldrd	r0, [sp]
   209c4:	b	20838 <__printf_chk@plt+0xf3cc>
   209c8:	ldr	ip, [r1, #36]	; 0x24
   209cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   209d0:	ldr	r7, [r1, #32]
   209d4:	ldr	r6, [r1]
   209d8:	add	r5, r0, ip, lsl #2
   209dc:	mov	r4, r7
   209e0:	mov	lr, r6
   209e4:	cmp	lr, ip
   209e8:	movle	r3, #0
   209ec:	movgt	r3, #1
   209f0:	cmp	r4, ip
   209f4:	movge	r3, #0
   209f8:	cmp	r3, #0
   209fc:	beq	20a78 <__printf_chk@plt+0xf60c>
   20a00:	sub	fp, lr, ip
   20a04:	sub	r8, ip, r4
   20a08:	cmp	fp, r8
   20a0c:	ble	20a44 <__printf_chk@plt+0xf5d8>
   20a10:	sub	lr, lr, r8
   20a14:	add	r8, r8, lr
   20a18:	sub	r2, r4, #-1073741823	; 0xc0000001
   20a1c:	add	r8, r0, r8, lsl #2
   20a20:	add	r3, r0, lr, lsl #2
   20a24:	add	r2, r0, r2, lsl #2
   20a28:	ldr	r9, [r2, #4]!
   20a2c:	ldr	sl, [r3]
   20a30:	str	sl, [r2]
   20a34:	str	r9, [r3], #4
   20a38:	cmp	r8, r3
   20a3c:	bne	20a28 <__printf_chk@plt+0xf5bc>
   20a40:	b	209e4 <__printf_chk@plt+0xf578>
   20a44:	sub	r2, r4, #-1073741823	; 0xc0000001
   20a48:	add	sl, fp, ip
   20a4c:	add	r2, r0, r2, lsl #2
   20a50:	add	sl, r0, sl, lsl #2
   20a54:	mov	r3, r5
   20a58:	ldr	r8, [r2, #4]!
   20a5c:	ldr	r9, [r3]
   20a60:	str	r9, [r2]
   20a64:	str	r8, [r3], #4
   20a68:	cmp	r3, sl
   20a6c:	bne	20a58 <__printf_chk@plt+0xf5ec>
   20a70:	add	r4, r4, fp
   20a74:	b	209e4 <__printf_chk@plt+0xf578>
   20a78:	sub	ip, r6, ip
   20a7c:	add	r7, ip, r7
   20a80:	str	r7, [r1, #32]
   20a84:	str	r6, [r1, #36]	; 0x24
   20a88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a90:	sub	sp, sp, #60	; 0x3c
   20a94:	mov	r9, r2
   20a98:	ldr	r4, [sp, #108]	; 0x6c
   20a9c:	ldrb	r2, [r2]
   20aa0:	str	r1, [sp, #8]
   20aa4:	ldr	r1, [r4, #4]
   20aa8:	cmp	r2, #58	; 0x3a
   20aac:	movne	r2, r1
   20ab0:	moveq	r2, #0
   20ab4:	subs	r7, r0, #0
   20ab8:	str	r2, [sp, #16]
   20abc:	str	r3, [sp, #12]
   20ac0:	ble	20d24 <__printf_chk@plt+0xf8b8>
   20ac4:	ldr	r3, [r4]
   20ac8:	mov	r2, #0
   20acc:	cmp	r3, r2
   20ad0:	str	r2, [r4, #12]
   20ad4:	beq	20bc0 <__printf_chk@plt+0xf754>
   20ad8:	ldr	r2, [r4, #16]
   20adc:	cmp	r2, #0
   20ae0:	beq	20bcc <__printf_chk@plt+0xf760>
   20ae4:	ldr	r5, [r4, #20]
   20ae8:	cmp	r5, #0
   20aec:	beq	20c14 <__printf_chk@plt+0xf7a8>
   20af0:	ldrb	r3, [r5]
   20af4:	cmp	r3, #0
   20af8:	beq	20c14 <__printf_chk@plt+0xf7a8>
   20afc:	ldr	r3, [sp, #12]
   20b00:	cmp	r3, #0
   20b04:	beq	20b60 <__printf_chk@plt+0xf6f4>
   20b08:	ldr	r3, [r4]
   20b0c:	ldr	r2, [sp, #8]
   20b10:	str	r3, [sp, #20]
   20b14:	ldr	r2, [r2, r3, lsl #2]
   20b18:	lsl	r3, r3, #2
   20b1c:	str	r3, [sp, #48]	; 0x30
   20b20:	ldrb	r1, [r2, #1]
   20b24:	str	r2, [sp, #32]
   20b28:	mov	r3, r2
   20b2c:	cmp	r1, #45	; 0x2d
   20b30:	str	r1, [sp, #28]
   20b34:	beq	20fa4 <__printf_chk@plt+0xfb38>
   20b38:	ldr	r2, [sp, #100]	; 0x64
   20b3c:	cmp	r2, #0
   20b40:	beq	20b60 <__printf_chk@plt+0xf6f4>
   20b44:	ldrb	r3, [r3, #2]
   20b48:	cmp	r3, #0
   20b4c:	bne	20fa4 <__printf_chk@plt+0xfb38>
   20b50:	mov	r0, r9
   20b54:	bl	11460 <strchr@plt>
   20b58:	cmp	r0, #0
   20b5c:	beq	20fa4 <__printf_chk@plt+0xfb38>
   20b60:	add	r6, r5, #1
   20b64:	str	r6, [r4, #20]
   20b68:	ldrb	r8, [r5]
   20b6c:	mov	r0, r9
   20b70:	mov	r1, r8
   20b74:	bl	11460 <strchr@plt>
   20b78:	ldrb	r2, [r5, #1]
   20b7c:	mov	r3, r8
   20b80:	cmp	r2, #0
   20b84:	ldreq	r2, [r4]
   20b88:	addeq	r2, r2, #1
   20b8c:	streq	r2, [r4]
   20b90:	cmp	r8, #58	; 0x3a
   20b94:	cmpne	r0, #0
   20b98:	beq	210fc <__printf_chk@plt+0xfc90>
   20b9c:	ldrb	r1, [r0]
   20ba0:	ldrb	r2, [r0, #1]
   20ba4:	cmp	r1, #87	; 0x57
   20ba8:	beq	20dd4 <__printf_chk@plt+0xf968>
   20bac:	cmp	r2, #58	; 0x3a
   20bb0:	beq	20f60 <__printf_chk@plt+0xfaf4>
   20bb4:	mov	r0, r3
   20bb8:	add	sp, sp, #60	; 0x3c
   20bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20bc0:	mov	r2, #1
   20bc4:	mov	r3, r2
   20bc8:	str	r2, [r4]
   20bcc:	ldr	r2, [sp, #104]	; 0x68
   20bd0:	str	r3, [r4, #36]	; 0x24
   20bd4:	cmp	r2, #0
   20bd8:	mov	r2, #0
   20bdc:	str	r3, [r4, #32]
   20be0:	str	r2, [r4, #20]
   20be4:	beq	20cd0 <__printf_chk@plt+0xf864>
   20be8:	mov	r3, #1
   20bec:	str	r3, [r4, #28]
   20bf0:	ldrb	r1, [r9]
   20bf4:	cmp	r1, #45	; 0x2d
   20bf8:	beq	210bc <__printf_chk@plt+0xfc50>
   20bfc:	cmp	r1, #43	; 0x2b
   20c00:	strne	r2, [r4, #24]
   20c04:	strne	r3, [r4, #16]
   20c08:	addeq	r9, r9, #1
   20c0c:	streq	r2, [r4, #24]
   20c10:	streq	r3, [r4, #16]
   20c14:	ldr	r6, [r4]
   20c18:	ldr	r3, [r4, #36]	; 0x24
   20c1c:	cmp	r3, r6
   20c20:	ldr	r3, [r4, #32]
   20c24:	strgt	r6, [r4, #36]	; 0x24
   20c28:	cmp	r6, r3
   20c2c:	ldr	r3, [r4, #24]
   20c30:	strlt	r6, [r4, #32]
   20c34:	cmp	r3, #1
   20c38:	beq	20d2c <__printf_chk@plt+0xf8c0>
   20c3c:	cmp	r7, r6
   20c40:	beq	20d14 <__printf_chk@plt+0xf8a8>
   20c44:	ldr	r8, [sp, #8]
   20c48:	ldr	r1, [pc, #2528]	; 21630 <__printf_chk@plt+0x101c4>
   20c4c:	ldr	r5, [r8, r6, lsl #2]
   20c50:	mov	r0, r5
   20c54:	bl	113a0 <strcmp@plt>
   20c58:	cmp	r0, #0
   20c5c:	bne	20c9c <__printf_chk@plt+0xf830>
   20c60:	ldr	r3, [r4, #32]
   20c64:	ldr	r2, [r4, #36]	; 0x24
   20c68:	add	r6, r6, #1
   20c6c:	cmp	r3, r2
   20c70:	str	r6, [r4]
   20c74:	beq	21180 <__printf_chk@plt+0xfd14>
   20c78:	cmp	r6, r2
   20c7c:	beq	20c90 <__printf_chk@plt+0xf824>
   20c80:	mov	r0, r8
   20c84:	mov	r1, r4
   20c88:	bl	209c8 <__printf_chk@plt+0xf55c>
   20c8c:	ldr	r3, [r4, #32]
   20c90:	str	r7, [r4, #36]	; 0x24
   20c94:	str	r7, [r4]
   20c98:	b	20d1c <__printf_chk@plt+0xf8b0>
   20c9c:	ldrb	r3, [r5]
   20ca0:	cmp	r3, #45	; 0x2d
   20ca4:	beq	20da0 <__printf_chk@plt+0xf934>
   20ca8:	ldr	r3, [r4, #24]
   20cac:	cmp	r3, #0
   20cb0:	beq	20d24 <__printf_chk@plt+0xf8b8>
   20cb4:	add	r6, r6, #1
   20cb8:	mov	r3, #1
   20cbc:	mov	r0, r3
   20cc0:	str	r6, [r4]
   20cc4:	str	r5, [r4, #12]
   20cc8:	add	sp, sp, #60	; 0x3c
   20ccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20cd0:	ldr	r0, [pc, #2396]	; 21634 <__printf_chk@plt+0x101c8>
   20cd4:	bl	11430 <getenv@plt>
   20cd8:	cmp	r0, #0
   20cdc:	beq	20f28 <__printf_chk@plt+0xfabc>
   20ce0:	mov	r3, #1
   20ce4:	str	r3, [r4, #28]
   20ce8:	ldrb	r3, [r9]
   20cec:	ldr	r5, [r4, #20]
   20cf0:	cmp	r3, #45	; 0x2d
   20cf4:	beq	20f94 <__printf_chk@plt+0xfb28>
   20cf8:	cmp	r3, #43	; 0x2b
   20cfc:	ldrne	r3, [sp, #104]	; 0x68
   20d00:	strne	r3, [r4, #24]
   20d04:	beq	20f50 <__printf_chk@plt+0xfae4>
   20d08:	mov	r3, #1
   20d0c:	str	r3, [r4, #16]
   20d10:	b	20ae8 <__printf_chk@plt+0xf67c>
   20d14:	ldr	r7, [r4, #36]	; 0x24
   20d18:	ldr	r3, [r4, #32]
   20d1c:	cmp	r7, r3
   20d20:	strne	r3, [r4]
   20d24:	mvn	r3, #0
   20d28:	b	20bb4 <__printf_chk@plt+0xf748>
   20d2c:	ldrd	r2, [r4, #32]
   20d30:	cmp	r2, r3
   20d34:	beq	20f18 <__printf_chk@plt+0xfaac>
   20d38:	cmp	r6, r3
   20d3c:	beq	20d50 <__printf_chk@plt+0xf8e4>
   20d40:	mov	r1, r4
   20d44:	ldr	r0, [sp, #8]
   20d48:	bl	209c8 <__printf_chk@plt+0xf55c>
   20d4c:	ldr	r3, [r4]
   20d50:	cmp	r7, r3
   20d54:	ble	210d0 <__printf_chk@plt+0xfc64>
   20d58:	sub	r1, r3, #-1073741823	; 0xc0000001
   20d5c:	ldr	r2, [sp, #8]
   20d60:	add	r1, r2, r1, lsl #2
   20d64:	b	20d78 <__printf_chk@plt+0xf90c>
   20d68:	add	r3, r3, #1
   20d6c:	cmp	r3, r7
   20d70:	str	r3, [r4]
   20d74:	beq	210d0 <__printf_chk@plt+0xfc64>
   20d78:	ldr	r2, [r1, #4]!
   20d7c:	ldrb	r0, [r2]
   20d80:	cmp	r0, #45	; 0x2d
   20d84:	bne	20d68 <__printf_chk@plt+0xf8fc>
   20d88:	ldrb	r2, [r2, #1]
   20d8c:	cmp	r2, #0
   20d90:	beq	20d68 <__printf_chk@plt+0xf8fc>
   20d94:	ldr	r6, [r4]
   20d98:	str	r3, [r4, #36]	; 0x24
   20d9c:	b	20c3c <__printf_chk@plt+0xf7d0>
   20da0:	ldrb	r3, [r5, #1]
   20da4:	cmp	r3, #0
   20da8:	beq	20ca8 <__printf_chk@plt+0xf83c>
   20dac:	sub	r0, r3, #45	; 0x2d
   20db0:	ldr	r3, [sp, #12]
   20db4:	clz	r0, r0
   20db8:	cmp	r3, #0
   20dbc:	lsr	r0, r0, #5
   20dc0:	moveq	r0, #0
   20dc4:	add	r0, r0, #1
   20dc8:	add	r5, r5, r0
   20dcc:	str	r5, [r4, #20]
   20dd0:	b	20afc <__printf_chk@plt+0xf690>
   20dd4:	cmp	r2, #59	; 0x3b
   20dd8:	bne	20bac <__printf_chk@plt+0xf740>
   20ddc:	ldrb	r2, [r5, #1]
   20de0:	ldr	r3, [r4]
   20de4:	cmp	r2, #0
   20de8:	beq	212f4 <__printf_chk@plt+0xfe88>
   20dec:	add	r3, r3, #1
   20df0:	str	r3, [r4]
   20df4:	str	r6, [r4, #12]
   20df8:	str	r6, [r4, #20]
   20dfc:	ldrb	r5, [r6]
   20e00:	cmp	r5, #0
   20e04:	cmpne	r5, #61	; 0x3d
   20e08:	beq	214f0 <__printf_chk@plt+0x10084>
   20e0c:	mov	r3, r6
   20e10:	ldrb	r5, [r3, #1]!
   20e14:	cmp	r5, #0
   20e18:	cmpne	r5, #61	; 0x3d
   20e1c:	bne	20e10 <__printf_chk@plt+0xf9a4>
   20e20:	str	r3, [sp, #20]
   20e24:	ldr	sl, [sp, #12]
   20e28:	ldr	r3, [sl]
   20e2c:	cmp	r3, #0
   20e30:	beq	21518 <__printf_chk@plt+0x100ac>
   20e34:	ldr	r2, [sp, #20]
   20e38:	mov	r8, #0
   20e3c:	str	r5, [sp, #24]
   20e40:	str	r7, [sp, #28]
   20e44:	str	r4, [sp, #108]	; 0x6c
   20e48:	sub	fp, r2, r6
   20e4c:	mov	r5, r8
   20e50:	mov	r7, r8
   20e54:	mov	r4, r3
   20e58:	str	r8, [sp, #12]
   20e5c:	mov	r2, fp
   20e60:	mov	r1, r6
   20e64:	mov	r0, r4
   20e68:	bl	11184 <strncmp@plt>
   20e6c:	cmp	r0, #0
   20e70:	mov	r0, r4
   20e74:	bne	20e94 <__printf_chk@plt+0xfa28>
   20e78:	bl	11358 <strlen@plt>
   20e7c:	cmp	r0, fp
   20e80:	beq	2143c <__printf_chk@plt+0xffd0>
   20e84:	cmp	r5, #0
   20e88:	moveq	r5, sl
   20e8c:	movne	r7, #1
   20e90:	streq	r8, [sp, #12]
   20e94:	ldr	r4, [sl, #16]!
   20e98:	add	r8, r8, #1
   20e9c:	cmp	r4, #0
   20ea0:	bne	20e5c <__printf_chk@plt+0xf9f0>
   20ea4:	mov	r3, r7
   20ea8:	cmp	r3, #0
   20eac:	mov	r8, r5
   20eb0:	ldr	r7, [sp, #28]
   20eb4:	ldr	r5, [sp, #24]
   20eb8:	ldr	r4, [sp, #108]	; 0x6c
   20ebc:	bne	2148c <__printf_chk@plt+0x10020>
   20ec0:	cmp	r8, #0
   20ec4:	beq	21518 <__printf_chk@plt+0x100ac>
   20ec8:	cmp	r5, #0
   20ecc:	ldr	r3, [r8, #4]
   20ed0:	beq	213ec <__printf_chk@plt+0xff80>
   20ed4:	cmp	r3, #0
   20ed8:	beq	21538 <__printf_chk@plt+0x100cc>
   20edc:	ldr	r3, [sp, #20]
   20ee0:	add	r3, r3, #1
   20ee4:	str	r3, [r4, #12]
   20ee8:	mov	r0, r6
   20eec:	bl	11358 <strlen@plt>
   20ef0:	ldr	r3, [sp, #96]	; 0x60
   20ef4:	cmp	r3, #0
   20ef8:	ldrne	r2, [sp, #12]
   20efc:	add	r0, r6, r0
   20f00:	str	r0, [r4, #20]
   20f04:	strne	r2, [r3]
   20f08:	ldrd	r2, [r8, #8]
   20f0c:	cmp	r2, #0
   20f10:	bne	21174 <__printf_chk@plt+0xfd08>
   20f14:	b	20bb4 <__printf_chk@plt+0xf748>
   20f18:	cmp	r6, r3
   20f1c:	strne	r6, [r4, #32]
   20f20:	movne	r3, r6
   20f24:	b	20d50 <__printf_chk@plt+0xf8e4>
   20f28:	ldr	r3, [sp, #104]	; 0x68
   20f2c:	ldr	r5, [r4, #20]
   20f30:	str	r3, [r4, #28]
   20f34:	ldrb	r3, [r9]
   20f38:	cmp	r3, #45	; 0x2d
   20f3c:	beq	20f94 <__printf_chk@plt+0xfb28>
   20f40:	cmp	r3, #43	; 0x2b
   20f44:	movne	r3, #1
   20f48:	strne	r3, [r4, #24]
   20f4c:	bne	20d08 <__printf_chk@plt+0xf89c>
   20f50:	mov	r3, #0
   20f54:	add	r9, r9, #1
   20f58:	str	r3, [r4, #24]
   20f5c:	b	20d08 <__printf_chk@plt+0xf89c>
   20f60:	ldrb	r1, [r0, #2]
   20f64:	ldrb	r2, [r5, #1]
   20f68:	cmp	r1, #58	; 0x3a
   20f6c:	beq	21254 <__printf_chk@plt+0xfde8>
   20f70:	cmp	r2, #0
   20f74:	ldr	r2, [r4]
   20f78:	beq	212a8 <__printf_chk@plt+0xfe3c>
   20f7c:	add	r2, r2, #1
   20f80:	str	r2, [r4]
   20f84:	str	r6, [r4, #12]
   20f88:	mov	r2, #0
   20f8c:	str	r2, [r4, #20]
   20f90:	b	20bb4 <__printf_chk@plt+0xf748>
   20f94:	mov	r3, #2
   20f98:	add	r9, r9, #1
   20f9c:	str	r3, [r4, #24]
   20fa0:	b	20d08 <__printf_chk@plt+0xf89c>
   20fa4:	ldrb	r3, [r5]
   20fa8:	mov	fp, r5
   20fac:	cmp	r3, #0
   20fb0:	cmpne	r3, #61	; 0x3d
   20fb4:	str	r3, [sp, #52]	; 0x34
   20fb8:	beq	20fcc <__printf_chk@plt+0xfb60>
   20fbc:	ldrb	r3, [fp, #1]!
   20fc0:	cmp	r3, #0
   20fc4:	cmpne	r3, #61	; 0x3d
   20fc8:	bne	20fbc <__printf_chk@plt+0xfb50>
   20fcc:	ldr	r3, [sp, #12]
   20fd0:	ldr	r6, [r3]
   20fd4:	cmp	r6, #0
   20fd8:	beq	211a0 <__printf_chk@plt+0xfd34>
   20fdc:	mov	sl, r3
   20fe0:	mov	r8, #0
   20fe4:	sub	r2, fp, r5
   20fe8:	mvn	r3, #0
   20fec:	str	r7, [sp, #40]	; 0x28
   20ff0:	str	r9, [sp, #44]	; 0x2c
   20ff4:	str	r4, [sp, #108]	; 0x6c
   20ff8:	mov	r9, sl
   20ffc:	str	r3, [sp, #24]
   21000:	str	fp, [sp, #36]	; 0x24
   21004:	mov	r7, r2
   21008:	mov	sl, r8
   2100c:	mov	r4, r8
   21010:	b	21044 <__printf_chk@plt+0xfbd8>
   21014:	ldr	r3, [sp, #100]	; 0x64
   21018:	cmp	r3, #0
   2101c:	bne	21030 <__printf_chk@plt+0xfbc4>
   21020:	ldr	r1, [sl, #4]
   21024:	ldr	r2, [r9, #4]
   21028:	cmp	r1, r2
   2102c:	beq	210d8 <__printf_chk@plt+0xfc6c>
   21030:	mov	r4, #1
   21034:	ldr	r6, [r9, #16]!
   21038:	add	r8, r8, #1
   2103c:	cmp	r6, #0
   21040:	beq	2108c <__printf_chk@plt+0xfc20>
   21044:	mov	r2, r7
   21048:	mov	r1, r5
   2104c:	mov	r0, r6
   21050:	bl	11184 <strncmp@plt>
   21054:	cmp	r0, #0
   21058:	bne	21034 <__printf_chk@plt+0xfbc8>
   2105c:	mov	r0, r6
   21060:	bl	11358 <strlen@plt>
   21064:	cmp	r0, r7
   21068:	beq	21114 <__printf_chk@plt+0xfca8>
   2106c:	cmp	sl, #0
   21070:	bne	21014 <__printf_chk@plt+0xfba8>
   21074:	mov	sl, r9
   21078:	ldr	r6, [r9, #16]!
   2107c:	str	r8, [sp, #24]
   21080:	cmp	r6, #0
   21084:	add	r8, r8, #1
   21088:	bne	21044 <__printf_chk@plt+0xfbd8>
   2108c:	mov	r3, r4
   21090:	cmp	r3, #0
   21094:	ldr	fp, [sp, #36]	; 0x24
   21098:	ldr	r7, [sp, #40]	; 0x28
   2109c:	ldr	r9, [sp, #44]	; 0x2c
   210a0:	ldr	r4, [sp, #108]	; 0x6c
   210a4:	bne	21270 <__printf_chk@plt+0xfe04>
   210a8:	cmp	sl, #0
   210ac:	beq	211a0 <__printf_chk@plt+0xfd34>
   210b0:	ldr	r8, [sp, #24]
   210b4:	mov	r6, sl
   210b8:	b	21128 <__printf_chk@plt+0xfcbc>
   210bc:	mov	r2, #2
   210c0:	add	r9, r9, #1
   210c4:	str	r3, [r4, #16]
   210c8:	str	r2, [r4, #24]
   210cc:	b	20c14 <__printf_chk@plt+0xf7a8>
   210d0:	mov	r6, r3
   210d4:	b	20d98 <__printf_chk@plt+0xf92c>
   210d8:	ldr	r1, [sl, #8]
   210dc:	ldr	r2, [r9, #8]
   210e0:	cmp	r1, r2
   210e4:	bne	21030 <__printf_chk@plt+0xfbc4>
   210e8:	ldr	r1, [sl, #12]
   210ec:	ldr	r2, [r9, #12]
   210f0:	cmp	r1, r2
   210f4:	movne	r4, #1
   210f8:	b	21034 <__printf_chk@plt+0xfbc8>
   210fc:	ldr	r3, [sp, #16]
   21100:	cmp	r3, #0
   21104:	bne	21228 <__printf_chk@plt+0xfdbc>
   21108:	str	r8, [r4, #8]
   2110c:	mov	r3, #63	; 0x3f
   21110:	b	20bb4 <__printf_chk@plt+0xf748>
   21114:	mov	r6, r9
   21118:	ldr	fp, [sp, #36]	; 0x24
   2111c:	ldr	r7, [sp, #40]	; 0x28
   21120:	ldr	r9, [sp, #44]	; 0x2c
   21124:	ldr	r4, [sp, #108]	; 0x6c
   21128:	ldr	r3, [sp, #20]
   2112c:	ldr	r2, [r6, #4]
   21130:	add	r3, r3, #1
   21134:	str	r3, [r4]
   21138:	ldrb	r1, [fp]
   2113c:	cmp	r1, #0
   21140:	bne	2118c <__printf_chk@plt+0xfd20>
   21144:	cmp	r2, #1
   21148:	beq	212c8 <__printf_chk@plt+0xfe5c>
   2114c:	mov	r0, r5
   21150:	bl	11358 <strlen@plt>
   21154:	ldr	r3, [sp, #96]	; 0x60
   21158:	cmp	r3, #0
   2115c:	add	r0, r5, r0
   21160:	str	r0, [r4, #20]
   21164:	strne	r8, [r3]
   21168:	ldrd	r2, [r6, #8]
   2116c:	cmp	r2, #0
   21170:	beq	20bb4 <__printf_chk@plt+0xf748>
   21174:	str	r3, [r2]
   21178:	mov	r3, #0
   2117c:	b	20bb4 <__printf_chk@plt+0xf748>
   21180:	mov	r3, r6
   21184:	str	r6, [r4, #32]
   21188:	b	20c90 <__printf_chk@plt+0xf824>
   2118c:	cmp	r2, #0
   21190:	beq	21340 <__printf_chk@plt+0xfed4>
   21194:	add	r3, fp, #1
   21198:	str	r3, [r4, #12]
   2119c:	b	2114c <__printf_chk@plt+0xfce0>
   211a0:	ldr	r3, [sp, #100]	; 0x64
   211a4:	cmp	r3, #0
   211a8:	beq	213ac <__printf_chk@plt+0xff40>
   211ac:	ldr	r3, [sp, #28]
   211b0:	cmp	r3, #45	; 0x2d
   211b4:	beq	214bc <__printf_chk@plt+0x10050>
   211b8:	ldr	r1, [sp, #52]	; 0x34
   211bc:	mov	r0, r9
   211c0:	bl	11460 <strchr@plt>
   211c4:	cmp	r0, #0
   211c8:	bne	20b60 <__printf_chk@plt+0xf6f4>
   211cc:	ldr	r3, [sp, #16]
   211d0:	cmp	r3, #0
   211d4:	beq	21204 <__printf_chk@plt+0xfd98>
   211d8:	ldr	r3, [sp, #32]
   211dc:	ldr	r1, [pc, #1108]	; 21638 <__printf_chk@plt+0x101cc>
   211e0:	ldr	r2, [sp, #8]
   211e4:	ldrb	r3, [r3]
   211e8:	str	r5, [sp]
   211ec:	ldr	r0, [r1]
   211f0:	ldr	r2, [r2]
   211f4:	ldr	r1, [pc, #1088]	; 2163c <__printf_chk@plt+0x101d0>
   211f8:	bl	24864 <_ZdlPv@@Base+0x1e18>
   211fc:	ldr	r3, [r4]
   21200:	str	r3, [sp, #20]
   21204:	ldr	r3, [sp, #20]
   21208:	ldr	r2, [pc, #1072]	; 21640 <__printf_chk@plt+0x101d4>
   2120c:	add	r1, r3, #1
   21210:	mov	r3, #0
   21214:	str	r3, [r4, #8]
   21218:	str	r1, [r4]
   2121c:	str	r2, [r4, #20]
   21220:	mov	r3, #63	; 0x3f
   21224:	b	20bb4 <__printf_chk@plt+0xf748>
   21228:	ldr	r1, [r4, #28]
   2122c:	ldr	r3, [pc, #1028]	; 21638 <__printf_chk@plt+0x101cc>
   21230:	ldr	r2, [sp, #8]
   21234:	cmp	r1, #0
   21238:	ldr	r0, [r3]
   2123c:	ldr	r2, [r2]
   21240:	mov	r3, r8
   21244:	ldrne	r1, [pc, #1016]	; 21644 <__printf_chk@plt+0x101d8>
   21248:	ldreq	r1, [pc, #1016]	; 21648 <__printf_chk@plt+0x101dc>
   2124c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21250:	b	21108 <__printf_chk@plt+0xfc9c>
   21254:	cmp	r2, #0
   21258:	strne	r6, [r4, #12]
   2125c:	ldrne	r2, [r4]
   21260:	streq	r2, [r4, #12]
   21264:	addne	r2, r2, #1
   21268:	strne	r2, [r4]
   2126c:	b	20f88 <__printf_chk@plt+0xfb1c>
   21270:	ldr	r3, [sp, #16]
   21274:	cmp	r3, #0
   21278:	bne	21314 <__printf_chk@plt+0xfea8>
   2127c:	mov	r0, r5
   21280:	bl	11358 <strlen@plt>
   21284:	ldr	r3, [sp, #20]
   21288:	add	r2, r3, #1
   2128c:	mov	r3, #0
   21290:	str	r3, [r4, #8]
   21294:	str	r2, [r4]
   21298:	mov	r3, #63	; 0x3f
   2129c:	add	r0, r5, r0
   212a0:	str	r0, [r4, #20]
   212a4:	b	20bb4 <__printf_chk@plt+0xf748>
   212a8:	cmp	r7, r2
   212ac:	beq	21418 <__printf_chk@plt+0xffac>
   212b0:	ldr	r1, [sp, #8]
   212b4:	ldr	r1, [r1, r2, lsl #2]
   212b8:	add	r2, r2, #1
   212bc:	str	r1, [r4, #12]
   212c0:	str	r2, [r4]
   212c4:	b	20f88 <__printf_chk@plt+0xfb1c>
   212c8:	cmp	r3, r7
   212cc:	bge	21454 <__printf_chk@plt+0xffe8>
   212d0:	ldr	r2, [sp, #48]	; 0x30
   212d4:	ldr	r3, [sp, #8]
   212d8:	add	r3, r3, r2
   212dc:	ldr	r2, [sp, #20]
   212e0:	ldr	r3, [r3, #4]
   212e4:	add	r2, r2, #2
   212e8:	str	r2, [r4]
   212ec:	str	r3, [r4, #12]
   212f0:	b	2114c <__printf_chk@plt+0xfce0>
   212f4:	cmp	r7, r3
   212f8:	beq	214cc <__printf_chk@plt+0x10060>
   212fc:	ldr	r2, [sp, #8]
   21300:	ldr	r6, [r2, r3, lsl #2]
   21304:	add	r3, r3, #1
   21308:	str	r6, [r4, #12]
   2130c:	str	r3, [r4]
   21310:	b	20df8 <__printf_chk@plt+0xf98c>
   21314:	ldr	r1, [pc, #796]	; 21638 <__printf_chk@plt+0x101cc>
   21318:	ldr	r2, [sp, #8]
   2131c:	ldr	r3, [sp, #32]
   21320:	ldr	r0, [r1]
   21324:	ldr	r2, [r2]
   21328:	ldr	r1, [pc, #796]	; 2164c <__printf_chk@plt+0x101e0>
   2132c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21330:	ldr	r3, [r4]
   21334:	ldr	r5, [r4, #20]
   21338:	str	r3, [sp, #20]
   2133c:	b	2127c <__printf_chk@plt+0xfe10>
   21340:	ldr	r3, [sp, #16]
   21344:	cmp	r3, #0
   21348:	beq	2138c <__printf_chk@plt+0xff20>
   2134c:	ldr	r2, [sp, #8]
   21350:	ldr	r3, [sp, #20]
   21354:	ldr	r1, [r2, r3, lsl #2]
   21358:	ldr	r3, [pc, #728]	; 21638 <__printf_chk@plt+0x101cc>
   2135c:	ldr	r2, [r2]
   21360:	ldrb	ip, [r1, #1]
   21364:	ldr	r0, [r3]
   21368:	ldr	r3, [r6]
   2136c:	cmp	ip, #45	; 0x2d
   21370:	beq	21528 <__printf_chk@plt+0x100bc>
   21374:	ldrb	r1, [r1]
   21378:	str	r3, [sp]
   2137c:	mov	r3, r1
   21380:	ldr	r1, [pc, #712]	; 21650 <__printf_chk@plt+0x101e4>
   21384:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21388:	ldr	r5, [r4, #20]
   2138c:	mov	r0, r5
   21390:	bl	11358 <strlen@plt>
   21394:	ldr	r2, [r6, #12]
   21398:	mov	r3, #63	; 0x3f
   2139c:	str	r2, [r4, #8]
   213a0:	add	r0, r5, r0
   213a4:	str	r0, [r4, #20]
   213a8:	b	20bb4 <__printf_chk@plt+0xf748>
   213ac:	ldr	r3, [sp, #16]
   213b0:	cmp	r3, #0
   213b4:	beq	21204 <__printf_chk@plt+0xfd98>
   213b8:	ldr	r3, [sp, #28]
   213bc:	cmp	r3, #45	; 0x2d
   213c0:	bne	211d8 <__printf_chk@plt+0xfd6c>
   213c4:	ldr	r1, [pc, #620]	; 21638 <__printf_chk@plt+0x101cc>
   213c8:	ldr	r2, [sp, #8]
   213cc:	mov	r3, r5
   213d0:	ldr	r0, [r1]
   213d4:	ldr	r2, [r2]
   213d8:	ldr	r1, [pc, #628]	; 21654 <__printf_chk@plt+0x101e8>
   213dc:	bl	24864 <_ZdlPv@@Base+0x1e18>
   213e0:	ldr	r3, [r4]
   213e4:	str	r3, [sp, #20]
   213e8:	b	21204 <__printf_chk@plt+0xfd98>
   213ec:	cmp	r3, #1
   213f0:	bne	20ee8 <__printf_chk@plt+0xfa7c>
   213f4:	ldr	r3, [r4]
   213f8:	cmp	r3, r7
   213fc:	bge	215ac <__printf_chk@plt+0x10140>
   21400:	ldr	r2, [sp, #8]
   21404:	ldr	r2, [r2, r3, lsl #2]
   21408:	add	r3, r3, #1
   2140c:	str	r2, [r4, #12]
   21410:	str	r3, [r4]
   21414:	b	20ee8 <__printf_chk@plt+0xfa7c>
   21418:	ldr	r3, [sp, #16]
   2141c:	cmp	r3, #0
   21420:	bne	214f8 <__printf_chk@plt+0x1008c>
   21424:	str	r8, [r4, #8]
   21428:	ldrb	r3, [r9]
   2142c:	cmp	r3, #58	; 0x3a
   21430:	moveq	r3, #58	; 0x3a
   21434:	movne	r3, #63	; 0x3f
   21438:	b	20f88 <__printf_chk@plt+0xfb1c>
   2143c:	str	r8, [sp, #12]
   21440:	ldr	r5, [sp, #24]
   21444:	ldr	r7, [sp, #28]
   21448:	ldr	r4, [sp, #108]	; 0x6c
   2144c:	mov	r8, sl
   21450:	b	20ec8 <__printf_chk@plt+0xfa5c>
   21454:	ldr	r3, [sp, #16]
   21458:	cmp	r3, #0
   2145c:	bne	2155c <__printf_chk@plt+0x100f0>
   21460:	mov	r0, r5
   21464:	bl	11358 <strlen@plt>
   21468:	ldr	r3, [r6, #12]
   2146c:	str	r3, [r4, #8]
   21470:	add	r0, r5, r0
   21474:	str	r0, [r4, #20]
   21478:	ldrb	r3, [r9]
   2147c:	cmp	r3, #58	; 0x3a
   21480:	moveq	r3, #58	; 0x3a
   21484:	bne	2110c <__printf_chk@plt+0xfca0>
   21488:	b	20bb4 <__printf_chk@plt+0xf748>
   2148c:	ldr	r3, [sp, #16]
   21490:	ldr	r5, [r4]
   21494:	cmp	r3, #0
   21498:	bne	21584 <__printf_chk@plt+0x10118>
   2149c:	mov	r0, r6
   214a0:	bl	11358 <strlen@plt>
   214a4:	add	r5, r5, #1
   214a8:	str	r5, [r4]
   214ac:	mov	r3, #63	; 0x3f
   214b0:	add	r0, r6, r0
   214b4:	str	r0, [r4, #20]
   214b8:	b	20bb4 <__printf_chk@plt+0xf748>
   214bc:	ldr	r3, [sp, #16]
   214c0:	cmp	r3, #0
   214c4:	bne	213c4 <__printf_chk@plt+0xff58>
   214c8:	b	21204 <__printf_chk@plt+0xfd98>
   214cc:	ldr	r3, [sp, #16]
   214d0:	cmp	r3, #0
   214d4:	bne	215c8 <__printf_chk@plt+0x1015c>
   214d8:	str	r8, [r4, #8]
   214dc:	ldrb	r3, [r9]
   214e0:	cmp	r3, #58	; 0x3a
   214e4:	moveq	r3, #58	; 0x3a
   214e8:	movne	r3, #63	; 0x3f
   214ec:	b	20bb4 <__printf_chk@plt+0xf748>
   214f0:	str	r6, [sp, #20]
   214f4:	b	20e24 <__printf_chk@plt+0xf9b8>
   214f8:	ldr	r3, [sp, #8]
   214fc:	ldr	r1, [pc, #308]	; 21638 <__printf_chk@plt+0x101cc>
   21500:	ldr	r2, [r3]
   21504:	ldr	r0, [r1]
   21508:	mov	r3, r8
   2150c:	ldr	r1, [pc, #324]	; 21658 <__printf_chk@plt+0x101ec>
   21510:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21514:	b	21424 <__printf_chk@plt+0xffb8>
   21518:	mov	r3, #0
   2151c:	str	r3, [r4, #20]
   21520:	mov	r3, #87	; 0x57
   21524:	b	20bb4 <__printf_chk@plt+0xf748>
   21528:	ldr	r1, [pc, #300]	; 2165c <__printf_chk@plt+0x101f0>
   2152c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21530:	ldr	r5, [r4, #20]
   21534:	b	2138c <__printf_chk@plt+0xff20>
   21538:	ldr	r3, [sp, #16]
   2153c:	cmp	r3, #0
   21540:	bne	215e8 <__printf_chk@plt+0x1017c>
   21544:	mov	r0, r6
   21548:	bl	11358 <strlen@plt>
   2154c:	mov	r3, #63	; 0x3f
   21550:	add	r0, r6, r0
   21554:	str	r0, [r4, #20]
   21558:	b	20bb4 <__printf_chk@plt+0xf748>
   2155c:	ldr	r2, [sp, #8]
   21560:	ldr	r0, [sp, #20]
   21564:	ldr	r1, [pc, #204]	; 21638 <__printf_chk@plt+0x101cc>
   21568:	ldr	r3, [r2, r0, lsl #2]
   2156c:	ldr	r0, [r1]
   21570:	ldr	r2, [r2]
   21574:	ldr	r1, [pc, #228]	; 21660 <__printf_chk@plt+0x101f4>
   21578:	bl	24864 <_ZdlPv@@Base+0x1e18>
   2157c:	ldr	r5, [r4, #20]
   21580:	b	21460 <__printf_chk@plt+0xfff4>
   21584:	ldr	r2, [sp, #8]
   21588:	ldr	r1, [pc, #168]	; 21638 <__printf_chk@plt+0x101cc>
   2158c:	ldr	r3, [r2, r5, lsl #2]
   21590:	ldr	r0, [r1]
   21594:	ldr	r2, [r2]
   21598:	ldr	r1, [pc, #196]	; 21664 <__printf_chk@plt+0x101f8>
   2159c:	bl	24864 <_ZdlPv@@Base+0x1e18>
   215a0:	ldr	r6, [r4, #20]
   215a4:	ldr	r5, [r4]
   215a8:	b	2149c <__printf_chk@plt+0x10030>
   215ac:	ldr	r2, [sp, #16]
   215b0:	cmp	r2, #0
   215b4:	bne	2160c <__printf_chk@plt+0x101a0>
   215b8:	ldr	r5, [r4, #20]
   215bc:	mov	r0, r5
   215c0:	bl	11358 <strlen@plt>
   215c4:	b	21470 <__printf_chk@plt+0x10004>
   215c8:	ldr	r3, [sp, #8]
   215cc:	ldr	r1, [pc, #100]	; 21638 <__printf_chk@plt+0x101cc>
   215d0:	ldr	r2, [r3]
   215d4:	ldr	r0, [r1]
   215d8:	mov	r3, r8
   215dc:	ldr	r1, [pc, #116]	; 21658 <__printf_chk@plt+0x101ec>
   215e0:	bl	24864 <_ZdlPv@@Base+0x1e18>
   215e4:	b	214d8 <__printf_chk@plt+0x1006c>
   215e8:	ldr	r1, [pc, #72]	; 21638 <__printf_chk@plt+0x101cc>
   215ec:	ldr	r2, [sp, #8]
   215f0:	ldr	r3, [r8]
   215f4:	ldr	r0, [r1]
   215f8:	ldr	r2, [r2]
   215fc:	ldr	r1, [pc, #100]	; 21668 <__printf_chk@plt+0x101fc>
   21600:	bl	24864 <_ZdlPv@@Base+0x1e18>
   21604:	ldr	r6, [r4, #20]
   21608:	b	21544 <__printf_chk@plt+0x100d8>
   2160c:	ldr	r0, [sp, #8]
   21610:	ldr	r1, [pc, #32]	; 21638 <__printf_chk@plt+0x101cc>
   21614:	sub	r3, r3, #-1073741823	; 0xc0000001
   21618:	ldr	r2, [r0]
   2161c:	ldr	r3, [r0, r3, lsl #2]
   21620:	ldr	r0, [r1]
   21624:	ldr	r1, [pc, #52]	; 21660 <__printf_chk@plt+0x101f4>
   21628:	bl	24864 <_ZdlPv@@Base+0x1e18>
   2162c:	b	215b8 <__printf_chk@plt+0x1014c>
   21630:	andeq	r8, r2, ip, ror #9
   21634:	andeq	r8, r2, r0, lsl #18
   21638:	andeq	sp, r3, r0
   2163c:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   21640:			; <UNDEFINED> instruction: 0x000277b8
   21644:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   21648:	andeq	r8, r2, r4, lsl sl
   2164c:	andeq	r8, r2, r0, lsl r9
   21650:	andeq	r8, r2, r0, ror #18
   21654:			; <UNDEFINED> instruction: 0x000289b8
   21658:	andeq	r8, r2, r0, lsr sl
   2165c:	andeq	r8, r2, r0, lsr r9
   21660:	muleq	r2, r0, r9
   21664:	andeq	r8, r2, r8, asr sl
   21668:	andeq	r8, r2, ip, ror sl
   2166c:	push	{r4, r5, r6, lr}
   21670:	sub	sp, sp, #16
   21674:	ldr	r5, [pc, #80]	; 216cc <__printf_chk@plt+0x10260>
   21678:	ldr	ip, [sp, #32]
   2167c:	ldr	r6, [sp, #36]	; 0x24
   21680:	str	ip, [sp]
   21684:	ldr	ip, [sp, #40]	; 0x28
   21688:	ldr	r4, [pc, #64]	; 216d0 <__printf_chk@plt+0x10264>
   2168c:	ldr	lr, [r5]
   21690:	stmib	sp, {r6, ip}
   21694:	ldr	ip, [r5, #4]
   21698:	str	r4, [sp, #12]
   2169c:	str	ip, [r4, #4]
   216a0:	str	lr, [r4]
   216a4:	bl	20a8c <__printf_chk@plt+0xf620>
   216a8:	ldr	r3, [pc, #36]	; 216d4 <__printf_chk@plt+0x10268>
   216ac:	ldr	ip, [r4]
   216b0:	ldr	r1, [r4, #8]
   216b4:	ldr	r2, [r4, #12]
   216b8:	str	ip, [r5]
   216bc:	str	r1, [r5, #8]
   216c0:	str	r2, [r3]
   216c4:	add	sp, sp, #16
   216c8:	pop	{r4, r5, r6, pc}
   216cc:	andeq	ip, r3, ip, asr r1
   216d0:	andeq	pc, r3, r8, lsr #26
   216d4:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   216d8:	push	{lr}		; (str lr, [sp, #-4]!)
   216dc:	mov	r3, #0
   216e0:	sub	sp, sp, #20
   216e4:	mov	ip, #1
   216e8:	str	r3, [sp]
   216ec:	stmib	sp, {r3, ip}
   216f0:	bl	2166c <__printf_chk@plt+0x10200>
   216f4:	add	sp, sp, #20
   216f8:	pop	{pc}		; (ldr pc, [sp], #4)
   216fc:	push	{lr}		; (str lr, [sp, #-4]!)
   21700:	sub	sp, sp, #20
   21704:	mov	ip, #0
   21708:	ldr	lr, [sp, #24]
   2170c:	str	ip, [sp, #8]
   21710:	str	lr, [sp]
   21714:	str	ip, [sp, #4]
   21718:	bl	2166c <__printf_chk@plt+0x10200>
   2171c:	add	sp, sp, #20
   21720:	pop	{pc}		; (ldr pc, [sp], #4)
   21724:	push	{lr}		; (str lr, [sp, #-4]!)
   21728:	sub	sp, sp, #20
   2172c:	ldr	ip, [sp, #24]
   21730:	ldr	lr, [sp, #28]
   21734:	str	ip, [sp]
   21738:	mov	ip, #0
   2173c:	str	lr, [sp, #12]
   21740:	str	ip, [sp, #8]
   21744:	str	ip, [sp, #4]
   21748:	bl	20a8c <__printf_chk@plt+0xf620>
   2174c:	add	sp, sp, #20
   21750:	pop	{pc}		; (ldr pc, [sp], #4)
   21754:	push	{lr}		; (str lr, [sp, #-4]!)
   21758:	sub	sp, sp, #20
   2175c:	mov	lr, #0
   21760:	ldr	ip, [sp, #24]
   21764:	str	ip, [sp]
   21768:	mov	ip, #1
   2176c:	stmib	sp, {ip, lr}
   21770:	bl	2166c <__printf_chk@plt+0x10200>
   21774:	add	sp, sp, #20
   21778:	pop	{pc}		; (ldr pc, [sp], #4)
   2177c:	push	{lr}		; (str lr, [sp, #-4]!)
   21780:	sub	sp, sp, #20
   21784:	ldr	lr, [sp, #24]
   21788:	ldr	ip, [sp, #28]
   2178c:	str	lr, [sp]
   21790:	str	ip, [sp, #12]
   21794:	mov	lr, #0
   21798:	mov	ip, #1
   2179c:	stmib	sp, {ip, lr}
   217a0:	bl	20a8c <__printf_chk@plt+0xf620>
   217a4:	add	sp, sp, #20
   217a8:	pop	{pc}		; (ldr pc, [sp], #4)
   217ac:	ldr	r3, [r0, #4]
   217b0:	push	{r4, r5, r6, lr}
   217b4:	cmp	r3, #0
   217b8:	mov	r5, r0
   217bc:	beq	217e0 <__printf_chk@plt+0x10374>
   217c0:	mov	r4, #0
   217c4:	ldr	r3, [r5]
   217c8:	ldr	r0, [r3, r4, lsl #3]
   217cc:	bl	1116c <free@plt>
   217d0:	ldr	r3, [r5, #4]
   217d4:	add	r4, r4, #1
   217d8:	cmp	r3, r4
   217dc:	bhi	217c4 <__printf_chk@plt+0x10358>
   217e0:	ldr	r0, [r5]
   217e4:	cmp	r0, #0
   217e8:	beq	217f0 <__printf_chk@plt+0x10384>
   217ec:	bl	112a4 <_ZdaPv@plt>
   217f0:	mov	r0, r5
   217f4:	pop	{r4, r5, r6, pc}
   217f8:	mov	r2, #0
   217fc:	str	r2, [r0]
   21800:	str	r2, [r0, #4]
   21804:	bx	lr
   21808:	mov	r3, #17
   2180c:	push	{r4, lr}
   21810:	mov	r4, r0
   21814:	str	r3, [r0, #4]
   21818:	mov	r0, #136	; 0x88
   2181c:	bl	111e4 <_Znaj@plt>
   21820:	mov	r2, #0
   21824:	mov	r3, r0
   21828:	add	r1, r0, #136	; 0x88
   2182c:	str	r2, [r3]
   21830:	str	r2, [r3, #4]
   21834:	add	r3, r3, #8
   21838:	cmp	r1, r3
   2183c:	bne	2182c <__printf_chk@plt+0x103c0>
   21840:	str	r0, [r4]
   21844:	str	r2, [r4, #8]
   21848:	mov	r0, r4
   2184c:	pop	{r4, pc}
   21850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21854:	subs	r7, r1, #0
   21858:	sub	sp, sp, #12
   2185c:	mov	r9, r0
   21860:	mov	sl, r2
   21864:	beq	2191c <__printf_chk@plt+0x104b0>
   21868:	mov	r0, r7
   2186c:	bl	22d5c <_ZdlPv@@Base+0x310>
   21870:	ldr	r8, [r9, #4]
   21874:	mov	r1, r8
   21878:	str	r0, [sp, #4]
   2187c:	bl	11190 <__aeabi_uidivmod@plt>
   21880:	ldr	r5, [r9]
   21884:	mov	r4, r1
   21888:	b	218a4 <__printf_chk@plt+0x10438>
   2188c:	bl	113a0 <strcmp@plt>
   21890:	cmp	r0, #0
   21894:	beq	2190c <__printf_chk@plt+0x104a0>
   21898:	cmp	r4, #0
   2189c:	subeq	r4, r8, #1
   218a0:	subne	r4, r4, #1
   218a4:	ldr	fp, [r5, r4, lsl #3]
   218a8:	mov	r1, r7
   218ac:	subs	r0, fp, #0
   218b0:	add	r6, r5, r4, lsl #3
   218b4:	bne	2188c <__printf_chk@plt+0x10420>
   218b8:	cmp	sl, #0
   218bc:	beq	21900 <__printf_chk@plt+0x10494>
   218c0:	ldr	r4, [r9, #8]
   218c4:	cmp	r8, r4, lsl #2
   218c8:	bls	2192c <__printf_chk@plt+0x104c0>
   218cc:	mov	r0, r7
   218d0:	bl	11358 <strlen@plt>
   218d4:	add	r4, r4, #1
   218d8:	add	r5, r0, #1
   218dc:	mov	r0, r5
   218e0:	bl	1134c <malloc@plt>
   218e4:	mov	r2, r5
   218e8:	mov	r1, r7
   218ec:	mov	fp, r0
   218f0:	bl	11334 <memcpy@plt>
   218f4:	str	fp, [r6]
   218f8:	str	sl, [r6, #4]
   218fc:	str	r4, [r9, #8]
   21900:	mov	r0, fp
   21904:	add	sp, sp, #12
   21908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2190c:	mov	r0, fp
   21910:	str	sl, [r6, #4]
   21914:	add	sp, sp, #12
   21918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2191c:	ldr	r1, [pc, #320]	; 21a64 <__printf_chk@plt+0x105f8>
   21920:	mov	r0, #31
   21924:	bl	1c0cc <__printf_chk@plt+0xac60>
   21928:	b	21868 <__printf_chk@plt+0x103fc>
   2192c:	mov	r0, r8
   21930:	bl	22da4 <_ZdlPv@@Base+0x358>
   21934:	cmn	r0, #-268435455	; 0xf0000001
   21938:	mov	r6, r0
   2193c:	str	r0, [r9, #4]
   21940:	lslls	r0, r0, #3
   21944:	mvnhi	r0, #0
   21948:	bl	111e4 <_Znaj@plt>
   2194c:	subs	r2, r6, #1
   21950:	movpl	r1, #0
   21954:	mov	r4, r0
   21958:	movpl	r3, r0
   2195c:	bmi	21978 <__printf_chk@plt+0x1050c>
   21960:	sub	r2, r2, #1
   21964:	cmn	r2, #1
   21968:	str	r1, [r3]
   2196c:	str	r1, [r3, #4]
   21970:	add	r3, r3, #8
   21974:	bne	21960 <__printf_chk@plt+0x104f4>
   21978:	cmp	r8, #0
   2197c:	str	r4, [r9]
   21980:	addne	r4, r5, r8, lsl #3
   21984:	addne	r4, r4, #4
   21988:	addne	r6, r5, #4
   2198c:	bne	219a4 <__printf_chk@plt+0x10538>
   21990:	b	21a08 <__printf_chk@plt+0x1059c>
   21994:	bl	1116c <free@plt>
   21998:	add	r6, r6, #8
   2199c:	cmp	r4, r6
   219a0:	beq	21a04 <__printf_chk@plt+0x10598>
   219a4:	ldr	r0, [r6, #-4]
   219a8:	cmp	r0, #0
   219ac:	beq	21998 <__printf_chk@plt+0x1052c>
   219b0:	ldr	r3, [r6]
   219b4:	cmp	r3, #0
   219b8:	beq	21994 <__printf_chk@plt+0x10528>
   219bc:	bl	22d5c <_ZdlPv@@Base+0x310>
   219c0:	ldr	r8, [r9, #4]
   219c4:	mov	r1, r8
   219c8:	bl	11190 <__aeabi_uidivmod@plt>
   219cc:	ldr	r3, [r9]
   219d0:	b	219e0 <__printf_chk@plt+0x10574>
   219d4:	cmp	r1, #0
   219d8:	subeq	r1, r8, #1
   219dc:	subne	r1, r1, #1
   219e0:	ldr	r2, [r3, r1, lsl #3]
   219e4:	add	r0, r3, r1, lsl #3
   219e8:	cmp	r2, #0
   219ec:	bne	219d4 <__printf_chk@plt+0x10568>
   219f0:	ldrd	r2, [r6, #-4]
   219f4:	add	r6, r6, #8
   219f8:	cmp	r4, r6
   219fc:	strd	r2, [r0]
   21a00:	bne	219a4 <__printf_chk@plt+0x10538>
   21a04:	ldr	r4, [r9]
   21a08:	ldr	fp, [r9, #4]
   21a0c:	ldr	r0, [sp, #4]
   21a10:	mov	r1, fp
   21a14:	bl	11190 <__aeabi_uidivmod@plt>
   21a18:	b	21a28 <__printf_chk@plt+0x105bc>
   21a1c:	cmp	r1, #0
   21a20:	subeq	r1, fp, #1
   21a24:	subne	r1, r1, #1
   21a28:	ldr	r2, [r4, r1, lsl #3]
   21a2c:	lsl	r8, r1, #3
   21a30:	cmp	r2, #0
   21a34:	add	r6, r4, r8
   21a38:	bne	21a1c <__printf_chk@plt+0x105b0>
   21a3c:	cmp	r5, #0
   21a40:	beq	21a5c <__printf_chk@plt+0x105f0>
   21a44:	mov	r0, r5
   21a48:	bl	112a4 <_ZdaPv@plt>
   21a4c:	ldr	r6, [r9]
   21a50:	ldr	r4, [r9, #8]
   21a54:	add	r6, r6, r8
   21a58:	b	218cc <__printf_chk@plt+0x10460>
   21a5c:	ldr	r4, [r9, #8]
   21a60:	b	218cc <__printf_chk@plt+0x10460>
   21a64:	andeq	r8, r2, ip, lsr #21
   21a68:	push	{r4, r5, r6, r7, r8, lr}
   21a6c:	subs	r6, r1, #0
   21a70:	mov	r5, r0
   21a74:	beq	21ad8 <__printf_chk@plt+0x1066c>
   21a78:	mov	r0, r6
   21a7c:	bl	22d5c <_ZdlPv@@Base+0x310>
   21a80:	ldr	r8, [r5, #4]
   21a84:	mov	r1, r8
   21a88:	bl	11190 <__aeabi_uidivmod@plt>
   21a8c:	ldr	r5, [r5]
   21a90:	mov	r4, r1
   21a94:	b	21ab0 <__printf_chk@plt+0x10644>
   21a98:	bl	113a0 <strcmp@plt>
   21a9c:	cmp	r0, #0
   21aa0:	beq	21acc <__printf_chk@plt+0x10660>
   21aa4:	cmp	r4, #0
   21aa8:	subeq	r4, r8, #1
   21aac:	subne	r4, r4, #1
   21ab0:	ldr	r3, [r5, r4, lsl #3]
   21ab4:	mov	r1, r6
   21ab8:	subs	r0, r3, #0
   21abc:	add	r7, r5, r4, lsl #3
   21ac0:	bne	21a98 <__printf_chk@plt+0x1062c>
   21ac4:	mov	r0, r3
   21ac8:	pop	{r4, r5, r6, r7, r8, pc}
   21acc:	ldr	r3, [r7, #4]
   21ad0:	mov	r0, r3
   21ad4:	pop	{r4, r5, r6, r7, r8, pc}
   21ad8:	ldr	r1, [pc, #8]	; 21ae8 <__printf_chk@plt+0x1067c>
   21adc:	mov	r0, #31
   21ae0:	bl	1c0cc <__printf_chk@plt+0xac60>
   21ae4:	b	21a78 <__printf_chk@plt+0x1060c>
   21ae8:	andeq	r8, r2, ip, lsr #21
   21aec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21af0:	mov	sl, r1
   21af4:	ldr	r7, [r1]
   21af8:	mov	r5, r0
   21afc:	cmp	r7, #0
   21b00:	beq	21b68 <__printf_chk@plt+0x106fc>
   21b04:	mov	r0, r7
   21b08:	bl	22d5c <_ZdlPv@@Base+0x310>
   21b0c:	ldr	r9, [r5, #4]
   21b10:	mov	r1, r9
   21b14:	bl	11190 <__aeabi_uidivmod@plt>
   21b18:	ldr	r6, [r5]
   21b1c:	mov	r4, r1
   21b20:	b	21b3c <__printf_chk@plt+0x106d0>
   21b24:	bl	113a0 <strcmp@plt>
   21b28:	cmp	r0, #0
   21b2c:	beq	21b58 <__printf_chk@plt+0x106ec>
   21b30:	cmp	r4, #0
   21b34:	subeq	r4, r9, #1
   21b38:	subne	r4, r4, #1
   21b3c:	ldr	r5, [r6, r4, lsl #3]
   21b40:	mov	r1, r7
   21b44:	subs	r0, r5, #0
   21b48:	add	r8, r6, r4, lsl #3
   21b4c:	bne	21b24 <__printf_chk@plt+0x106b8>
   21b50:	mov	r0, r5
   21b54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21b58:	str	r5, [sl]
   21b5c:	ldr	r5, [r8, #4]
   21b60:	mov	r0, r5
   21b64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21b68:	ldr	r1, [pc, #8]	; 21b78 <__printf_chk@plt+0x1070c>
   21b6c:	mov	r0, #31
   21b70:	bl	1c0cc <__printf_chk@plt+0xac60>
   21b74:	b	21b04 <__printf_chk@plt+0x10698>
   21b78:	andeq	r8, r2, ip, lsr #21
   21b7c:	mov	r2, #0
   21b80:	stm	r0, {r1, r2}
   21b84:	bx	lr
   21b88:	ldr	ip, [r0]
   21b8c:	push	{r4, r5, r6, r7, lr}
   21b90:	ldrd	r4, [ip]
   21b94:	ldr	r3, [r0, #4]
   21b98:	cmp	r3, r5
   21b9c:	bcs	21c0c <__printf_chk@plt+0x107a0>
   21ba0:	ldr	lr, [r4, r3, lsl #3]
   21ba4:	add	r6, r4, r3, lsl #3
   21ba8:	cmp	lr, #0
   21bac:	addne	ip, r3, #1
   21bb0:	bne	21bf0 <__printf_chk@plt+0x10784>
   21bb4:	add	r3, r3, #1
   21bb8:	sub	r7, r4, #8
   21bbc:	b	21bd4 <__printf_chk@plt+0x10768>
   21bc0:	ldr	lr, [r7, ip, lsl #3]
   21bc4:	add	r6, r4, r3, lsl #3
   21bc8:	cmp	lr, #0
   21bcc:	mov	r3, ip
   21bd0:	bne	21bf0 <__printf_chk@plt+0x10784>
   21bd4:	cmp	r5, r3
   21bd8:	add	ip, r3, #1
   21bdc:	bne	21bc0 <__printf_chk@plt+0x10754>
   21be0:	mov	r3, #0
   21be4:	str	r5, [r0, #4]
   21be8:	mov	r0, r3
   21bec:	pop	{r4, r5, r6, r7, pc}
   21bf0:	ldr	r4, [r6, #4]
   21bf4:	mov	r3, #1
   21bf8:	str	lr, [r1]
   21bfc:	str	r4, [r2]
   21c00:	str	ip, [r0, #4]
   21c04:	mov	r0, r3
   21c08:	pop	{r4, r5, r6, r7, pc}
   21c0c:	mov	r3, #0
   21c10:	b	21be8 <__printf_chk@plt+0x1077c>
   21c14:	push	{r4, r5, r6, r7, r8, lr}
   21c18:	mov	r7, r0
   21c1c:	ldr	r4, [pc, #56]	; 21c5c <__printf_chk@plt+0x107f0>
   21c20:	ldr	r6, [pc, #56]	; 21c60 <__printf_chk@plt+0x107f4>
   21c24:	add	r5, r4, #3456	; 0xd80
   21c28:	mov	r0, #4
   21c2c:	bl	111e4 <_Znaj@plt>
   21c30:	ldr	ip, [r4, #4]
   21c34:	ldr	r1, [r4], #8
   21c38:	mov	r3, r0
   21c3c:	mov	r2, r0
   21c40:	str	ip, [r3]
   21c44:	mov	r0, r6
   21c48:	bl	21850 <__printf_chk@plt+0x103e4>
   21c4c:	cmp	r4, r5
   21c50:	bne	21c28 <__printf_chk@plt+0x107bc>
   21c54:	mov	r0, r7
   21c58:	pop	{r4, r5, r6, r7, r8, pc}
   21c5c:	andeq	ip, r3, r8, ror #2
   21c60:	andeq	pc, r3, r0, asr sp	; <UNPREDICTABLE>
   21c64:	mov	r1, r0
   21c68:	push	{r4, lr}
   21c6c:	ldr	r0, [pc, #12]	; 21c80 <__printf_chk@plt+0x10814>
   21c70:	bl	21a68 <__printf_chk@plt+0x105fc>
   21c74:	cmp	r0, #0
   21c78:	ldrne	r0, [r0]
   21c7c:	pop	{r4, pc}
   21c80:	andeq	pc, r3, r0, asr sp	; <UNPREDICTABLE>
   21c84:	push	{r4, r5, r6, r7, r8, lr}
   21c88:	mov	ip, #0
   21c8c:	ldr	r4, [pc, #288]	; 21db4 <__printf_chk@plt+0x10948>
   21c90:	subs	lr, r0, #0
   21c94:	add	r5, r4, #21
   21c98:	strb	ip, [r4, #21]
   21c9c:	blt	21d4c <__printf_chk@plt+0x108e0>
   21ca0:	ldr	r7, [pc, #272]	; 21db8 <__printf_chk@plt+0x1094c>
   21ca4:	mov	r0, r5
   21ca8:	mov	r8, #46	; 0x2e
   21cac:	umull	r2, r3, r7, lr
   21cb0:	add	ip, ip, #1
   21cb4:	lsr	r3, r3, #3
   21cb8:	cmp	ip, r1
   21cbc:	add	r2, r3, r3, lsl #2
   21cc0:	sub	r6, r0, #1
   21cc4:	sub	r2, lr, r2, lsl #1
   21cc8:	add	r2, r2, #48	; 0x30
   21ccc:	strb	r2, [r0, #-1]
   21cd0:	strbeq	r8, [r0, #-2]
   21cd4:	movne	r0, r6
   21cd8:	subeq	r0, r0, #2
   21cdc:	cmp	ip, r1
   21ce0:	cmpge	r3, #0
   21ce4:	mov	lr, r3
   21ce8:	bne	21cac <__printf_chk@plt+0x10840>
   21cec:	cmp	r1, #0
   21cf0:	pople	{r4, r5, r6, r7, r8, pc}
   21cf4:	ldrb	r2, [r4, #20]
   21cf8:	cmp	r2, #48	; 0x30
   21cfc:	bne	21d14 <__printf_chk@plt+0x108a8>
   21d00:	ldr	r3, [pc, #180]	; 21dbc <__printf_chk@plt+0x10950>
   21d04:	mov	r5, r3
   21d08:	ldrb	r2, [r3, #-1]!
   21d0c:	cmp	r2, #48	; 0x30
   21d10:	beq	21d04 <__printf_chk@plt+0x10898>
   21d14:	cmp	r2, #46	; 0x2e
   21d18:	beq	21d28 <__printf_chk@plt+0x108bc>
   21d1c:	mov	r3, #0
   21d20:	strb	r3, [r5]
   21d24:	pop	{r4, r5, r6, r7, r8, pc}
   21d28:	sub	r3, r5, #1
   21d2c:	cmp	r0, r3
   21d30:	moveq	r2, #48	; 0x30
   21d34:	moveq	r3, #0
   21d38:	movne	r3, #0
   21d3c:	strbeq	r2, [r5, #-1]
   21d40:	strbeq	r3, [r5]
   21d44:	strbne	r3, [r5, #-1]
   21d48:	pop	{r4, r5, r6, r7, r8, pc}
   21d4c:	ldr	r0, [pc, #108]	; 21dc0 <__printf_chk@plt+0x10954>
   21d50:	mov	r6, r5
   21d54:	mov	r7, #46	; 0x2e
   21d58:	smull	r3, r2, r0, lr
   21d5c:	asr	r3, lr, #31
   21d60:	rsb	r3, r3, r2, asr #2
   21d64:	add	ip, ip, #1
   21d68:	add	r2, r3, r3, lsl #2
   21d6c:	cmp	r1, ip
   21d70:	sub	r2, lr, r2, lsl #1
   21d74:	rsb	r2, r2, #48	; 0x30
   21d78:	strb	r2, [r6, #-1]
   21d7c:	sub	r2, r6, #1
   21d80:	strbeq	r7, [r6, #-2]
   21d84:	movne	r6, r2
   21d88:	subeq	r6, r6, #2
   21d8c:	cmp	r1, ip
   21d90:	cmple	r3, #0
   21d94:	mov	lr, r3
   21d98:	bne	21d58 <__printf_chk@plt+0x108ec>
   21d9c:	mov	r3, #45	; 0x2d
   21da0:	cmp	r1, #0
   21da4:	strb	r3, [r6, #-1]
   21da8:	sub	r0, r6, #1
   21dac:	bgt	21cf4 <__printf_chk@plt+0x10888>
   21db0:	pop	{r4, r5, r6, r7, r8, pc}
   21db4:	andeq	pc, r3, r0, ror #26
   21db8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   21dbc:	andeq	pc, r3, r4, ror sp	; <UNPREDICTABLE>
   21dc0:	strbtvs	r6, [r6], -r7, ror #12
   21dc4:	subs	r2, r0, #0
   21dc8:	bge	21e18 <__printf_chk@plt+0x109ac>
   21dcc:	push	{lr}		; (str lr, [sp, #-4]!)
   21dd0:	ldr	r1, [pc, #108]	; 21e44 <__printf_chk@plt+0x109d8>
   21dd4:	ldr	lr, [pc, #108]	; 21e48 <__printf_chk@plt+0x109dc>
   21dd8:	b	21de0 <__printf_chk@plt+0x10974>
   21ddc:	mov	r1, ip
   21de0:	smull	r3, r0, lr, r2
   21de4:	asr	r3, r2, #31
   21de8:	rsb	r3, r3, r0, asr #2
   21dec:	sub	ip, r1, #1
   21df0:	add	r0, r3, r3, lsl #2
   21df4:	sub	r0, r2, r0, lsl #1
   21df8:	rsb	r0, r0, #48	; 0x30
   21dfc:	subs	r2, r3, #0
   21e00:	strb	r0, [r1, #-1]
   21e04:	bne	21ddc <__printf_chk@plt+0x10970>
   21e08:	mov	r3, #45	; 0x2d
   21e0c:	sub	r0, r1, #2
   21e10:	strb	r3, [ip, #-1]
   21e14:	pop	{pc}		; (ldr pc, [sp], #4)
   21e18:	ldr	r0, [pc, #36]	; 21e44 <__printf_chk@plt+0x109d8>
   21e1c:	ldr	ip, [pc, #40]	; 21e4c <__printf_chk@plt+0x109e0>
   21e20:	umull	r1, r3, ip, r2
   21e24:	lsr	r3, r3, #3
   21e28:	add	r1, r3, r3, lsl #2
   21e2c:	sub	r1, r2, r1, lsl #1
   21e30:	add	r1, r1, #48	; 0x30
   21e34:	subs	r2, r3, #0
   21e38:	strb	r1, [r0, #-1]!
   21e3c:	bne	21e20 <__printf_chk@plt+0x109b4>
   21e40:	bx	lr
   21e44:	andeq	pc, r3, ip, lsl #27
   21e48:	strbtvs	r6, [r6], -r7, ror #12
   21e4c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   21e50:	mov	r1, r0
   21e54:	ldr	ip, [pc, #40]	; 21e84 <__printf_chk@plt+0x10a18>
   21e58:	ldr	r0, [pc, #40]	; 21e88 <__printf_chk@plt+0x10a1c>
   21e5c:	umull	r3, r2, ip, r1
   21e60:	cmp	r1, #9
   21e64:	lsr	r2, r2, #3
   21e68:	add	r3, r2, r2, lsl #2
   21e6c:	sub	r3, r1, r3, lsl #1
   21e70:	add	r3, r3, #48	; 0x30
   21e74:	mov	r1, r2
   21e78:	strb	r3, [r0, #-1]!
   21e7c:	bhi	21e5c <__printf_chk@plt+0x109f0>
   21e80:	bx	lr
   21e84:	stclgt	12, cr12, [ip], {205}	; 0xcd
   21e88:	andeq	pc, r3, r4, lsr #27
   21e8c:	mov	r2, #0
   21e90:	str	r2, [r0]
   21e94:	str	r2, [r0, #4]
   21e98:	bx	lr
   21e9c:	mov	r3, #17
   21ea0:	push	{r4, lr}
   21ea4:	mov	r4, r0
   21ea8:	str	r3, [r0, #4]
   21eac:	mov	r0, #136	; 0x88
   21eb0:	bl	111e4 <_Znaj@plt>
   21eb4:	mov	r2, #0
   21eb8:	mov	r3, r0
   21ebc:	add	r1, r0, #136	; 0x88
   21ec0:	str	r2, [r3]
   21ec4:	str	r2, [r3, #4]
   21ec8:	add	r3, r3, #8
   21ecc:	cmp	r1, r3
   21ed0:	bne	21ec0 <__printf_chk@plt+0x10a54>
   21ed4:	str	r0, [r4]
   21ed8:	str	r2, [r4, #8]
   21edc:	mov	r0, r4
   21ee0:	pop	{r4, pc}
   21ee4:	ldr	r3, [r0, #4]
   21ee8:	push	{r4, r5, r6, lr}
   21eec:	cmp	r3, #0
   21ef0:	mov	r5, r0
   21ef4:	beq	21f18 <__printf_chk@plt+0x10aac>
   21ef8:	mov	r4, #0
   21efc:	ldr	r3, [r5]
   21f00:	ldr	r0, [r3, r4, lsl #3]
   21f04:	bl	1116c <free@plt>
   21f08:	ldr	r3, [r5, #4]
   21f0c:	add	r4, r4, #1
   21f10:	cmp	r3, r4
   21f14:	bhi	21efc <__printf_chk@plt+0x10a90>
   21f18:	ldr	r0, [r5]
   21f1c:	cmp	r0, #0
   21f20:	beq	21f28 <__printf_chk@plt+0x10abc>
   21f24:	bl	112a4 <_ZdaPv@plt>
   21f28:	mov	r0, r5
   21f2c:	pop	{r4, r5, r6, pc}
   21f30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21f34:	subs	r7, r1, #0
   21f38:	sub	sp, sp, #12
   21f3c:	mov	r9, r0
   21f40:	mov	sl, r2
   21f44:	beq	21ffc <__printf_chk@plt+0x10b90>
   21f48:	mov	r0, r7
   21f4c:	bl	22d5c <_ZdlPv@@Base+0x310>
   21f50:	ldr	r8, [r9, #4]
   21f54:	mov	r1, r8
   21f58:	str	r0, [sp, #4]
   21f5c:	bl	11190 <__aeabi_uidivmod@plt>
   21f60:	ldr	r5, [r9]
   21f64:	mov	r4, r1
   21f68:	b	21f84 <__printf_chk@plt+0x10b18>
   21f6c:	bl	113a0 <strcmp@plt>
   21f70:	cmp	r0, #0
   21f74:	beq	21fec <__printf_chk@plt+0x10b80>
   21f78:	cmp	r4, #0
   21f7c:	subeq	r4, r8, #1
   21f80:	subne	r4, r4, #1
   21f84:	ldr	fp, [r5, r4, lsl #3]
   21f88:	mov	r1, r7
   21f8c:	subs	r0, fp, #0
   21f90:	add	r6, r5, r4, lsl #3
   21f94:	bne	21f6c <__printf_chk@plt+0x10b00>
   21f98:	cmp	sl, #0
   21f9c:	beq	21fe0 <__printf_chk@plt+0x10b74>
   21fa0:	ldr	r4, [r9, #8]
   21fa4:	cmp	r8, r4, lsl #2
   21fa8:	bls	2200c <__printf_chk@plt+0x10ba0>
   21fac:	mov	r0, r7
   21fb0:	bl	11358 <strlen@plt>
   21fb4:	add	r4, r4, #1
   21fb8:	add	r5, r0, #1
   21fbc:	mov	r0, r5
   21fc0:	bl	1134c <malloc@plt>
   21fc4:	mov	r2, r5
   21fc8:	mov	r1, r7
   21fcc:	mov	fp, r0
   21fd0:	bl	11334 <memcpy@plt>
   21fd4:	str	fp, [r6]
   21fd8:	str	sl, [r6, #4]
   21fdc:	str	r4, [r9, #8]
   21fe0:	mov	r0, fp
   21fe4:	add	sp, sp, #12
   21fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21fec:	mov	r0, fp
   21ff0:	str	sl, [r6, #4]
   21ff4:	add	sp, sp, #12
   21ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ffc:	ldr	r1, [pc, #320]	; 22144 <__printf_chk@plt+0x10cd8>
   22000:	mov	r0, #40	; 0x28
   22004:	bl	1c0cc <__printf_chk@plt+0xac60>
   22008:	b	21f48 <__printf_chk@plt+0x10adc>
   2200c:	mov	r0, r8
   22010:	bl	22da4 <_ZdlPv@@Base+0x358>
   22014:	cmn	r0, #-268435455	; 0xf0000001
   22018:	mov	r6, r0
   2201c:	str	r0, [r9, #4]
   22020:	lslls	r0, r0, #3
   22024:	mvnhi	r0, #0
   22028:	bl	111e4 <_Znaj@plt>
   2202c:	subs	r2, r6, #1
   22030:	movpl	r1, #0
   22034:	mov	r4, r0
   22038:	movpl	r3, r0
   2203c:	bmi	22058 <__printf_chk@plt+0x10bec>
   22040:	sub	r2, r2, #1
   22044:	cmn	r2, #1
   22048:	str	r1, [r3]
   2204c:	str	r1, [r3, #4]
   22050:	add	r3, r3, #8
   22054:	bne	22040 <__printf_chk@plt+0x10bd4>
   22058:	cmp	r8, #0
   2205c:	str	r4, [r9]
   22060:	addne	r4, r5, r8, lsl #3
   22064:	addne	r4, r4, #4
   22068:	addne	r6, r5, #4
   2206c:	bne	22084 <__printf_chk@plt+0x10c18>
   22070:	b	220e8 <__printf_chk@plt+0x10c7c>
   22074:	bl	1116c <free@plt>
   22078:	add	r6, r6, #8
   2207c:	cmp	r4, r6
   22080:	beq	220e4 <__printf_chk@plt+0x10c78>
   22084:	ldr	r0, [r6, #-4]
   22088:	cmp	r0, #0
   2208c:	beq	22078 <__printf_chk@plt+0x10c0c>
   22090:	ldr	r3, [r6]
   22094:	cmp	r3, #0
   22098:	beq	22074 <__printf_chk@plt+0x10c08>
   2209c:	bl	22d5c <_ZdlPv@@Base+0x310>
   220a0:	ldr	r8, [r9, #4]
   220a4:	mov	r1, r8
   220a8:	bl	11190 <__aeabi_uidivmod@plt>
   220ac:	ldr	r3, [r9]
   220b0:	b	220c0 <__printf_chk@plt+0x10c54>
   220b4:	cmp	r1, #0
   220b8:	subeq	r1, r8, #1
   220bc:	subne	r1, r1, #1
   220c0:	ldr	r2, [r3, r1, lsl #3]
   220c4:	add	r0, r3, r1, lsl #3
   220c8:	cmp	r2, #0
   220cc:	bne	220b4 <__printf_chk@plt+0x10c48>
   220d0:	ldrd	r2, [r6, #-4]
   220d4:	add	r6, r6, #8
   220d8:	cmp	r4, r6
   220dc:	strd	r2, [r0]
   220e0:	bne	22084 <__printf_chk@plt+0x10c18>
   220e4:	ldr	r4, [r9]
   220e8:	ldr	fp, [r9, #4]
   220ec:	ldr	r0, [sp, #4]
   220f0:	mov	r1, fp
   220f4:	bl	11190 <__aeabi_uidivmod@plt>
   220f8:	b	22108 <__printf_chk@plt+0x10c9c>
   220fc:	cmp	r1, #0
   22100:	subeq	r1, fp, #1
   22104:	subne	r1, r1, #1
   22108:	ldr	r2, [r4, r1, lsl #3]
   2210c:	lsl	r8, r1, #3
   22110:	cmp	r2, #0
   22114:	add	r6, r4, r8
   22118:	bne	220fc <__printf_chk@plt+0x10c90>
   2211c:	cmp	r5, #0
   22120:	beq	2213c <__printf_chk@plt+0x10cd0>
   22124:	mov	r0, r5
   22128:	bl	112a4 <_ZdaPv@plt>
   2212c:	ldr	r6, [r9]
   22130:	ldr	r4, [r9, #8]
   22134:	add	r6, r6, r8
   22138:	b	21fac <__printf_chk@plt+0x10b40>
   2213c:	ldr	r4, [r9, #8]
   22140:	b	21fac <__printf_chk@plt+0x10b40>
   22144:	andeq	r9, r2, r0, asr lr
   22148:	push	{r4, r5, r6, r7, r8, lr}
   2214c:	subs	r6, r1, #0
   22150:	mov	r5, r0
   22154:	beq	221b8 <__printf_chk@plt+0x10d4c>
   22158:	mov	r0, r6
   2215c:	bl	22d5c <_ZdlPv@@Base+0x310>
   22160:	ldr	r8, [r5, #4]
   22164:	mov	r1, r8
   22168:	bl	11190 <__aeabi_uidivmod@plt>
   2216c:	ldr	r5, [r5]
   22170:	mov	r4, r1
   22174:	b	22190 <__printf_chk@plt+0x10d24>
   22178:	bl	113a0 <strcmp@plt>
   2217c:	cmp	r0, #0
   22180:	beq	221ac <__printf_chk@plt+0x10d40>
   22184:	cmp	r4, #0
   22188:	subeq	r4, r8, #1
   2218c:	subne	r4, r4, #1
   22190:	ldr	r3, [r5, r4, lsl #3]
   22194:	mov	r1, r6
   22198:	subs	r0, r3, #0
   2219c:	add	r7, r5, r4, lsl #3
   221a0:	bne	22178 <__printf_chk@plt+0x10d0c>
   221a4:	mov	r0, r3
   221a8:	pop	{r4, r5, r6, r7, r8, pc}
   221ac:	ldr	r3, [r7, #4]
   221b0:	mov	r0, r3
   221b4:	pop	{r4, r5, r6, r7, r8, pc}
   221b8:	ldr	r1, [pc, #8]	; 221c8 <__printf_chk@plt+0x10d5c>
   221bc:	mov	r0, #40	; 0x28
   221c0:	bl	1c0cc <__printf_chk@plt+0xac60>
   221c4:	b	22158 <__printf_chk@plt+0x10cec>
   221c8:	andeq	r9, r2, r0, asr lr
   221cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   221d0:	mov	sl, r1
   221d4:	ldr	r7, [r1]
   221d8:	mov	r5, r0
   221dc:	cmp	r7, #0
   221e0:	beq	22248 <__printf_chk@plt+0x10ddc>
   221e4:	mov	r0, r7
   221e8:	bl	22d5c <_ZdlPv@@Base+0x310>
   221ec:	ldr	r9, [r5, #4]
   221f0:	mov	r1, r9
   221f4:	bl	11190 <__aeabi_uidivmod@plt>
   221f8:	ldr	r6, [r5]
   221fc:	mov	r4, r1
   22200:	b	2221c <__printf_chk@plt+0x10db0>
   22204:	bl	113a0 <strcmp@plt>
   22208:	cmp	r0, #0
   2220c:	beq	22238 <__printf_chk@plt+0x10dcc>
   22210:	cmp	r4, #0
   22214:	subeq	r4, r9, #1
   22218:	subne	r4, r4, #1
   2221c:	ldr	r5, [r6, r4, lsl #3]
   22220:	mov	r1, r7
   22224:	subs	r0, r5, #0
   22228:	add	r8, r6, r4, lsl #3
   2222c:	bne	22204 <__printf_chk@plt+0x10d98>
   22230:	mov	r0, r5
   22234:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22238:	str	r5, [sl]
   2223c:	ldr	r5, [r8, #4]
   22240:	mov	r0, r5
   22244:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22248:	ldr	r1, [pc, #8]	; 22258 <__printf_chk@plt+0x10dec>
   2224c:	mov	r0, #40	; 0x28
   22250:	bl	1c0cc <__printf_chk@plt+0xac60>
   22254:	b	221e4 <__printf_chk@plt+0x10d78>
   22258:	andeq	r9, r2, r0, asr lr
   2225c:	mov	r2, #0
   22260:	stm	r0, {r1, r2}
   22264:	bx	lr
   22268:	ldr	ip, [r0]
   2226c:	push	{r4, r5, r6, r7, lr}
   22270:	ldrd	r4, [ip]
   22274:	ldr	r3, [r0, #4]
   22278:	cmp	r3, r5
   2227c:	bcs	222ec <__printf_chk@plt+0x10e80>
   22280:	ldr	lr, [r4, r3, lsl #3]
   22284:	add	r6, r4, r3, lsl #3
   22288:	cmp	lr, #0
   2228c:	addne	ip, r3, #1
   22290:	bne	222d0 <__printf_chk@plt+0x10e64>
   22294:	add	r3, r3, #1
   22298:	sub	r7, r4, #8
   2229c:	b	222b4 <__printf_chk@plt+0x10e48>
   222a0:	ldr	lr, [r7, ip, lsl #3]
   222a4:	add	r6, r4, r3, lsl #3
   222a8:	cmp	lr, #0
   222ac:	mov	r3, ip
   222b0:	bne	222d0 <__printf_chk@plt+0x10e64>
   222b4:	cmp	r5, r3
   222b8:	add	ip, r3, #1
   222bc:	bne	222a0 <__printf_chk@plt+0x10e34>
   222c0:	mov	r3, #0
   222c4:	str	r5, [r0, #4]
   222c8:	mov	r0, r3
   222cc:	pop	{r4, r5, r6, r7, pc}
   222d0:	ldr	r4, [r6, #4]
   222d4:	mov	r3, #1
   222d8:	str	lr, [r1]
   222dc:	str	r4, [r2]
   222e0:	str	ip, [r0, #4]
   222e4:	mov	r0, r3
   222e8:	pop	{r4, r5, r6, r7, pc}
   222ec:	mov	r3, #0
   222f0:	b	222c8 <__printf_chk@plt+0x10e5c>
   222f4:	mvn	r1, #0
   222f8:	mov	r2, #0
   222fc:	stm	r0, {r1, r2}
   22300:	bx	lr
   22304:	mov	r3, #17
   22308:	push	{r4, lr}
   2230c:	mov	r4, r0
   22310:	str	r3, [r0, #4]
   22314:	mov	r0, #136	; 0x88
   22318:	bl	111e4 <_Znaj@plt>
   2231c:	mvn	r1, #0
   22320:	mov	r2, #0
   22324:	mov	r3, r0
   22328:	add	ip, r0, #136	; 0x88
   2232c:	stm	r3, {r1, r2}
   22330:	add	r3, r3, #8
   22334:	cmp	ip, r3
   22338:	bne	2232c <__printf_chk@plt+0x10ec0>
   2233c:	str	r0, [r4]
   22340:	str	r2, [r4, #8]
   22344:	mov	r0, r4
   22348:	pop	{r4, pc}
   2234c:	ldr	r1, [r0, #4]
   22350:	push	{r4, r5, r6, lr}
   22354:	cmp	r1, #0
   22358:	mov	r5, r0
   2235c:	ldr	r2, [r0]
   22360:	beq	22390 <__printf_chk@plt+0x10f24>
   22364:	mov	r4, #0
   22368:	add	r3, r2, r4, lsl #3
   2236c:	add	r4, r4, #1
   22370:	ldr	r3, [r3, #4]
   22374:	subs	r0, r3, #0
   22378:	beq	22388 <__printf_chk@plt+0x10f1c>
   2237c:	bl	112a4 <_ZdaPv@plt>
   22380:	ldr	r2, [r5]
   22384:	ldr	r1, [r5, #4]
   22388:	cmp	r1, r4
   2238c:	bhi	22368 <__printf_chk@plt+0x10efc>
   22390:	cmp	r2, #0
   22394:	beq	223a0 <__printf_chk@plt+0x10f34>
   22398:	mov	r0, r2
   2239c:	bl	112a4 <_ZdaPv@plt>
   223a0:	mov	r0, r5
   223a4:	pop	{r4, r5, r6, pc}
   223a8:	push	{r4, lr}
   223ac:	mov	r4, r0
   223b0:	add	r0, r0, #1040	; 0x410
   223b4:	bl	2234c <__printf_chk@plt+0x10ee0>
   223b8:	add	r0, r4, #4
   223bc:	bl	21ee4 <__printf_chk@plt+0x10a78>
   223c0:	mov	r0, r4
   223c4:	pop	{r4, pc}
   223c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   223cc:	subs	r6, r1, #0
   223d0:	sub	sp, sp, #12
   223d4:	mov	r8, r0
   223d8:	mov	r7, r2
   223dc:	blt	22470 <__printf_chk@plt+0x11004>
   223e0:	ldr	r9, [r8, #4]
   223e4:	mov	r0, r6
   223e8:	mov	r1, r9
   223ec:	bl	11190 <__aeabi_uidivmod@plt>
   223f0:	ldr	r4, [r8]
   223f4:	b	2240c <__printf_chk@plt+0x10fa0>
   223f8:	cmp	r3, r6
   223fc:	beq	2244c <__printf_chk@plt+0x10fe0>
   22400:	cmp	r1, #0
   22404:	subeq	r1, r9, #1
   22408:	subne	r1, r1, #1
   2240c:	ldr	r3, [r4, r1, lsl #3]
   22410:	lsl	r5, r1, #3
   22414:	cmp	r3, #0
   22418:	add	r2, r4, r5
   2241c:	bge	223f8 <__printf_chk@plt+0x10f8c>
   22420:	cmp	r7, #0
   22424:	beq	22444 <__printf_chk@plt+0x10fd8>
   22428:	ldr	r3, [r8, #8]
   2242c:	add	r1, r3, r3, lsl #1
   22430:	cmp	r1, r9, lsl #1
   22434:	bcs	22480 <__printf_chk@plt+0x11014>
   22438:	add	r3, r3, #1
   2243c:	strd	r6, [r2]
   22440:	str	r3, [r8, #8]
   22444:	add	sp, sp, #12
   22448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2244c:	ldr	r0, [r2, #4]
   22450:	cmp	r0, #0
   22454:	beq	22464 <__printf_chk@plt+0x10ff8>
   22458:	bl	112a4 <_ZdaPv@plt>
   2245c:	ldr	r2, [r8]
   22460:	add	r2, r2, r5
   22464:	str	r7, [r2, #4]
   22468:	add	sp, sp, #12
   2246c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22470:	ldr	r1, [pc, #316]	; 225b4 <__printf_chk@plt+0x11148>
   22474:	mov	r0, #44	; 0x2c
   22478:	bl	1c0cc <__printf_chk@plt+0xac60>
   2247c:	b	223e0 <__printf_chk@plt+0x10f74>
   22480:	mov	r0, r9
   22484:	bl	22da4 <_ZdlPv@@Base+0x358>
   22488:	cmn	r0, #-268435455	; 0xf0000001
   2248c:	mov	sl, r0
   22490:	str	r0, [r8, #4]
   22494:	lslls	r0, r0, #3
   22498:	mvnhi	r0, #0
   2249c:	bl	111e4 <_Znaj@plt>
   224a0:	subs	r2, sl, #1
   224a4:	movpl	r1, #0
   224a8:	mov	r5, r0
   224ac:	movpl	r3, r0
   224b0:	mvnpl	r0, #0
   224b4:	bmi	224cc <__printf_chk@plt+0x11060>
   224b8:	sub	r2, r2, #1
   224bc:	cmn	r2, #1
   224c0:	strd	r0, [r3]
   224c4:	add	r3, r3, #8
   224c8:	bne	224b8 <__printf_chk@plt+0x1104c>
   224cc:	cmp	r9, #0
   224d0:	addne	r9, r4, r9, lsl #3
   224d4:	str	r5, [r8]
   224d8:	ldr	fp, [r8, #4]
   224dc:	addne	r9, r9, #4
   224e0:	addne	sl, r4, #4
   224e4:	bne	224f8 <__printf_chk@plt+0x1108c>
   224e8:	b	2255c <__printf_chk@plt+0x110f0>
   224ec:	add	sl, sl, #8
   224f0:	cmp	r9, sl
   224f4:	beq	2255c <__printf_chk@plt+0x110f0>
   224f8:	ldr	r3, [sl, #-4]
   224fc:	cmp	r3, #0
   22500:	blt	224ec <__printf_chk@plt+0x11080>
   22504:	ldr	r2, [sl]
   22508:	cmp	r2, #0
   2250c:	str	r2, [sp]
   22510:	beq	224ec <__printf_chk@plt+0x11080>
   22514:	mov	r0, r3
   22518:	mov	r1, fp
   2251c:	str	r3, [sp, #4]
   22520:	bl	11190 <__aeabi_uidivmod@plt>
   22524:	ldrd	r2, [sp]
   22528:	b	22538 <__printf_chk@plt+0x110cc>
   2252c:	cmp	r1, #0
   22530:	subeq	r1, fp, #1
   22534:	subne	r1, r1, #1
   22538:	ldr	r0, [r5, r1, lsl #3]
   2253c:	add	ip, r5, r1, lsl #3
   22540:	cmp	r0, #0
   22544:	bge	2252c <__printf_chk@plt+0x110c0>
   22548:	add	sl, sl, #8
   2254c:	cmp	r9, sl
   22550:	str	r3, [ip]
   22554:	str	r2, [ip, #4]
   22558:	bne	224f8 <__printf_chk@plt+0x1108c>
   2255c:	mov	r1, fp
   22560:	mov	r0, r6
   22564:	bl	11190 <__aeabi_uidivmod@plt>
   22568:	b	22578 <__printf_chk@plt+0x1110c>
   2256c:	cmp	r1, #0
   22570:	subeq	r1, fp, #1
   22574:	subne	r1, r1, #1
   22578:	ldr	r3, [r5, r1, lsl #3]
   2257c:	lsl	r9, r1, #3
   22580:	cmp	r3, #0
   22584:	add	r2, r5, r9
   22588:	bge	2256c <__printf_chk@plt+0x11100>
   2258c:	cmp	r4, #0
   22590:	beq	225ac <__printf_chk@plt+0x11140>
   22594:	mov	r0, r4
   22598:	bl	112a4 <_ZdaPv@plt>
   2259c:	ldr	r2, [r8]
   225a0:	ldr	r3, [r8, #8]
   225a4:	add	r2, r2, r9
   225a8:	b	22438 <__printf_chk@plt+0x10fcc>
   225ac:	ldr	r3, [r8, #8]
   225b0:	b	22438 <__printf_chk@plt+0x10fcc>
   225b4:	andeq	r9, r2, r0, asr lr
   225b8:	push	{r4, r5, r6, lr}
   225bc:	subs	r4, r1, #0
   225c0:	mov	r6, r0
   225c4:	blt	22614 <__printf_chk@plt+0x111a8>
   225c8:	ldr	r5, [r6, #4]
   225cc:	mov	r0, r4
   225d0:	mov	r1, r5
   225d4:	bl	11190 <__aeabi_uidivmod@plt>
   225d8:	ldr	r2, [r6]
   225dc:	b	225f4 <__printf_chk@plt+0x11188>
   225e0:	cmp	r3, r4
   225e4:	beq	2260c <__printf_chk@plt+0x111a0>
   225e8:	cmp	r1, #0
   225ec:	subeq	r1, r5, #1
   225f0:	subne	r1, r1, #1
   225f4:	ldr	r3, [r2, r1, lsl #3]
   225f8:	add	r0, r2, r1, lsl #3
   225fc:	cmp	r3, #0
   22600:	bge	225e0 <__printf_chk@plt+0x11174>
   22604:	mov	r0, #0
   22608:	pop	{r4, r5, r6, pc}
   2260c:	ldr	r0, [r0, #4]
   22610:	pop	{r4, r5, r6, pc}
   22614:	ldr	r1, [pc, #8]	; 22624 <__printf_chk@plt+0x111b8>
   22618:	mov	r0, #44	; 0x2c
   2261c:	bl	1c0cc <__printf_chk@plt+0xac60>
   22620:	b	225c8 <__printf_chk@plt+0x1115c>
   22624:	andeq	r9, r2, r0, asr lr
   22628:	mov	r2, #0
   2262c:	stm	r0, {r1, r2}
   22630:	bx	lr
   22634:	ldr	ip, [r0]
   22638:	push	{r4, r5, r6, lr}
   2263c:	ldr	r3, [r0, #4]
   22640:	ldr	r4, [ip, #4]
   22644:	ldr	r6, [ip]
   22648:	cmp	r4, r3
   2264c:	bls	226c0 <__printf_chk@plt+0x11254>
   22650:	ldr	lr, [r6, r3, lsl #3]
   22654:	cmp	lr, #0
   22658:	addlt	r3, r3, #1
   2265c:	sublt	r5, r6, #8
   22660:	blt	22678 <__printf_chk@plt+0x1120c>
   22664:	b	22698 <__printf_chk@plt+0x1122c>
   22668:	ldr	lr, [r5, ip, lsl #3]
   2266c:	cmp	lr, #0
   22670:	bge	22694 <__printf_chk@plt+0x11228>
   22674:	mov	r3, ip
   22678:	cmp	r4, r3
   2267c:	add	ip, r3, #1
   22680:	bne	22668 <__printf_chk@plt+0x111fc>
   22684:	mov	r3, #0
   22688:	str	r4, [r0, #4]
   2268c:	mov	r0, r3
   22690:	pop	{r4, r5, r6, pc}
   22694:	str	r3, [r0, #4]
   22698:	str	lr, [r1]
   2269c:	ldr	r1, [r0, #4]
   226a0:	mov	r3, #1
   226a4:	add	ip, r1, r3
   226a8:	add	r6, r6, r1, lsl #3
   226ac:	ldr	r1, [r6, #4]
   226b0:	str	r1, [r2]
   226b4:	str	ip, [r0, #4]
   226b8:	mov	r0, r3
   226bc:	pop	{r4, r5, r6, pc}
   226c0:	mov	r3, #0
   226c4:	b	2268c <__printf_chk@plt+0x11220>
   226c8:	push	{r4, r5, r6, lr}
   226cc:	mov	r6, r0
   226d0:	mov	r3, #0
   226d4:	str	r3, [r6], #4
   226d8:	add	r4, r0, #1040	; 0x410
   226dc:	mov	r5, r0
   226e0:	mov	r0, r6
   226e4:	bl	21e9c <__printf_chk@plt+0x10a30>
   226e8:	mov	r0, r4
   226ec:	bl	22304 <__printf_chk@plt+0x10e98>
   226f0:	add	r2, r5, #1024	; 0x400
   226f4:	add	r2, r2, #12
   226f8:	add	r3, r5, #12
   226fc:	mov	r1, #0
   22700:	str	r1, [r3, #4]!
   22704:	cmp	r3, r2
   22708:	bne	22700 <__printf_chk@plt+0x11294>
   2270c:	add	r2, r5, #2064	; 0x810
   22710:	add	r3, r4, #8
   22714:	add	r2, r2, #8
   22718:	mov	r1, #0
   2271c:	str	r1, [r3, #4]!
   22720:	cmp	r3, r2
   22724:	bne	2271c <__printf_chk@plt+0x112b0>
   22728:	mov	r0, r5
   2272c:	pop	{r4, r5, r6, pc}
   22730:	mov	r0, r6
   22734:	bl	21ee4 <__printf_chk@plt+0x10a78>
   22738:	bl	1125c <__cxa_end_cleanup@plt>
   2273c:	push	{r4, r5, r6, r7, lr}
   22740:	add	r7, r0, r1, lsl #2
   22744:	ldr	r5, [pc, #144]	; 227dc <__printf_chk@plt+0x11370>
   22748:	ldr	r4, [r7, #16]
   2274c:	sub	sp, sp, #20
   22750:	ldr	r3, [r5]
   22754:	cmp	r4, #0
   22758:	str	r3, [sp, #12]
   2275c:	beq	2277c <__printf_chk@plt+0x11310>
   22760:	ldr	r2, [sp, #12]
   22764:	ldr	r3, [r5]
   22768:	mov	r0, r4
   2276c:	cmp	r2, r3
   22770:	bne	227d8 <__printf_chk@plt+0x1136c>
   22774:	add	sp, sp, #20
   22778:	pop	{r4, r5, r6, r7, pc}
   2277c:	ldr	r3, [pc, #92]	; 227e0 <__printf_chk@plt+0x11374>
   22780:	mov	r6, r0
   22784:	mov	r0, r1
   22788:	str	r3, [sp, #4]
   2278c:	bl	21dc4 <__printf_chk@plt+0x10958>
   22790:	mov	r2, #4
   22794:	mov	r1, r0
   22798:	add	r0, sp, #8
   2279c:	bl	11274 <__strcpy_chk@plt>
   227a0:	mov	r0, #12
   227a4:	bl	229fc <_Znwj@@Base>
   227a8:	ldr	r3, [r6]
   227ac:	mvn	r2, #0
   227b0:	str	r2, [r0, #4]
   227b4:	add	r2, r3, #1
   227b8:	mov	r4, r0
   227bc:	str	r3, [r0]
   227c0:	str	r2, [r6]
   227c4:	add	r0, sp, #4
   227c8:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   227cc:	str	r4, [r7, #16]
   227d0:	str	r0, [r4, #8]
   227d4:	b	22760 <__printf_chk@plt+0x112f4>
   227d8:	bl	11250 <__stack_chk_fail@plt>
   227dc:	andeq	fp, r3, r0, ror #26
   227e0:	rsbvc	r6, r1, #6488064	; 0x630000
   227e4:	cmp	r0, #255	; 0xff
   227e8:	push	{r4, r5, r6, r7, r8, lr}
   227ec:	mov	r5, r0
   227f0:	bhi	22818 <__printf_chk@plt+0x113ac>
   227f4:	add	r3, r0, #260	; 0x104
   227f8:	add	r3, r3, #2
   227fc:	ldr	r7, [pc, #152]	; 2289c <__printf_chk@plt+0x11430>
   22800:	add	r6, r7, r3, lsl #2
   22804:	ldr	r4, [r6, #4]
   22808:	cmp	r4, #0
   2280c:	beq	2286c <__printf_chk@plt+0x11400>
   22810:	mov	r0, r4
   22814:	pop	{r4, r5, r6, r7, r8, pc}
   22818:	ldr	r6, [pc, #124]	; 2289c <__printf_chk@plt+0x11430>
   2281c:	mov	r1, r0
   22820:	add	r0, r6, #1040	; 0x410
   22824:	bl	225b8 <__printf_chk@plt+0x1114c>
   22828:	subs	r4, r0, #0
   2282c:	bne	22810 <__printf_chk@plt+0x113a4>
   22830:	mov	r0, #12
   22834:	bl	111e4 <_Znaj@plt>
   22838:	ldr	r3, [r6]
   2283c:	mov	ip, #0
   22840:	add	r2, r3, #1
   22844:	mov	r1, r5
   22848:	mov	r4, r0
   2284c:	mov	r0, r6
   22850:	str	r5, [r4, #4]
   22854:	str	r2, [r0], #1040	; 0x410
   22858:	str	ip, [r4, #8]
   2285c:	str	r3, [r4]
   22860:	mov	r2, r4
   22864:	bl	223c8 <__printf_chk@plt+0x10f5c>
   22868:	b	22810 <__printf_chk@plt+0x113a4>
   2286c:	mov	r0, #12
   22870:	bl	229fc <_Znwj@@Base>
   22874:	ldr	r3, [r7]
   22878:	mov	r1, #0
   2287c:	add	r2, r3, #1
   22880:	str	r2, [r7]
   22884:	mov	r4, r0
   22888:	str	r5, [r0, #4]
   2288c:	str	r0, [r6, #4]
   22890:	str	r1, [r0, #8]
   22894:	str	r3, [r0]
   22898:	b	22810 <__printf_chk@plt+0x113a4>
   2289c:	andeq	pc, r3, r8, lsr #27
   228a0:	push	{r4, r5, r6, lr}
   228a4:	sub	sp, sp, #16
   228a8:	ldr	r5, [pc, #280]	; 229c8 <__printf_chk@plt+0x1155c>
   228ac:	subs	r4, r0, #0
   228b0:	ldr	r3, [r5]
   228b4:	str	r3, [sp, #12]
   228b8:	beq	228c8 <__printf_chk@plt+0x1145c>
   228bc:	ldrb	r1, [r4]
   228c0:	tst	r1, #223	; 0xdf
   228c4:	bne	228d8 <__printf_chk@plt+0x1146c>
   228c8:	ldr	r1, [pc, #252]	; 229cc <__printf_chk@plt+0x11560>
   228cc:	mov	r0, #150	; 0x96
   228d0:	bl	1c0cc <__printf_chk@plt+0xac60>
   228d4:	ldrb	r1, [r4]
   228d8:	ldrb	r3, [r4, #1]
   228dc:	cmp	r3, #0
   228e0:	beq	2299c <__printf_chk@plt+0x11530>
   228e4:	cmp	r3, #104	; 0x68
   228e8:	cmpeq	r1, #99	; 0x63
   228ec:	str	r4, [sp, #4]
   228f0:	beq	22948 <__printf_chk@plt+0x114dc>
   228f4:	ldr	r6, [pc, #212]	; 229d0 <__printf_chk@plt+0x11564>
   228f8:	add	r1, sp, #4
   228fc:	add	r0, r6, #4
   22900:	bl	221cc <__printf_chk@plt+0x10d60>
   22904:	subs	r4, r0, #0
   22908:	bne	229a8 <__printf_chk@plt+0x1153c>
   2290c:	mov	r0, #12
   22910:	bl	111e4 <_Znaj@plt>
   22914:	ldr	r3, [r6]
   22918:	mvn	r1, #0
   2291c:	add	r2, r3, #1
   22920:	mov	r4, r0
   22924:	mov	r0, r6
   22928:	str	r1, [r4, #4]
   2292c:	str	r2, [r0], #4
   22930:	str	r3, [r4]
   22934:	mov	r2, r4
   22938:	ldr	r1, [sp, #4]
   2293c:	bl	21f30 <__printf_chk@plt+0x10ac4>
   22940:	str	r0, [r4, #8]
   22944:	b	229a8 <__printf_chk@plt+0x1153c>
   22948:	ldrb	r3, [r4, #2]
   2294c:	cmp	r3, #97	; 0x61
   22950:	bne	228f4 <__printf_chk@plt+0x11488>
   22954:	ldrb	r3, [r4, #3]
   22958:	cmp	r3, #114	; 0x72
   2295c:	bne	228f4 <__printf_chk@plt+0x11488>
   22960:	mov	r2, #10
   22964:	add	r0, r4, #4
   22968:	add	r1, sp, #8
   2296c:	bl	11160 <strtol@plt>
   22970:	ldr	r3, [sp, #4]
   22974:	ldr	r2, [sp, #8]
   22978:	add	r3, r3, #4
   2297c:	cmp	r2, r3
   22980:	beq	228f4 <__printf_chk@plt+0x11488>
   22984:	ldrb	r3, [r2]
   22988:	cmp	r3, #0
   2298c:	bne	228f4 <__printf_chk@plt+0x11488>
   22990:	cmp	r0, #255	; 0xff
   22994:	bhi	228f4 <__printf_chk@plt+0x11488>
   22998:	uxtb	r1, r0
   2299c:	ldr	r0, [pc, #44]	; 229d0 <__printf_chk@plt+0x11564>
   229a0:	bl	2273c <__printf_chk@plt+0x112d0>
   229a4:	mov	r4, r0
   229a8:	ldr	r2, [sp, #12]
   229ac:	ldr	r3, [r5]
   229b0:	mov	r0, r4
   229b4:	cmp	r2, r3
   229b8:	bne	229c4 <__printf_chk@plt+0x11558>
   229bc:	add	sp, sp, #16
   229c0:	pop	{r4, r5, r6, pc}
   229c4:	bl	11250 <__stack_chk_fail@plt>
   229c8:	andeq	fp, r3, r0, ror #26
   229cc:	andeq	r9, r2, r0, asr lr
   229d0:	andeq	pc, r3, r8, lsr #27
   229d4:	ldr	r0, [r0, #8]
   229d8:	bx	lr
   229dc:	push	{r4, lr}
   229e0:	mov	r4, r0
   229e4:	bl	11358 <strlen@plt>
   229e8:	mov	r1, r4
   229ec:	pop	{r4, lr}
   229f0:	mov	r2, r0
   229f4:	mov	r0, #2
   229f8:	b	1137c <write@plt>

000229fc <_Znwj@@Base>:
   229fc:	cmp	r0, #0
   22a00:	moveq	r0, #1
   22a04:	push	{r4, lr}
   22a08:	bl	1134c <malloc@plt>
   22a0c:	cmp	r0, #0
   22a10:	popne	{r4, pc}
   22a14:	ldr	r3, [pc, #36]	; 22a40 <_Znwj@@Base+0x44>
   22a18:	ldr	r0, [r3]
   22a1c:	cmp	r0, #0
   22a20:	beq	22a30 <_Znwj@@Base+0x34>
   22a24:	bl	229dc <__printf_chk@plt+0x11570>
   22a28:	ldr	r0, [pc, #20]	; 22a44 <_Znwj@@Base+0x48>
   22a2c:	bl	229dc <__printf_chk@plt+0x11570>
   22a30:	ldr	r0, [pc, #16]	; 22a48 <_Znwj@@Base+0x4c>
   22a34:	bl	229dc <__printf_chk@plt+0x11570>
   22a38:	mvn	r0, #0
   22a3c:	bl	11394 <_exit@plt>
   22a40:	andeq	r0, r4, r4, lsr #19
   22a44:	andeq	r9, r2, r8, ror lr
   22a48:	andeq	r9, r2, ip, ror lr

00022a4c <_ZdlPv@@Base>:
   22a4c:	cmp	r0, #0
   22a50:	bxeq	lr
   22a54:	b	1116c <free@plt>
   22a58:	cmp	r0, #0
   22a5c:	bxeq	lr
   22a60:	b	1116c <free@plt>
   22a64:	andeq	r0, r0, r0
   22a68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22a6c:	add	r1, r1, r1, lsl #1
   22a70:	vpush	{d8}
   22a74:	ldr	r4, [pc, #132]	; 22b00 <_ZdlPv@@Base+0xb4>
   22a78:	vldr	d8, [pc, #120]	; 22af8 <_ZdlPv@@Base+0xac>
   22a7c:	mov	r8, r0
   22a80:	mov	r6, r2
   22a84:	mov	r7, r3
   22a88:	add	r4, r4, r1, lsl #3
   22a8c:	mov	r5, #48	; 0x30
   22a90:	mov	r9, #0
   22a94:	mov	r0, #3
   22a98:	bl	111e4 <_Znaj@plt>
   22a9c:	vmov	s13, r7
   22aa0:	vmov	s15, r6
   22aa4:	add	r2, r5, #1
   22aa8:	add	r3, r6, r6, lsr #31
   22aac:	vcvt.f64.s32	d5, s13
   22ab0:	vcvt.f64.s32	d7, s15
   22ab4:	mov	r6, r7
   22ab8:	add	r4, r4, #24
   22abc:	asr	r7, r3, #1
   22ac0:	vdiv.f64	d6, d7, d8
   22ac4:	strb	r5, [r0, #1]
   22ac8:	uxtb	r5, r2
   22acc:	cmp	r5, #56	; 0x38
   22ad0:	str	r0, [r4, #-24]	; 0xffffffe8
   22ad4:	strb	r8, [r0]
   22ad8:	strb	r9, [r0, #2]
   22adc:	vdiv.f64	d7, d5, d8
   22ae0:	vstr	d6, [r4, #-16]
   22ae4:	vstr	d7, [r4, #-8]
   22ae8:	bne	22a94 <_ZdlPv@@Base+0x48>
   22aec:	vpop	{d8}
   22af0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22af4:	nop			; (mov r0, r0)
   22af8:	strbtvs	r6, [r6], -r6, ror #12
   22afc:	eorsmi	r6, r9, r6, ror #12
   22b00:	andeq	r0, r4, r8, asr #11
   22b04:	push	{r4, r5, r6, lr}
   22b08:	vpush	{d8-d9}
   22b0c:	mov	r4, r1
   22b10:	vmov.f64	d9, d0
   22b14:	vmov.f64	d8, d1
   22b18:	mov	r6, r0
   22b1c:	bl	11358 <strlen@plt>
   22b20:	add	r4, r4, r4, lsl #1
   22b24:	lsl	r4, r4, #3
   22b28:	add	r0, r0, #1
   22b2c:	bl	111e4 <_Znaj@plt>
   22b30:	mov	r1, r6
   22b34:	mov	r5, r0
   22b38:	bl	1122c <strcpy@plt>
   22b3c:	ldr	r2, [pc, #20]	; 22b58 <_ZdlPv@@Base+0x10c>
   22b40:	add	r3, r2, r4
   22b44:	str	r5, [r2, r4]
   22b48:	vstr	d9, [r3, #8]
   22b4c:	vstr	d8, [r3, #16]
   22b50:	vpop	{d8-d9}
   22b54:	pop	{r4, r5, r6, pc}
   22b58:	andeq	r0, r4, r8, asr #11
   22b5c:	ldr	ip, [pc, #396]	; 22cf0 <_ZdlPv@@Base+0x2a4>
   22b60:	push	{r4, lr}
   22b64:	mov	r1, #0
   22b68:	vpush	{d8-d11}
   22b6c:	mov	lr, #1
   22b70:	vldr	d8, [pc, #280]	; 22c90 <_ZdlPv@@Base+0x244>
   22b74:	vldr	d9, [pc, #284]	; 22c98 <_ZdlPv@@Base+0x24c>
   22b78:	ldr	r3, [pc, #372]	; 22cf4 <_ZdlPv@@Base+0x2a8>
   22b7c:	ldr	r2, [pc, #372]	; 22cf8 <_ZdlPv@@Base+0x2ac>
   22b80:	mov	r0, #97	; 0x61
   22b84:	str	lr, [ip, #984]	; 0x3d8
   22b88:	bl	22a68 <_ZdlPv@@Base+0x1c>
   22b8c:	mov	r3, #1000	; 0x3e8
   22b90:	ldr	r2, [pc, #356]	; 22cfc <_ZdlPv@@Base+0x2b0>
   22b94:	mov	r1, #8
   22b98:	mov	r0, #98	; 0x62
   22b9c:	bl	22a68 <_ZdlPv@@Base+0x1c>
   22ba0:	vldr	d11, [pc, #248]	; 22ca0 <_ZdlPv@@Base+0x254>
   22ba4:	ldr	r3, [pc, #340]	; 22d00 <_ZdlPv@@Base+0x2b4>
   22ba8:	ldr	r2, [pc, #340]	; 22d04 <_ZdlPv@@Base+0x2b8>
   22bac:	mov	r1, #16
   22bb0:	mov	r0, #99	; 0x63
   22bb4:	bl	22a68 <_ZdlPv@@Base+0x1c>
   22bb8:	ldr	r3, [pc, #328]	; 22d08 <_ZdlPv@@Base+0x2bc>
   22bbc:	ldr	r2, [pc, #328]	; 22d0c <_ZdlPv@@Base+0x2c0>
   22bc0:	mov	r1, #24
   22bc4:	mov	r0, #100	; 0x64
   22bc8:	bl	22a68 <_ZdlPv@@Base+0x1c>
   22bcc:	vmov.f64	d1, d8
   22bd0:	vmov.f64	d0, d9
   22bd4:	mov	r1, #32
   22bd8:	ldr	r0, [pc, #304]	; 22d10 <_ZdlPv@@Base+0x2c4>
   22bdc:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22be0:	vldr	d10, [pc, #192]	; 22ca8 <_ZdlPv@@Base+0x25c>
   22be4:	vmov.f64	d1, d8
   22be8:	vldr	d0, [pc, #192]	; 22cb0 <_ZdlPv@@Base+0x264>
   22bec:	mov	r1, #33	; 0x21
   22bf0:	ldr	r0, [pc, #284]	; 22d14 <_ZdlPv@@Base+0x2c8>
   22bf4:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22bf8:	vmov.f64	d1, d9
   22bfc:	vmov.f64	d0, d11
   22c00:	mov	r1, #34	; 0x22
   22c04:	ldr	r0, [pc, #268]	; 22d18 <_ZdlPv@@Base+0x2cc>
   22c08:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c0c:	vmov.f64	d1, d11
   22c10:	vmov.f64	d0, d9
   22c14:	mov	r1, #35	; 0x23
   22c18:	ldr	r0, [pc, #252]	; 22d1c <_ZdlPv@@Base+0x2d0>
   22c1c:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c20:	vmov.f64	d0, d8
   22c24:	vldr	d1, [pc, #140]	; 22cb8 <_ZdlPv@@Base+0x26c>
   22c28:	mov	r1, #36	; 0x24
   22c2c:	ldr	r0, [pc, #236]	; 22d20 <_ZdlPv@@Base+0x2d4>
   22c30:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c34:	vmov.f64	d1, d10
   22c38:	vldr	d0, [pc, #128]	; 22cc0 <_ZdlPv@@Base+0x274>
   22c3c:	mov	r1, #37	; 0x25
   22c40:	ldr	r0, [pc, #220]	; 22d24 <_ZdlPv@@Base+0x2d8>
   22c44:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c48:	vldr	d1, [pc, #120]	; 22cc8 <_ZdlPv@@Base+0x27c>
   22c4c:	vldr	d0, [pc, #124]	; 22cd0 <_ZdlPv@@Base+0x284>
   22c50:	mov	r1, #38	; 0x26
   22c54:	ldr	r0, [pc, #204]	; 22d28 <_ZdlPv@@Base+0x2dc>
   22c58:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c5c:	vmov.f64	d0, d10
   22c60:	vldr	d1, [pc, #112]	; 22cd8 <_ZdlPv@@Base+0x28c>
   22c64:	mov	r1, #39	; 0x27
   22c68:	ldr	r0, [pc, #188]	; 22d2c <_ZdlPv@@Base+0x2e0>
   22c6c:	bl	22b04 <_ZdlPv@@Base+0xb8>
   22c70:	vpop	{d8-d11}
   22c74:	vldr	d1, [pc, #100]	; 22ce0 <_ZdlPv@@Base+0x294>
   22c78:	vldr	d0, [pc, #104]	; 22ce8 <_ZdlPv@@Base+0x29c>
   22c7c:	mov	r1, #40	; 0x28
   22c80:	ldr	r0, [pc, #168]	; 22d30 <_ZdlPv@@Base+0x2e4>
   22c84:	pop	{r4, lr}
   22c88:	b	22b04 <_ZdlPv@@Base+0xb8>
   22c8c:	nop			; (mov r0, r0)
   22c90:	andeq	r0, r0, r0
   22c94:	eormi	r0, r1, r0
   22c98:	andeq	r0, r0, r0
   22c9c:	eormi	r0, r6, r0
   22ca0:	andeq	r0, r0, r0
   22ca4:	eorsmi	r0, r1, r0
   22ca8:	andeq	r0, r0, r0
   22cac:	andsmi	r0, lr, r0
   22cb0:	andeq	r0, r0, r0
   22cb4:	eormi	r0, ip, r0
   22cb8:	andeq	r0, r0, r0
   22cbc:	andsmi	r0, r6, r0
   22cc0:	andeq	r0, r0, r0
   22cc4:	eormi	r0, r4, r0
   22cc8:	andeq	r0, r0, r0
   22ccc:	andsmi	r8, r0, r0
   22cd0:	andeq	r0, r0, r0
   22cd4:	eormi	r0, r3, r0
   22cd8:	andeq	r0, r0, r0
   22cdc:	andmi	r0, pc, r0
   22ce0:	bmi	fe56d63c <stdout@@GLIBC_2.4+0xfe530638>
   22ce4:	andsmi	r5, r1, r5, lsr #5
   22ce8:	bmi	fe56d644 <stdout@@GLIBC_2.4+0xfe530640>
   22cec:	eormi	r5, r1, r5, lsr #5
   22cf0:	andeq	r0, r4, r8, asr #11
   22cf4:	andeq	r0, r0, r9, asr #6
   22cf8:	andeq	r0, r0, r5, lsr #9
   22cfc:	andeq	r0, r0, r6, lsl #11
   22d00:	muleq	r0, r5, r3
   22d04:	andeq	r0, r0, r1, lsl r5
   22d08:	andeq	r0, r0, r3, lsl #6
   22d0c:	andeq	r0, r0, r2, asr #8
   22d10:	andeq	r9, r2, ip, lsl #29
   22d14:	muleq	r2, r4, lr
   22d18:	muleq	r2, ip, lr
   22d1c:	andeq	r9, r2, r4, lsr #29
   22d20:	andeq	r9, r2, ip, lsr #29
   22d24:			; <UNDEFINED> instruction: 0x00029eb8
   22d28:	andeq	r9, r2, r4, asr #29
   22d2c:	andeq	r9, r2, ip, asr #29
   22d30:	ldrdeq	r9, [r2], -r4
   22d34:	ldr	r3, [pc, #28]	; 22d58 <_ZdlPv@@Base+0x30c>
   22d38:	push	{r4, lr}
   22d3c:	mov	r4, r0
   22d40:	ldr	r3, [r3, #984]	; 0x3d8
   22d44:	cmp	r3, #0
   22d48:	bne	22d50 <_ZdlPv@@Base+0x304>
   22d4c:	bl	22b5c <_ZdlPv@@Base+0x110>
   22d50:	mov	r0, r4
   22d54:	pop	{r4, pc}
   22d58:	andeq	r0, r4, r8, asr #11
   22d5c:	push	{r4, lr}
   22d60:	subs	r4, r0, #0
   22d64:	beq	22d90 <_ZdlPv@@Base+0x344>
   22d68:	sub	r2, r4, #1
   22d6c:	mov	r0, #0
   22d70:	ldrb	r3, [r2, #1]!
   22d74:	cmp	r3, #0
   22d78:	popeq	{r4, pc}
   22d7c:	add	r0, r3, r0, lsl #4
   22d80:	ands	r1, r0, #-268435456	; 0xf0000000
   22d84:	bic	r3, r0, #-268435456	; 0xf0000000
   22d88:	eorne	r0, r3, r1, lsr #24
   22d8c:	b	22d70 <_ZdlPv@@Base+0x324>
   22d90:	ldr	r1, [pc, #8]	; 22da0 <_ZdlPv@@Base+0x354>
   22d94:	mov	r0, #27
   22d98:	bl	1c0cc <__printf_chk@plt+0xac60>
   22d9c:	b	22d68 <_ZdlPv@@Base+0x31c>
   22da0:	andeq	r9, r2, r0, lsr pc
   22da4:	cmp	r0, #100	; 0x64
   22da8:	bls	22df8 <_ZdlPv@@Base+0x3ac>
   22dac:	push	{r4, r5, r6, r7, r8, lr}
   22db0:	mov	r5, r0
   22db4:	ldr	r0, [pc, #68]	; 22e00 <_ZdlPv@@Base+0x3b4>
   22db8:	ldr	r4, [pc, #68]	; 22e04 <_ZdlPv@@Base+0x3b8>
   22dbc:	cmp	r5, r0
   22dc0:	ldr	r7, [pc, #64]	; 22e08 <_ZdlPv@@Base+0x3bc>
   22dc4:	ldr	r6, [pc, #64]	; 22e0c <_ZdlPv@@Base+0x3c0>
   22dc8:	popcc	{r4, r5, r6, r7, r8, pc}
   22dcc:	cmp	r0, #0
   22dd0:	bne	22de8 <_ZdlPv@@Base+0x39c>
   22dd4:	ldr	r2, [pc, #44]	; 22e08 <_ZdlPv@@Base+0x3bc>
   22dd8:	mov	r3, r7
   22ddc:	mov	r1, r2
   22de0:	mov	r0, r6
   22de4:	bl	1d450 <__printf_chk@plt+0xbfe4>
   22de8:	ldr	r0, [r4], #4
   22dec:	cmp	r5, r0
   22df0:	bcs	22dcc <_ZdlPv@@Base+0x380>
   22df4:	pop	{r4, r5, r6, r7, r8, pc}
   22df8:	mov	r0, #101	; 0x65
   22dfc:	bx	lr
   22e00:	strdeq	r0, [r0], -r7
   22e04:	andeq	r9, r2, r0, ror #29
   22e08:	andeq	pc, r3, r0, asr #25
   22e0c:	andeq	r9, r2, r4, asr pc
   22e10:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22e14:	subs	r4, r3, #0
   22e18:	mov	r7, r0
   22e1c:	mov	r5, r1
   22e20:	mov	r6, r2
   22e24:	ldr	r9, [sp, #40]	; 0x28
   22e28:	bne	22fac <_ZdlPv@@Base+0x560>
   22e2c:	cmp	r5, #0
   22e30:	beq	22e60 <_ZdlPv@@Base+0x414>
   22e34:	mov	r0, r5
   22e38:	bl	11430 <getenv@plt>
   22e3c:	subs	r8, r0, #0
   22e40:	beq	22e60 <_ZdlPv@@Base+0x414>
   22e44:	ldrb	r3, [r8]
   22e48:	cmp	r3, #0
   22e4c:	moveq	sl, #1
   22e50:	beq	22e68 <_ZdlPv@@Base+0x41c>
   22e54:	bl	11358 <strlen@plt>
   22e58:	add	sl, r0, #2
   22e5c:	b	22e68 <_ZdlPv@@Base+0x41c>
   22e60:	mov	sl, #1
   22e64:	mov	r8, #0
   22e68:	cmp	r9, #0
   22e6c:	movne	fp, #2
   22e70:	moveq	fp, #0
   22e74:	cmp	r4, #0
   22e78:	moveq	r5, r4
   22e7c:	beq	22e8c <_ZdlPv@@Base+0x440>
   22e80:	ldrb	r5, [r4]
   22e84:	cmp	r5, #0
   22e88:	bne	22f28 <_ZdlPv@@Base+0x4dc>
   22e8c:	cmp	r6, #0
   22e90:	add	sl, sl, fp
   22e94:	moveq	r0, r6
   22e98:	beq	22ea8 <_ZdlPv@@Base+0x45c>
   22e9c:	ldrb	r0, [r6]
   22ea0:	cmp	r0, #0
   22ea4:	bne	22f1c <_ZdlPv@@Base+0x4d0>
   22ea8:	add	r5, r5, sl
   22eac:	add	r0, r5, r0
   22eb0:	bl	111e4 <_Znaj@plt>
   22eb4:	mov	r3, #0
   22eb8:	cmp	r8, #0
   22ebc:	mov	r5, r0
   22ec0:	str	r0, [r7]
   22ec4:	strb	r3, [r0]
   22ec8:	beq	22ed8 <_ZdlPv@@Base+0x48c>
   22ecc:	ldrb	r3, [r8]
   22ed0:	cmp	r3, #0
   22ed4:	bne	22f6c <_ZdlPv@@Base+0x520>
   22ed8:	cmp	r9, #0
   22edc:	bne	22f88 <_ZdlPv@@Base+0x53c>
   22ee0:	cmp	r4, #0
   22ee4:	beq	22ef4 <_ZdlPv@@Base+0x4a8>
   22ee8:	ldrb	r3, [r4]
   22eec:	cmp	r3, #0
   22ef0:	bne	22f48 <_ZdlPv@@Base+0x4fc>
   22ef4:	cmp	r6, #0
   22ef8:	beq	22f08 <_ZdlPv@@Base+0x4bc>
   22efc:	ldrb	r3, [r6]
   22f00:	cmp	r3, #0
   22f04:	bne	22f38 <_ZdlPv@@Base+0x4ec>
   22f08:	mov	r0, r5
   22f0c:	bl	11358 <strlen@plt>
   22f10:	str	r0, [r7, #4]
   22f14:	mov	r0, r7
   22f18:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f1c:	mov	r0, r6
   22f20:	bl	11358 <strlen@plt>
   22f24:	b	22ea8 <_ZdlPv@@Base+0x45c>
   22f28:	mov	r0, r4
   22f2c:	bl	11358 <strlen@plt>
   22f30:	add	r5, r0, #1
   22f34:	b	22e8c <_ZdlPv@@Base+0x440>
   22f38:	mov	r1, r6
   22f3c:	mov	r0, r5
   22f40:	bl	11238 <strcat@plt>
   22f44:	b	22f08 <_ZdlPv@@Base+0x4bc>
   22f48:	mov	r0, r5
   22f4c:	bl	11358 <strlen@plt>
   22f50:	mov	r1, r4
   22f54:	add	r0, r5, r0
   22f58:	bl	111c0 <stpcpy@plt>
   22f5c:	ldr	r3, [pc, #88]	; 22fbc <_ZdlPv@@Base+0x570>
   22f60:	ldrh	r3, [r3]
   22f64:	strh	r3, [r0]
   22f68:	b	22ef4 <_ZdlPv@@Base+0x4a8>
   22f6c:	mov	r1, r8
   22f70:	bl	111c0 <stpcpy@plt>
   22f74:	ldr	r3, [pc, #64]	; 22fbc <_ZdlPv@@Base+0x570>
   22f78:	cmp	r9, #0
   22f7c:	ldrh	r3, [r3]
   22f80:	strh	r3, [r0]
   22f84:	beq	22ee0 <_ZdlPv@@Base+0x494>
   22f88:	mov	r0, r5
   22f8c:	bl	11358 <strlen@plt>
   22f90:	ldr	r3, [pc, #36]	; 22fbc <_ZdlPv@@Base+0x570>
   22f94:	mov	r2, #46	; 0x2e
   22f98:	ldrh	r3, [r3]
   22f9c:	strb	r2, [r5, r0]
   22fa0:	add	r0, r0, #1
   22fa4:	strh	r3, [r5, r0]
   22fa8:	b	22ee0 <_ZdlPv@@Base+0x494>
   22fac:	ldr	r0, [pc, #12]	; 22fc0 <_ZdlPv@@Base+0x574>
   22fb0:	bl	11430 <getenv@plt>
   22fb4:	mov	r4, r0
   22fb8:	b	22e2c <_ZdlPv@@Base+0x3e0>
   22fbc:	andeq	r6, r2, r0, lsl #30
   22fc0:	andeq	r9, r2, r8, ror #30
   22fc4:	push	{r4, lr}
   22fc8:	mov	r4, r0
   22fcc:	ldr	r0, [r0]
   22fd0:	cmp	r0, #0
   22fd4:	beq	22fdc <_ZdlPv@@Base+0x590>
   22fd8:	bl	112a4 <_ZdaPv@plt>
   22fdc:	mov	r0, r4
   22fe0:	pop	{r4, pc}
   22fe4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22fe8:	mov	r5, r0
   22fec:	ldr	r6, [r0]
   22ff0:	mov	r9, r1
   22ff4:	mov	r0, r6
   22ff8:	bl	11358 <strlen@plt>
   22ffc:	mov	r4, r0
   23000:	mov	r0, r9
   23004:	bl	11358 <strlen@plt>
   23008:	mov	r7, r0
   2300c:	add	r0, r4, r0
   23010:	add	r0, r0, #2
   23014:	bl	111e4 <_Znaj@plt>
   23018:	ldr	r8, [r5, #4]
   2301c:	mov	r1, r6
   23020:	sub	r4, r4, r8
   23024:	mov	r2, r4
   23028:	str	r0, [r5]
   2302c:	mov	sl, r0
   23030:	bl	11334 <memcpy@plt>
   23034:	cmp	r8, #0
   23038:	add	r3, sl, r4
   2303c:	beq	2308c <_ZdlPv@@Base+0x640>
   23040:	mov	r1, r9
   23044:	mov	r2, r7
   23048:	mov	r0, r3
   2304c:	bl	11334 <memcpy@plt>
   23050:	mov	ip, #58	; 0x3a
   23054:	add	r1, r6, r4
   23058:	mov	r3, r0
   2305c:	add	r2, r0, r7
   23060:	add	r5, r2, #1
   23064:	mov	r0, r5
   23068:	mov	r2, r8
   2306c:	strb	ip, [r3, r7]
   23070:	bl	11334 <memcpy@plt>
   23074:	add	r2, r5, r8
   23078:	mov	r3, #0
   2307c:	mov	r0, r6
   23080:	strb	r3, [r2]
   23084:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   23088:	b	112a4 <_ZdaPv@plt>
   2308c:	add	r3, r3, #1
   23090:	mov	ip, #58	; 0x3a
   23094:	mov	r2, r7
   23098:	mov	r1, r9
   2309c:	mov	r0, r3
   230a0:	strb	ip, [sl, r4]
   230a4:	bl	11334 <memcpy@plt>
   230a8:	add	r2, r0, r7
   230ac:	b	23078 <_ZdlPv@@Base+0x62c>
   230b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   230b4:	sub	sp, sp, #12
   230b8:	subs	r8, r1, #0
   230bc:	mov	r4, r0
   230c0:	str	r2, [sp, #4]
   230c4:	beq	23210 <_ZdlPv@@Base+0x7c4>
   230c8:	ldrb	r3, [r8]
   230cc:	cmp	r3, #47	; 0x2f
   230d0:	beq	231a4 <_ZdlPv@@Base+0x758>
   230d4:	ldr	r4, [r4]
   230d8:	ldrb	r3, [r4]
   230dc:	cmp	r3, #0
   230e0:	beq	231a4 <_ZdlPv@@Base+0x758>
   230e4:	mov	r0, r8
   230e8:	bl	11358 <strlen@plt>
   230ec:	ldr	fp, [pc, #340]	; 23248 <_ZdlPv@@Base+0x7fc>
   230f0:	ldr	sl, [pc, #340]	; 2324c <_ZdlPv@@Base+0x800>
   230f4:	add	r9, r0, #1
   230f8:	b	23180 <_ZdlPv@@Base+0x734>
   230fc:	cmp	r4, r5
   23100:	mov	r0, fp
   23104:	sub	r6, r5, r4
   23108:	bcs	2311c <_ZdlPv@@Base+0x6d0>
   2310c:	ldrb	r1, [r5, #-1]
   23110:	bl	11460 <strchr@plt>
   23114:	cmp	r0, #0
   23118:	beq	231dc <_ZdlPv@@Base+0x790>
   2311c:	add	r0, r9, r6
   23120:	bl	111e4 <_Znaj@plt>
   23124:	mov	r2, r6
   23128:	mov	r1, r4
   2312c:	mov	r7, r0
   23130:	bl	11334 <memcpy@plt>
   23134:	mov	r1, r8
   23138:	add	r0, r7, r6
   2313c:	bl	1122c <strcpy@plt>
   23140:	mov	r0, r7
   23144:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   23148:	add	r4, r5, #1
   2314c:	mov	r6, r0
   23150:	mov	r0, r7
   23154:	bl	112a4 <_ZdaPv@plt>
   23158:	mov	r1, sl
   2315c:	mov	r0, r6
   23160:	bl	11400 <fopen64@plt>
   23164:	subs	r7, r0, #0
   23168:	mov	r0, r6
   2316c:	bne	23230 <_ZdlPv@@Base+0x7e4>
   23170:	bl	1116c <free@plt>
   23174:	ldrb	r3, [r5]
   23178:	cmp	r3, #0
   2317c:	beq	23220 <_ZdlPv@@Base+0x7d4>
   23180:	mov	r1, #58	; 0x3a
   23184:	mov	r0, r4
   23188:	bl	11460 <strchr@plt>
   2318c:	subs	r5, r0, #0
   23190:	bne	230fc <_ZdlPv@@Base+0x6b0>
   23194:	mov	r0, r4
   23198:	bl	11358 <strlen@plt>
   2319c:	add	r5, r4, r0
   231a0:	b	230fc <_ZdlPv@@Base+0x6b0>
   231a4:	ldr	r1, [pc, #160]	; 2324c <_ZdlPv@@Base+0x800>
   231a8:	mov	r0, r8
   231ac:	bl	11400 <fopen64@plt>
   231b0:	subs	r7, r0, #0
   231b4:	beq	23220 <_ZdlPv@@Base+0x7d4>
   231b8:	ldr	r4, [sp, #4]
   231bc:	cmp	r4, #0
   231c0:	beq	231d0 <_ZdlPv@@Base+0x784>
   231c4:	mov	r0, r8
   231c8:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   231cc:	str	r0, [r4]
   231d0:	mov	r0, r7
   231d4:	add	sp, sp, #12
   231d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   231dc:	add	r3, r6, #1
   231e0:	add	r0, r3, r9
   231e4:	str	r3, [sp]
   231e8:	bl	111e4 <_Znaj@plt>
   231ec:	mov	r2, r6
   231f0:	mov	r1, r4
   231f4:	mov	r7, r0
   231f8:	bl	11334 <memcpy@plt>
   231fc:	ldr	r3, [sp]
   23200:	mov	r2, #47	; 0x2f
   23204:	strb	r2, [r7, r6]
   23208:	mov	r6, r3
   2320c:	b	23134 <_ZdlPv@@Base+0x6e8>
   23210:	ldr	r1, [pc, #56]	; 23250 <_ZdlPv@@Base+0x804>
   23214:	mov	r0, #97	; 0x61
   23218:	bl	1c0cc <__printf_chk@plt+0xac60>
   2321c:	b	230c8 <_ZdlPv@@Base+0x67c>
   23220:	mov	r7, #0
   23224:	mov	r0, r7
   23228:	add	sp, sp, #12
   2322c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23230:	ldr	r3, [sp, #4]
   23234:	cmp	r3, #0
   23238:	strne	r6, [r3]
   2323c:	bne	231d0 <_ZdlPv@@Base+0x784>
   23240:	bl	1116c <free@plt>
   23244:	b	231d0 <_ZdlPv@@Base+0x784>
   23248:	andeq	r8, r2, r0, lsl #23
   2324c:	andeq	r7, r2, r4, ror #20
   23250:	andeq	r9, r2, r0, ror pc
   23254:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23258:	cmp	r3, #0
   2325c:	ldr	r8, [pc, #496]	; 23454 <_ZdlPv@@Base+0xa08>
   23260:	movne	r8, r3
   23264:	mov	r9, r1
   23268:	sub	sp, sp, #12
   2326c:	mov	r5, r0
   23270:	mov	r1, #114	; 0x72
   23274:	mov	r0, r8
   23278:	mov	sl, r2
   2327c:	bl	11460 <strchr@plt>
   23280:	cmp	r9, #0
   23284:	mov	r4, r0
   23288:	beq	233c8 <_ZdlPv@@Base+0x97c>
   2328c:	ldr	r1, [pc, #452]	; 23458 <_ZdlPv@@Base+0xa0c>
   23290:	mov	r0, r9
   23294:	bl	113a0 <strcmp@plt>
   23298:	cmp	r0, #0
   2329c:	beq	233c8 <_ZdlPv@@Base+0x97c>
   232a0:	cmp	r4, #0
   232a4:	beq	23394 <_ZdlPv@@Base+0x948>
   232a8:	ldrb	r3, [r9]
   232ac:	cmp	r3, #47	; 0x2f
   232b0:	beq	23394 <_ZdlPv@@Base+0x948>
   232b4:	ldr	r4, [r5]
   232b8:	ldrb	r3, [r4]
   232bc:	cmp	r3, #0
   232c0:	beq	23394 <_ZdlPv@@Base+0x948>
   232c4:	mov	r0, r9
   232c8:	bl	11358 <strlen@plt>
   232cc:	str	sl, [sp, #4]
   232d0:	add	fp, r0, #1
   232d4:	b	23370 <_ZdlPv@@Base+0x924>
   232d8:	cmp	r4, r5
   232dc:	sub	r6, r5, r4
   232e0:	bcs	232f8 <_ZdlPv@@Base+0x8ac>
   232e4:	ldrb	r1, [r5, #-1]
   232e8:	ldr	r0, [pc, #364]	; 2345c <_ZdlPv@@Base+0xa10>
   232ec:	bl	11460 <strchr@plt>
   232f0:	cmp	r0, #0
   232f4:	beq	23404 <_ZdlPv@@Base+0x9b8>
   232f8:	add	r0, fp, r6
   232fc:	bl	111e4 <_Znaj@plt>
   23300:	mov	r2, r6
   23304:	mov	r1, r4
   23308:	mov	r7, r0
   2330c:	bl	11334 <memcpy@plt>
   23310:	mov	r1, r9
   23314:	add	r0, r7, r6
   23318:	bl	1122c <strcpy@plt>
   2331c:	mov	r0, r7
   23320:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   23324:	mov	r4, r0
   23328:	mov	r0, r7
   2332c:	bl	112a4 <_ZdaPv@plt>
   23330:	mov	r1, r8
   23334:	mov	r0, r4
   23338:	bl	11400 <fopen64@plt>
   2333c:	subs	r6, r0, #0
   23340:	bne	23438 <_ZdlPv@@Base+0x9ec>
   23344:	bl	113b8 <__errno_location@plt>
   23348:	mov	r7, r0
   2334c:	mov	r0, r4
   23350:	ldr	r4, [r7]
   23354:	bl	1116c <free@plt>
   23358:	cmp	r4, #2
   2335c:	bne	23430 <_ZdlPv@@Base+0x9e4>
   23360:	ldrb	r3, [r5]
   23364:	cmp	r3, #0
   23368:	beq	23430 <_ZdlPv@@Base+0x9e4>
   2336c:	add	r4, r5, #1
   23370:	mov	r1, #58	; 0x3a
   23374:	mov	r0, r4
   23378:	bl	11460 <strchr@plt>
   2337c:	subs	r5, r0, #0
   23380:	bne	232d8 <_ZdlPv@@Base+0x88c>
   23384:	mov	r0, r4
   23388:	bl	11358 <strlen@plt>
   2338c:	add	r5, r4, r0
   23390:	b	232d8 <_ZdlPv@@Base+0x88c>
   23394:	mov	r1, r8
   23398:	mov	r0, r9
   2339c:	bl	11400 <fopen64@plt>
   233a0:	subs	r6, r0, #0
   233a4:	beq	233bc <_ZdlPv@@Base+0x970>
   233a8:	cmp	sl, #0
   233ac:	beq	233bc <_ZdlPv@@Base+0x970>
   233b0:	mov	r0, r9
   233b4:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   233b8:	str	r0, [sl]
   233bc:	mov	r0, r6
   233c0:	add	sp, sp, #12
   233c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   233c8:	cmp	sl, #0
   233cc:	beq	233e8 <_ZdlPv@@Base+0x99c>
   233d0:	ldr	r3, [pc, #136]	; 23460 <_ZdlPv@@Base+0xa14>
   233d4:	cmp	r4, #0
   233d8:	ldr	r0, [pc, #132]	; 23464 <_ZdlPv@@Base+0xa18>
   233dc:	moveq	r0, r3
   233e0:	bl	23ee8 <_ZdlPv@@Base+0x149c>
   233e4:	str	r0, [sl]
   233e8:	cmp	r4, #0
   233ec:	ldrne	r3, [pc, #116]	; 23468 <_ZdlPv@@Base+0xa1c>
   233f0:	ldreq	r3, [pc, #116]	; 2346c <_ZdlPv@@Base+0xa20>
   233f4:	ldr	r6, [r3]
   233f8:	mov	r0, r6
   233fc:	add	sp, sp, #12
   23400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23404:	add	sl, r6, #1
   23408:	add	r0, sl, fp
   2340c:	bl	111e4 <_Znaj@plt>
   23410:	mov	r2, r6
   23414:	mov	r1, r4
   23418:	mov	r7, r0
   2341c:	bl	11334 <memcpy@plt>
   23420:	mov	r3, #47	; 0x2f
   23424:	strb	r3, [r7, r6]
   23428:	mov	r6, sl
   2342c:	b	23310 <_ZdlPv@@Base+0x8c4>
   23430:	str	r4, [r7]
   23434:	b	233bc <_ZdlPv@@Base+0x970>
   23438:	ldr	sl, [sp, #4]
   2343c:	cmp	sl, #0
   23440:	strne	r4, [sl]
   23444:	bne	233bc <_ZdlPv@@Base+0x970>
   23448:	mov	r0, r4
   2344c:	bl	1116c <free@plt>
   23450:	b	233bc <_ZdlPv@@Base+0x970>
   23454:	andeq	r7, r2, r4, ror #20
   23458:	andeq	r7, r2, r8, ror #4
   2345c:	andeq	r8, r2, r0, lsl #23
   23460:	andeq	r9, r2, r0, lsr #31
   23464:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   23468:	strdeq	ip, [r3], -r8
   2346c:	andeq	sp, r3, r4
   23470:	cmp	r1, r2
   23474:	push	{r4, r5, r6, lr}
   23478:	mov	r4, r0
   2347c:	bge	234ac <_ZdlPv@@Base+0xa60>
   23480:	cmp	r0, #0
   23484:	mov	r5, r3
   23488:	mov	r4, r2
   2348c:	beq	23494 <_ZdlPv@@Base+0xa48>
   23490:	bl	112a4 <_ZdaPv@plt>
   23494:	cmp	r4, #0
   23498:	beq	234b4 <_ZdlPv@@Base+0xa68>
   2349c:	lsl	r0, r4, #1
   234a0:	str	r0, [r5]
   234a4:	pop	{r4, r5, r6, lr}
   234a8:	b	111e4 <_Znaj@plt>
   234ac:	str	r1, [r3]
   234b0:	pop	{r4, r5, r6, pc}
   234b4:	str	r4, [r5]
   234b8:	mov	r0, r4
   234bc:	pop	{r4, r5, r6, pc}
   234c0:	cmp	r1, r3
   234c4:	push	{r4, r5, r6, r7, r8, lr}
   234c8:	mov	r5, r0
   234cc:	bge	23534 <_ZdlPv@@Base+0xae8>
   234d0:	cmp	r3, #0
   234d4:	mov	r6, r2
   234d8:	mov	r4, r3
   234dc:	beq	23510 <_ZdlPv@@Base+0xac4>
   234e0:	lsl	r0, r3, #1
   234e4:	ldr	r3, [sp, #24]
   234e8:	str	r0, [r3]
   234ec:	bl	111e4 <_Znaj@plt>
   234f0:	cmp	r6, #0
   234f4:	cmpne	r4, r6
   234f8:	mov	r7, r0
   234fc:	bgt	23548 <_ZdlPv@@Base+0xafc>
   23500:	cmp	r5, #0
   23504:	bne	23554 <_ZdlPv@@Base+0xb08>
   23508:	mov	r0, r7
   2350c:	pop	{r4, r5, r6, r7, r8, pc}
   23510:	cmp	r0, #0
   23514:	beq	2351c <_ZdlPv@@Base+0xad0>
   23518:	bl	112a4 <_ZdaPv@plt>
   2351c:	ldr	r3, [sp, #24]
   23520:	mov	ip, #0
   23524:	mov	r7, ip
   23528:	str	ip, [r3]
   2352c:	mov	r0, r7
   23530:	pop	{r4, r5, r6, r7, r8, pc}
   23534:	ldr	r3, [sp, #24]
   23538:	mov	r7, r0
   2353c:	mov	r0, r7
   23540:	str	r1, [r3]
   23544:	pop	{r4, r5, r6, r7, r8, pc}
   23548:	mov	r2, r6
   2354c:	mov	r1, r5
   23550:	bl	11334 <memcpy@plt>
   23554:	mov	r0, r5
   23558:	bl	112a4 <_ZdaPv@plt>
   2355c:	mov	r0, r7
   23560:	pop	{r4, r5, r6, r7, r8, pc}
   23564:	mov	r2, #0
   23568:	str	r2, [r0]
   2356c:	str	r2, [r0, #4]
   23570:	str	r2, [r0, #8]
   23574:	bx	lr
   23578:	push	{r4, r5, r6, lr}
   2357c:	subs	r5, r2, #0
   23580:	mov	r4, r0
   23584:	str	r2, [r0, #4]
   23588:	mov	r6, r1
   2358c:	blt	235c0 <_ZdlPv@@Base+0xb74>
   23590:	streq	r5, [r0, #8]
   23594:	streq	r5, [r0]
   23598:	beq	235b8 <_ZdlPv@@Base+0xb6c>
   2359c:	lsl	r0, r5, #1
   235a0:	str	r0, [r4, #8]
   235a4:	bl	111e4 <_Znaj@plt>
   235a8:	mov	r2, r5
   235ac:	mov	r1, r6
   235b0:	str	r0, [r4]
   235b4:	bl	11334 <memcpy@plt>
   235b8:	mov	r0, r4
   235bc:	pop	{r4, r5, r6, pc}
   235c0:	ldr	r1, [pc, #8]	; 235d0 <_ZdlPv@@Base+0xb84>
   235c4:	mov	r0, #87	; 0x57
   235c8:	bl	1c0cc <__printf_chk@plt+0xac60>
   235cc:	b	2359c <_ZdlPv@@Base+0xb50>
   235d0:	andeq	r9, r2, r8, lsr #31
   235d4:	push	{r4, r5, r6, lr}
   235d8:	subs	r5, r1, #0
   235dc:	mov	r4, r0
   235e0:	streq	r5, [r0, #4]
   235e4:	streq	r5, [r0]
   235e8:	streq	r5, [r0, #8]
   235ec:	beq	23630 <_ZdlPv@@Base+0xbe4>
   235f0:	mov	r0, r5
   235f4:	bl	11358 <strlen@plt>
   235f8:	cmp	r0, #0
   235fc:	str	r0, [r4, #4]
   23600:	streq	r0, [r4, #8]
   23604:	streq	r0, [r4]
   23608:	beq	23630 <_ZdlPv@@Base+0xbe4>
   2360c:	lsl	r0, r0, #1
   23610:	str	r0, [r4, #8]
   23614:	bl	111e4 <_Znaj@plt>
   23618:	ldr	r2, [r4, #4]
   2361c:	cmp	r2, #0
   23620:	str	r0, [r4]
   23624:	beq	23630 <_ZdlPv@@Base+0xbe4>
   23628:	mov	r1, r5
   2362c:	bl	11334 <memcpy@plt>
   23630:	mov	r0, r4
   23634:	pop	{r4, r5, r6, pc}
   23638:	push	{r4, r5, r6, lr}
   2363c:	mov	r4, r0
   23640:	mov	r3, #1
   23644:	mov	r0, #2
   23648:	str	r3, [r4, #4]
   2364c:	str	r0, [r4, #8]
   23650:	mov	r5, r1
   23654:	bl	111e4 <_Znaj@plt>
   23658:	str	r0, [r4]
   2365c:	strb	r5, [r0]
   23660:	mov	r0, r4
   23664:	pop	{r4, r5, r6, pc}
   23668:	push	{r4, r5, r6, lr}
   2366c:	mov	r4, r0
   23670:	ldr	r0, [r1, #4]
   23674:	cmp	r0, #0
   23678:	str	r0, [r4, #4]
   2367c:	streq	r0, [r4, #8]
   23680:	streq	r0, [r4]
   23684:	beq	236a8 <_ZdlPv@@Base+0xc5c>
   23688:	lsl	r0, r0, #1
   2368c:	str	r0, [r4, #8]
   23690:	mov	r5, r1
   23694:	bl	111e4 <_Znaj@plt>
   23698:	ldr	r2, [r4, #4]
   2369c:	cmp	r2, #0
   236a0:	str	r0, [r4]
   236a4:	bne	236b0 <_ZdlPv@@Base+0xc64>
   236a8:	mov	r0, r4
   236ac:	pop	{r4, r5, r6, pc}
   236b0:	ldr	r1, [r5]
   236b4:	bl	11334 <memcpy@plt>
   236b8:	mov	r0, r4
   236bc:	pop	{r4, r5, r6, pc}
   236c0:	push	{r4, lr}
   236c4:	mov	r4, r0
   236c8:	ldr	r0, [r0]
   236cc:	cmp	r0, #0
   236d0:	beq	236d8 <_ZdlPv@@Base+0xc8c>
   236d4:	bl	112a4 <_ZdaPv@plt>
   236d8:	mov	r0, r4
   236dc:	pop	{r4, pc}
   236e0:	push	{r4, r5, r6, lr}
   236e4:	add	r3, r0, #8
   236e8:	ldr	r2, [r1, #4]
   236ec:	mov	r4, r0
   236f0:	mov	r5, r1
   236f4:	ldr	r1, [r0, #8]
   236f8:	ldr	r0, [r0]
   236fc:	bl	23470 <_ZdlPv@@Base+0xa24>
   23700:	ldr	r2, [r5, #4]
   23704:	cmp	r2, #0
   23708:	stm	r4, {r0, r2}
   2370c:	bne	23718 <_ZdlPv@@Base+0xccc>
   23710:	mov	r0, r4
   23714:	pop	{r4, r5, r6, pc}
   23718:	ldr	r1, [r5]
   2371c:	bl	11334 <memcpy@plt>
   23720:	mov	r0, r4
   23724:	pop	{r4, r5, r6, pc}
   23728:	push	{r4, r5, r6, r7, r8, lr}
   2372c:	subs	r7, r1, #0
   23730:	mov	r4, r0
   23734:	ldr	r6, [r0]
   23738:	beq	23770 <_ZdlPv@@Base+0xd24>
   2373c:	mov	r0, r7
   23740:	bl	11358 <strlen@plt>
   23744:	add	r3, r4, #8
   23748:	ldr	r1, [r4, #8]
   2374c:	mov	r5, r0
   23750:	mov	r2, r0
   23754:	mov	r0, r6
   23758:	bl	23470 <_ZdlPv@@Base+0xa24>
   2375c:	cmp	r5, #0
   23760:	stm	r4, {r0, r5}
   23764:	bne	23798 <_ZdlPv@@Base+0xd4c>
   23768:	mov	r0, r4
   2376c:	pop	{r4, r5, r6, r7, r8, pc}
   23770:	cmp	r6, #0
   23774:	beq	23780 <_ZdlPv@@Base+0xd34>
   23778:	mov	r0, r6
   2377c:	bl	112a4 <_ZdaPv@plt>
   23780:	mov	r3, #0
   23784:	str	r3, [r4, #4]
   23788:	str	r3, [r4]
   2378c:	str	r3, [r4, #8]
   23790:	mov	r0, r4
   23794:	pop	{r4, r5, r6, r7, r8, pc}
   23798:	mov	r2, r5
   2379c:	mov	r1, r7
   237a0:	bl	11334 <memcpy@plt>
   237a4:	mov	r0, r4
   237a8:	pop	{r4, r5, r6, r7, r8, pc}
   237ac:	push	{r4, r5, r6, lr}
   237b0:	add	r3, r0, #8
   237b4:	mov	r4, r0
   237b8:	mov	r5, r1
   237bc:	mov	r2, #1
   237c0:	ldr	r1, [r0, #8]
   237c4:	ldr	r0, [r0]
   237c8:	bl	23470 <_ZdlPv@@Base+0xa24>
   237cc:	mov	r2, #1
   237d0:	str	r2, [r4, #4]
   237d4:	mov	r3, r0
   237d8:	str	r0, [r4]
   237dc:	mov	r0, r4
   237e0:	strb	r5, [r3]
   237e4:	pop	{r4, r5, r6, pc}
   237e8:	push	{r4, r5, r6, lr}
   237ec:	mov	r5, r0
   237f0:	ldr	r0, [r0]
   237f4:	mov	r4, r1
   237f8:	cmp	r0, #0
   237fc:	beq	23804 <_ZdlPv@@Base+0xdb8>
   23800:	bl	112a4 <_ZdaPv@plt>
   23804:	ldrd	r0, [r4]
   23808:	ldr	r2, [r4, #8]
   2380c:	mov	r3, #0
   23810:	strd	r0, [r5]
   23814:	str	r2, [r5, #8]
   23818:	str	r3, [r4]
   2381c:	str	r3, [r4, #4]
   23820:	str	r3, [r4, #8]
   23824:	pop	{r4, r5, r6, pc}
   23828:	mov	r1, r0
   2382c:	push	{r4, lr}
   23830:	mov	r4, r0
   23834:	sub	sp, sp, #8
   23838:	ldr	r2, [r0, #4]
   2383c:	ldr	r0, [r1], #8
   23840:	add	r3, r2, #1
   23844:	str	r1, [sp]
   23848:	ldr	r1, [r4, #8]
   2384c:	bl	234c0 <_ZdlPv@@Base+0xa74>
   23850:	str	r0, [r4]
   23854:	add	sp, sp, #8
   23858:	pop	{r4, pc}
   2385c:	push	{r4, r5, r6, r7, lr}
   23860:	subs	r5, r1, #0
   23864:	sub	sp, sp, #12
   23868:	mov	r4, r0
   2386c:	beq	238a8 <_ZdlPv@@Base+0xe5c>
   23870:	mov	r0, r5
   23874:	bl	11358 <strlen@plt>
   23878:	ldr	r3, [r4, #4]
   2387c:	ldr	r1, [r4, #8]
   23880:	add	r6, r0, r3
   23884:	cmp	r1, r6
   23888:	mov	r7, r0
   2388c:	ldr	r0, [r4]
   23890:	blt	238b4 <_ZdlPv@@Base+0xe68>
   23894:	mov	r2, r7
   23898:	mov	r1, r5
   2389c:	add	r0, r0, r3
   238a0:	bl	11334 <memcpy@plt>
   238a4:	str	r6, [r4, #4]
   238a8:	mov	r0, r4
   238ac:	add	sp, sp, #12
   238b0:	pop	{r4, r5, r6, r7, pc}
   238b4:	add	ip, r4, #8
   238b8:	mov	r2, r3
   238bc:	str	ip, [sp]
   238c0:	mov	r3, r6
   238c4:	bl	234c0 <_ZdlPv@@Base+0xa74>
   238c8:	ldr	r3, [r4, #4]
   238cc:	str	r0, [r4]
   238d0:	b	23894 <_ZdlPv@@Base+0xe48>
   238d4:	ldr	r2, [r1, #4]
   238d8:	push	{r4, r5, r6, lr}
   238dc:	cmp	r2, #0
   238e0:	sub	sp, sp, #8
   238e4:	mov	r4, r0
   238e8:	beq	23918 <_ZdlPv@@Base+0xecc>
   238ec:	ldr	r3, [r0, #4]
   238f0:	mov	r5, r1
   238f4:	ldr	r1, [r0, #8]
   238f8:	add	r6, r2, r3
   238fc:	cmp	r1, r6
   23900:	ldr	r0, [r0]
   23904:	blt	23924 <_ZdlPv@@Base+0xed8>
   23908:	ldr	r1, [r5]
   2390c:	add	r0, r0, r3
   23910:	bl	11334 <memcpy@plt>
   23914:	str	r6, [r4, #4]
   23918:	mov	r0, r4
   2391c:	add	sp, sp, #8
   23920:	pop	{r4, r5, r6, pc}
   23924:	add	ip, r4, #8
   23928:	mov	r2, r3
   2392c:	str	ip, [sp]
   23930:	mov	r3, r6
   23934:	bl	234c0 <_ZdlPv@@Base+0xa74>
   23938:	ldr	r3, [r4, #4]
   2393c:	ldr	r2, [r5, #4]
   23940:	str	r0, [r4]
   23944:	add	r0, r0, r3
   23948:	ldr	r1, [r5]
   2394c:	bl	11334 <memcpy@plt>
   23950:	str	r6, [r4, #4]
   23954:	b	23918 <_ZdlPv@@Base+0xecc>
   23958:	push	{r4, r5, r6, r7, lr}
   2395c:	subs	r5, r2, #0
   23960:	sub	sp, sp, #12
   23964:	ble	2399c <_ZdlPv@@Base+0xf50>
   23968:	ldr	r3, [r0, #4]
   2396c:	mov	r7, r1
   23970:	ldr	r1, [r0, #8]
   23974:	add	r6, r3, r5
   23978:	cmp	r1, r6
   2397c:	mov	r4, r0
   23980:	ldr	r0, [r0]
   23984:	blt	239a4 <_ZdlPv@@Base+0xf58>
   23988:	mov	r2, r5
   2398c:	mov	r1, r7
   23990:	add	r0, r0, r3
   23994:	bl	11334 <memcpy@plt>
   23998:	str	r6, [r4, #4]
   2399c:	add	sp, sp, #12
   239a0:	pop	{r4, r5, r6, r7, pc}
   239a4:	add	ip, r4, #8
   239a8:	mov	r2, r3
   239ac:	str	ip, [sp]
   239b0:	mov	r3, r6
   239b4:	bl	234c0 <_ZdlPv@@Base+0xa74>
   239b8:	ldr	r3, [r4, #4]
   239bc:	str	r0, [r4]
   239c0:	b	23988 <_ZdlPv@@Base+0xf3c>
   239c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   239c8:	mov	r5, r2
   239cc:	ldr	r6, [sp, #32]
   239d0:	mov	r4, r0
   239d4:	cmp	r2, #0
   239d8:	cmpge	r6, #0
   239dc:	mov	r8, r1
   239e0:	mov	r7, r3
   239e4:	blt	23a08 <_ZdlPv@@Base+0xfbc>
   239e8:	add	r0, r5, r6
   239ec:	cmp	r0, #0
   239f0:	str	r0, [r4, #4]
   239f4:	bne	23a24 <_ZdlPv@@Base+0xfd8>
   239f8:	str	r0, [r4, #8]
   239fc:	str	r0, [r4]
   23a00:	mov	r0, r4
   23a04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23a08:	mov	r0, #215	; 0xd7
   23a0c:	ldr	r1, [pc, #104]	; 23a7c <_ZdlPv@@Base+0x1030>
   23a10:	bl	1c0cc <__printf_chk@plt+0xac60>
   23a14:	add	r0, r5, r6
   23a18:	cmp	r0, #0
   23a1c:	str	r0, [r4, #4]
   23a20:	beq	239f8 <_ZdlPv@@Base+0xfac>
   23a24:	lsl	r0, r0, #1
   23a28:	str	r0, [r4, #8]
   23a2c:	bl	111e4 <_Znaj@plt>
   23a30:	cmp	r5, #0
   23a34:	mov	r9, r0
   23a38:	str	r0, [r4]
   23a3c:	beq	23a68 <_ZdlPv@@Base+0x101c>
   23a40:	mov	r1, r8
   23a44:	mov	r2, r5
   23a48:	bl	11334 <memcpy@plt>
   23a4c:	cmp	r6, #0
   23a50:	beq	23a00 <_ZdlPv@@Base+0xfb4>
   23a54:	mov	r2, r6
   23a58:	mov	r1, r7
   23a5c:	add	r0, r9, r5
   23a60:	bl	11334 <memcpy@plt>
   23a64:	b	23a00 <_ZdlPv@@Base+0xfb4>
   23a68:	mov	r2, r6
   23a6c:	mov	r1, r7
   23a70:	bl	11334 <memcpy@plt>
   23a74:	mov	r0, r4
   23a78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23a7c:	andeq	r9, r2, r8, lsr #31
   23a80:	ldr	r2, [r0, #4]
   23a84:	mov	r3, r0
   23a88:	ldr	r0, [r1, #4]
   23a8c:	push	{r4, lr}
   23a90:	cmp	r2, r0
   23a94:	bgt	23ac4 <_ZdlPv@@Base+0x1078>
   23a98:	cmp	r2, #0
   23a9c:	bne	23aa8 <_ZdlPv@@Base+0x105c>
   23aa0:	mov	r0, #1
   23aa4:	pop	{r4, pc}
   23aa8:	ldr	r1, [r1]
   23aac:	ldr	r0, [r3]
   23ab0:	bl	1140c <memcmp@plt>
   23ab4:	cmp	r0, #0
   23ab8:	movgt	r0, #0
   23abc:	movle	r0, #1
   23ac0:	pop	{r4, pc}
   23ac4:	cmp	r0, #0
   23ac8:	popeq	{r4, pc}
   23acc:	mov	r2, r0
   23ad0:	ldr	r1, [r1]
   23ad4:	ldr	r0, [r3]
   23ad8:	bl	1140c <memcmp@plt>
   23adc:	lsr	r0, r0, #31
   23ae0:	pop	{r4, pc}
   23ae4:	ldr	r2, [r0, #4]
   23ae8:	mov	r3, r0
   23aec:	ldr	r0, [r1, #4]
   23af0:	push	{r4, lr}
   23af4:	cmp	r2, r0
   23af8:	bge	23b28 <_ZdlPv@@Base+0x10dc>
   23afc:	cmp	r2, #0
   23b00:	bne	23b0c <_ZdlPv@@Base+0x10c0>
   23b04:	mov	r0, #1
   23b08:	pop	{r4, pc}
   23b0c:	ldr	r1, [r1]
   23b10:	ldr	r0, [r3]
   23b14:	bl	1140c <memcmp@plt>
   23b18:	cmp	r0, #0
   23b1c:	movgt	r0, #0
   23b20:	movle	r0, #1
   23b24:	pop	{r4, pc}
   23b28:	cmp	r0, #0
   23b2c:	popeq	{r4, pc}
   23b30:	mov	r2, r0
   23b34:	ldr	r1, [r1]
   23b38:	ldr	r0, [r3]
   23b3c:	bl	1140c <memcmp@plt>
   23b40:	lsr	r0, r0, #31
   23b44:	pop	{r4, pc}
   23b48:	mov	r3, r0
   23b4c:	ldr	r2, [r1, #4]
   23b50:	ldr	r0, [r0, #4]
   23b54:	push	{r4, lr}
   23b58:	cmp	r0, r2
   23b5c:	blt	23b88 <_ZdlPv@@Base+0x113c>
   23b60:	cmp	r2, #0
   23b64:	bne	23b70 <_ZdlPv@@Base+0x1124>
   23b68:	mov	r0, #1
   23b6c:	pop	{r4, pc}
   23b70:	ldr	r1, [r1]
   23b74:	ldr	r0, [r3]
   23b78:	bl	1140c <memcmp@plt>
   23b7c:	mvn	r0, r0
   23b80:	lsr	r0, r0, #31
   23b84:	pop	{r4, pc}
   23b88:	cmp	r0, #0
   23b8c:	popeq	{r4, pc}
   23b90:	mov	r2, r0
   23b94:	ldr	r1, [r1]
   23b98:	ldr	r0, [r3]
   23b9c:	bl	1140c <memcmp@plt>
   23ba0:	cmp	r0, #0
   23ba4:	movle	r0, #0
   23ba8:	movgt	r0, #1
   23bac:	pop	{r4, pc}
   23bb0:	mov	r3, r0
   23bb4:	ldr	r2, [r1, #4]
   23bb8:	ldr	r0, [r0, #4]
   23bbc:	push	{r4, lr}
   23bc0:	cmp	r0, r2
   23bc4:	ble	23bf0 <_ZdlPv@@Base+0x11a4>
   23bc8:	cmp	r2, #0
   23bcc:	bne	23bd8 <_ZdlPv@@Base+0x118c>
   23bd0:	mov	r0, #1
   23bd4:	pop	{r4, pc}
   23bd8:	ldr	r1, [r1]
   23bdc:	ldr	r0, [r3]
   23be0:	bl	1140c <memcmp@plt>
   23be4:	mvn	r0, r0
   23be8:	lsr	r0, r0, #31
   23bec:	pop	{r4, pc}
   23bf0:	cmp	r0, #0
   23bf4:	popeq	{r4, pc}
   23bf8:	mov	r2, r0
   23bfc:	ldr	r1, [r1]
   23c00:	ldr	r0, [r3]
   23c04:	bl	1140c <memcmp@plt>
   23c08:	cmp	r0, #0
   23c0c:	movle	r0, #0
   23c10:	movgt	r0, #1
   23c14:	pop	{r4, pc}
   23c18:	push	{r4, r5, lr}
   23c1c:	subs	r5, r1, #0
   23c20:	sub	sp, sp, #12
   23c24:	mov	r4, r0
   23c28:	blt	23c44 <_ZdlPv@@Base+0x11f8>
   23c2c:	ldr	r1, [r4, #8]
   23c30:	cmp	r1, r5
   23c34:	blt	23c5c <_ZdlPv@@Base+0x1210>
   23c38:	str	r5, [r4, #4]
   23c3c:	add	sp, sp, #12
   23c40:	pop	{r4, r5, pc}
   23c44:	ldr	r1, [pc, #56]	; 23c84 <_ZdlPv@@Base+0x1238>
   23c48:	ldr	r0, [pc, #56]	; 23c88 <_ZdlPv@@Base+0x123c>
   23c4c:	bl	1c0cc <__printf_chk@plt+0xac60>
   23c50:	ldr	r1, [r4, #8]
   23c54:	cmp	r1, r5
   23c58:	bge	23c38 <_ZdlPv@@Base+0x11ec>
   23c5c:	mov	r2, r4
   23c60:	mov	r3, r5
   23c64:	ldr	r0, [r2], #8
   23c68:	str	r2, [sp]
   23c6c:	ldr	r2, [r4, #4]
   23c70:	bl	234c0 <_ZdlPv@@Base+0xa74>
   23c74:	str	r5, [r4, #4]
   23c78:	str	r0, [r4]
   23c7c:	add	sp, sp, #12
   23c80:	pop	{r4, r5, pc}
   23c84:	andeq	r9, r2, r8, lsr #31
   23c88:	andeq	r0, r0, r7, lsl #2
   23c8c:	mov	r3, #0
   23c90:	str	r3, [r0, #4]
   23c94:	bx	lr
   23c98:	push	{r4, lr}
   23c9c:	ldr	r4, [r0]
   23ca0:	cmp	r4, #0
   23ca4:	beq	23cc4 <_ZdlPv@@Base+0x1278>
   23ca8:	ldr	r2, [r0, #4]
   23cac:	mov	r0, r4
   23cb0:	bl	113d0 <memchr@plt>
   23cb4:	cmp	r0, #0
   23cb8:	beq	23cc4 <_ZdlPv@@Base+0x1278>
   23cbc:	sub	r0, r0, r4
   23cc0:	pop	{r4, pc}
   23cc4:	mvn	r0, #0
   23cc8:	pop	{r4, pc}
   23ccc:	push	{r4, r5, r6, lr}
   23cd0:	ldrd	r4, [r0]
   23cd4:	cmp	r5, #0
   23cd8:	add	r0, r5, #1
   23cdc:	ble	23d3c <_ZdlPv@@Base+0x12f0>
   23ce0:	add	r5, r4, r5
   23ce4:	sub	r4, r4, #1
   23ce8:	sub	r5, r5, #1
   23cec:	mov	r3, r4
   23cf0:	mov	r1, #0
   23cf4:	ldrb	r2, [r3, #1]!
   23cf8:	cmp	r2, #0
   23cfc:	addeq	r1, r1, #1
   23d00:	cmp	r3, r5
   23d04:	bne	23cf4 <_ZdlPv@@Base+0x12a8>
   23d08:	sub	r0, r0, r1
   23d0c:	bl	1134c <malloc@plt>
   23d10:	mov	r1, r0
   23d14:	ldrb	r2, [r4, #1]!
   23d18:	mov	r3, r1
   23d1c:	cmp	r2, #0
   23d20:	strbne	r2, [r3], #1
   23d24:	movne	r1, r3
   23d28:	cmp	r4, r5
   23d2c:	bne	23d14 <_ZdlPv@@Base+0x12c8>
   23d30:	mov	r3, #0
   23d34:	strb	r3, [r1]
   23d38:	pop	{r4, r5, r6, pc}
   23d3c:	bl	1134c <malloc@plt>
   23d40:	mov	r1, r0
   23d44:	b	23d30 <_ZdlPv@@Base+0x12e4>
   23d48:	push	{r4, r5, r6, lr}
   23d4c:	ldr	r4, [r0, #4]
   23d50:	ldr	lr, [r0]
   23d54:	subs	r6, r4, #1
   23d58:	popmi	{r4, r5, r6, pc}
   23d5c:	ldrb	r3, [lr, r6]
   23d60:	mov	r5, r0
   23d64:	cmp	r3, #32
   23d68:	bne	23e40 <_ZdlPv@@Base+0x13f4>
   23d6c:	add	r1, lr, r6
   23d70:	mov	r2, r6
   23d74:	b	23d88 <_ZdlPv@@Base+0x133c>
   23d78:	ldrb	ip, [r1, #-1]!
   23d7c:	cmp	ip, #32
   23d80:	bne	23db4 <_ZdlPv@@Base+0x1368>
   23d84:	mov	r2, r3
   23d88:	subs	r3, r2, #1
   23d8c:	bcs	23d78 <_ZdlPv@@Base+0x132c>
   23d90:	cmp	lr, #0
   23d94:	mov	r4, #0
   23d98:	str	r4, [r5, #4]
   23d9c:	popeq	{r4, r5, r6, pc}
   23da0:	mov	r0, lr
   23da4:	bl	112a4 <_ZdaPv@plt>
   23da8:	str	r4, [r5]
   23dac:	str	r4, [r5, #8]
   23db0:	pop	{r4, r5, r6, pc}
   23db4:	cmp	r3, #0
   23db8:	beq	23e5c <_ZdlPv@@Base+0x1410>
   23dbc:	ldrb	r1, [lr]
   23dc0:	cmp	r1, #32
   23dc4:	bne	23e2c <_ZdlPv@@Base+0x13e0>
   23dc8:	add	r3, lr, r3
   23dcc:	add	r2, lr, #1
   23dd0:	mov	r4, r2
   23dd4:	sub	ip, r3, r2
   23dd8:	ldrb	r1, [r2], #1
   23ddc:	cmp	r1, #32
   23de0:	beq	23dd0 <_ZdlPv@@Base+0x1384>
   23de4:	cmp	r6, ip
   23de8:	popeq	{r4, r5, r6, pc}
   23dec:	cmp	ip, #0
   23df0:	blt	23d90 <_ZdlPv@@Base+0x1344>
   23df4:	add	r3, ip, #1
   23df8:	str	r3, [r5, #4]
   23dfc:	ldr	r0, [r5, #8]
   23e00:	bl	111e4 <_Znaj@plt>
   23e04:	mov	r1, r4
   23e08:	ldr	r2, [r5, #4]
   23e0c:	mov	r6, r0
   23e10:	bl	11334 <memcpy@plt>
   23e14:	ldr	r0, [r5]
   23e18:	cmp	r0, #0
   23e1c:	beq	23e24 <_ZdlPv@@Base+0x13d8>
   23e20:	bl	112a4 <_ZdaPv@plt>
   23e24:	str	r6, [r5]
   23e28:	pop	{r4, r5, r6, pc}
   23e2c:	cmp	r4, r2
   23e30:	popeq	{r4, r5, r6, pc}
   23e34:	mov	r4, lr
   23e38:	mov	ip, r3
   23e3c:	b	23df4 <_ZdlPv@@Base+0x13a8>
   23e40:	cmp	r6, #0
   23e44:	popeq	{r4, r5, r6, pc}
   23e48:	ldrb	r3, [lr]
   23e4c:	cmp	r3, #32
   23e50:	popne	{r4, r5, r6, pc}
   23e54:	mov	r3, r6
   23e58:	b	23dc8 <_ZdlPv@@Base+0x137c>
   23e5c:	cmp	r6, #0
   23e60:	bne	23e34 <_ZdlPv@@Base+0x13e8>
   23e64:	pop	{r4, r5, r6, pc}
   23e68:	push	{r4, r5, r6, lr}
   23e6c:	ldrd	r4, [r0]
   23e70:	cmp	r5, #0
   23e74:	pople	{r4, r5, r6, pc}
   23e78:	add	r5, r4, r5
   23e7c:	mov	r6, r1
   23e80:	sub	r5, r5, #1
   23e84:	sub	r4, r4, #1
   23e88:	ldrb	r0, [r4, #1]!
   23e8c:	mov	r1, r6
   23e90:	bl	11268 <putc@plt>
   23e94:	cmp	r4, r5
   23e98:	bne	23e88 <_ZdlPv@@Base+0x143c>
   23e9c:	pop	{r4, r5, r6, pc}
   23ea0:	push	{r4, r5, lr}
   23ea4:	sub	sp, sp, #12
   23ea8:	ldr	r5, [pc, #48]	; 23ee0 <_ZdlPv@@Base+0x1494>
   23eac:	mov	r4, r0
   23eb0:	str	r1, [sp]
   23eb4:	ldr	r3, [pc, #40]	; 23ee4 <_ZdlPv@@Base+0x1498>
   23eb8:	mov	r2, #12
   23ebc:	mov	r0, r5
   23ec0:	mov	r1, #1
   23ec4:	bl	11418 <__sprintf_chk@plt>
   23ec8:	mov	r1, r5
   23ecc:	mov	r0, r4
   23ed0:	bl	235d4 <_ZdlPv@@Base+0xb88>
   23ed4:	mov	r0, r4
   23ed8:	add	sp, sp, #12
   23edc:	pop	{r4, r5, pc}
   23ee0:	andeq	r0, r4, r8, lsr #19
   23ee4:	andeq	r6, r2, r4, lsr ip
   23ee8:	subs	r1, r0, #0
   23eec:	beq	23f18 <_ZdlPv@@Base+0x14cc>
   23ef0:	push	{r4, r5, r6, lr}
   23ef4:	mov	r4, r1
   23ef8:	bl	11358 <strlen@plt>
   23efc:	add	r5, r0, #1
   23f00:	mov	r0, r5
   23f04:	bl	1134c <malloc@plt>
   23f08:	mov	r2, r5
   23f0c:	mov	r1, r4
   23f10:	bl	11334 <memcpy@plt>
   23f14:	pop	{r4, r5, r6, pc}
   23f18:	mov	r0, r1
   23f1c:	bx	lr
   23f20:	subs	r3, r1, #0
   23f24:	push	{r4, lr}
   23f28:	mov	r4, r0
   23f2c:	beq	23f4c <_ZdlPv@@Base+0x1500>
   23f30:	ldrb	r3, [r3]
   23f34:	cmp	r3, #0
   23f38:	beq	23f48 <_ZdlPv@@Base+0x14fc>
   23f3c:	bl	23f5c <_ZdlPv@@Base+0x1510>
   23f40:	mov	r0, r4
   23f44:	pop	{r4, pc}
   23f48:	ldr	r3, [pc, #8]	; 23f58 <_ZdlPv@@Base+0x150c>
   23f4c:	str	r3, [r4]
   23f50:	mov	r0, r4
   23f54:	pop	{r4, pc}
   23f58:			; <UNDEFINED> instruction: 0x000277b8
   23f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f60:	sub	sp, sp, #20
   23f64:	ldr	r8, [pc, #788]	; 24280 <_ZdlPv@@Base+0x1834>
   23f68:	ldr	r3, [pc, #788]	; 24284 <_ZdlPv@@Base+0x1838>
   23f6c:	str	r0, [sp]
   23f70:	ldr	r4, [r8]
   23f74:	ldr	r3, [r3]
   23f78:	cmp	r4, #0
   23f7c:	mov	r5, r1
   23f80:	str	r2, [sp, #4]
   23f84:	str	r3, [sp, #12]
   23f88:	beq	24200 <_ZdlPv@@Base+0x17b4>
   23f8c:	ldr	r9, [r8, #4]
   23f90:	ldrb	r7, [r5]
   23f94:	cmp	r7, #0
   23f98:	moveq	sl, r4
   23f9c:	beq	23fbc <_ZdlPv@@Base+0x1570>
   23fa0:	ldrb	r2, [r5, #1]
   23fa4:	cmp	r2, #0
   23fa8:	bne	241d8 <_ZdlPv@@Base+0x178c>
   23fac:	mov	r1, r9
   23fb0:	mov	r0, r7
   23fb4:	bl	11190 <__aeabi_uidivmod@plt>
   23fb8:	add	sl, r4, r1, lsl #2
   23fbc:	sub	r6, r9, #-1073741823	; 0xc0000001
   23fc0:	lsl	r6, r6, #2
   23fc4:	b	23fe8 <_ZdlPv@@Base+0x159c>
   23fc8:	mov	r1, fp
   23fcc:	mov	r0, r5
   23fd0:	bl	113a0 <strcmp@plt>
   23fd4:	cmp	r0, #0
   23fd8:	beq	241b4 <_ZdlPv@@Base+0x1768>
   23fdc:	cmp	sl, r4
   23fe0:	addeq	sl, sl, r6
   23fe4:	subne	sl, sl, #4
   23fe8:	ldr	fp, [sl]
   23fec:	cmp	fp, #0
   23ff0:	bne	23fc8 <_ZdlPv@@Base+0x157c>
   23ff4:	ldr	r3, [sp, #4]
   23ff8:	cmp	r3, #2
   23ffc:	beq	241b4 <_ZdlPv@@Base+0x1768>
   24000:	ldr	r3, [r8, #8]
   24004:	sub	r2, r9, #1
   24008:	cmp	r2, r3
   2400c:	ble	24034 <_ZdlPv@@Base+0x15e8>
   24010:	vmov	s15, r9
   24014:	vldr	d6, [pc, #604]	; 24278 <_ZdlPv@@Base+0x182c>
   24018:	vcvt.f64.s32	d7, s15
   2401c:	vmul.f64	d7, d7, d6
   24020:	vmov	s13, r3
   24024:	vcvt.f64.s32	d6, s13
   24028:	vcmpe.f64	d6, d7
   2402c:	vmrs	APSR_nzcv, fpscr
   24030:	blt	24124 <_ZdlPv@@Base+0x16d8>
   24034:	ldr	r3, [pc, #588]	; 24288 <_ZdlPv@@Base+0x183c>
   24038:	cmp	r9, r3
   2403c:	bls	2425c <_ZdlPv@@Base+0x1810>
   24040:	ldr	sl, [pc, #580]	; 2428c <_ZdlPv@@Base+0x1840>
   24044:	ldr	r3, [pc, #580]	; 24290 <_ZdlPv@@Base+0x1844>
   24048:	b	2406c <_ZdlPv@@Base+0x1620>
   2404c:	cmp	r3, #0
   24050:	bne	24068 <_ZdlPv@@Base+0x161c>
   24054:	ldr	r2, [pc, #568]	; 24294 <_ZdlPv@@Base+0x1848>
   24058:	ldr	r0, [pc, #568]	; 24298 <_ZdlPv@@Base+0x184c>
   2405c:	mov	r3, r2
   24060:	mov	r1, r2
   24064:	bl	1d450 <__printf_chk@plt+0xbfe4>
   24068:	ldr	r3, [sl], #4
   2406c:	cmp	r3, r9
   24070:	bls	2404c <_ZdlPv@@Base+0x1600>
   24074:	cmn	r3, #-536870910	; 0xe0000002
   24078:	lslls	r0, r3, #2
   2407c:	mvnhi	r0, #0
   24080:	mov	r2, #0
   24084:	str	r3, [r8, #4]
   24088:	str	r2, [r8, #8]
   2408c:	bl	111e4 <_Znaj@plt>
   24090:	ldr	r3, [r8, #4]
   24094:	cmp	r3, #0
   24098:	movgt	r2, #0
   2409c:	addgt	r3, r0, r3, lsl #2
   240a0:	str	r0, [r8]
   240a4:	subgt	r3, r3, #4
   240a8:	subgt	r0, r0, #4
   240ac:	ble	240bc <_ZdlPv@@Base+0x1670>
   240b0:	str	r2, [r0, #4]!
   240b4:	cmp	r3, r0
   240b8:	bne	240b0 <_ZdlPv@@Base+0x1664>
   240bc:	adds	r6, r4, r6
   240c0:	bcs	240dc <_ZdlPv@@Base+0x1690>
   240c4:	ldr	r1, [r6], #-4
   240c8:	mov	r2, #1
   240cc:	add	r0, sp, #8
   240d0:	bl	23f20 <_ZdlPv@@Base+0x14d4>
   240d4:	cmp	r6, r4
   240d8:	bcs	240c4 <_ZdlPv@@Base+0x1678>
   240dc:	mov	r0, r4
   240e0:	bl	112a4 <_ZdaPv@plt>
   240e4:	ldr	r4, [r8, #4]
   240e8:	mov	r0, r7
   240ec:	mov	r1, r4
   240f0:	bl	11190 <__aeabi_uidivmod@plt>
   240f4:	ldr	r2, [r8]
   240f8:	sub	r0, r4, #-1073741823	; 0xc0000001
   240fc:	lsl	r0, r0, #2
   24100:	add	sl, r2, r1, lsl #2
   24104:	b	24114 <_ZdlPv@@Base+0x16c8>
   24108:	cmp	r2, sl
   2410c:	addeq	sl, r2, r0
   24110:	subne	sl, sl, #4
   24114:	ldr	r3, [sl]
   24118:	cmp	r3, #0
   2411c:	bne	24108 <_ZdlPv@@Base+0x16bc>
   24120:	ldr	r3, [r8, #8]
   24124:	ldr	r2, [sp, #4]
   24128:	add	r3, r3, #1
   2412c:	cmp	r2, #1
   24130:	str	r3, [r8, #8]
   24134:	beq	2424c <_ZdlPv@@Base+0x1800>
   24138:	mov	r0, r5
   2413c:	bl	11358 <strlen@plt>
   24140:	ldr	r3, [r8, #12]
   24144:	cmp	r3, #0
   24148:	add	r4, r0, #1
   2414c:	beq	2415c <_ZdlPv@@Base+0x1710>
   24150:	ldr	r2, [r8, #16]
   24154:	cmp	r4, r2
   24158:	ble	24180 <_ZdlPv@@Base+0x1734>
   2415c:	cmp	r4, #1024	; 0x400
   24160:	movls	r0, #1024	; 0x400
   24164:	movhi	r3, r4
   24168:	movls	r3, r0
   2416c:	movhi	r0, r4
   24170:	str	r3, [r8, #16]
   24174:	bl	111e4 <_Znaj@plt>
   24178:	mov	r3, r0
   2417c:	str	r0, [r8, #12]
   24180:	mov	r1, r5
   24184:	mov	r0, r3
   24188:	bl	1122c <strcpy@plt>
   2418c:	ldrd	r2, [r8, #12]
   24190:	ldr	r1, [sp]
   24194:	str	r2, [sl]
   24198:	str	r2, [r1]
   2419c:	ldr	r2, [r8, #12]
   241a0:	sub	r3, r3, r4
   241a4:	add	r4, r2, r4
   241a8:	str	r4, [r8, #12]
   241ac:	str	r3, [r8, #16]
   241b0:	b	241bc <_ZdlPv@@Base+0x1770>
   241b4:	ldr	r3, [sp]
   241b8:	str	fp, [r3]
   241bc:	ldr	r3, [pc, #192]	; 24284 <_ZdlPv@@Base+0x1838>
   241c0:	ldr	r2, [sp, #12]
   241c4:	ldr	r3, [r3]
   241c8:	cmp	r2, r3
   241cc:	bne	24270 <_ZdlPv@@Base+0x1824>
   241d0:	add	sp, sp, #20
   241d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   241d8:	ldrb	r3, [r5, #2]
   241dc:	add	r7, r2, r7, lsl #7
   241e0:	add	r2, r5, #2
   241e4:	cmp	r3, #0
   241e8:	beq	23fac <_ZdlPv@@Base+0x1560>
   241ec:	add	r7, r3, r7, lsl #4
   241f0:	ldrb	r3, [r2, #1]!
   241f4:	cmp	r3, #0
   241f8:	bne	241ec <_ZdlPv@@Base+0x17a0>
   241fc:	b	23fac <_ZdlPv@@Base+0x1560>
   24200:	mov	r3, #101	; 0x65
   24204:	mov	r0, #404	; 0x194
   24208:	str	r3, [r8, #4]
   2420c:	bl	111e4 <_Znaj@plt>
   24210:	ldr	r9, [r8, #4]
   24214:	cmp	r9, #0
   24218:	movgt	r1, #0
   2421c:	addgt	r2, r0, r9, lsl #2
   24220:	mov	r4, r0
   24224:	str	r0, [r8]
   24228:	subgt	r2, r2, #4
   2422c:	subgt	r3, r0, #4
   24230:	ble	24240 <_ZdlPv@@Base+0x17f4>
   24234:	str	r1, [r3, #4]!
   24238:	cmp	r2, r3
   2423c:	bne	24234 <_ZdlPv@@Base+0x17e8>
   24240:	mov	r3, #0
   24244:	str	r3, [r8, #8]
   24248:	b	23f90 <_ZdlPv@@Base+0x1544>
   2424c:	ldr	r3, [sp]
   24250:	str	r5, [sl]
   24254:	str	r5, [r3]
   24258:	b	241bc <_ZdlPv@@Base+0x1770>
   2425c:	ldr	r2, [pc, #56]	; 2429c <_ZdlPv@@Base+0x1850>
   24260:	mov	r3, #0
   24264:	ldr	r0, [pc, #52]	; 242a0 <_ZdlPv@@Base+0x1854>
   24268:	strd	r2, [r8, #4]
   2426c:	b	2408c <_ZdlPv@@Base+0x1640>
   24270:	bl	11250 <__stack_chk_fail@plt>
   24274:	nop			; (mov r0, r0)
   24278:	teqcc	r3, #-872415232	; 0xcc000000
   2427c:	svccc	0x00d33333
   24280:			; <UNDEFINED> instruction: 0x000409b4
   24284:	andeq	fp, r3, r0, ror #26
   24288:	strdeq	r0, [r0], -r6
   2428c:	ldrdeq	r9, [r2], -r8
   24290:	strdeq	r0, [r0], -r1
   24294:	andeq	pc, r3, r0, asr #25
   24298:	andeq	sl, r2, r0, lsl r0
   2429c:	strdeq	r0, [r0], -r7
   242a0:	ldrdeq	r0, [r0], -ip
   242a4:	push	{r4, r5, r6, r7, lr}
   242a8:	sub	sp, sp, #12
   242ac:	ldr	r5, [pc, #140]	; 24340 <_ZdlPv@@Base+0x18f4>
   242b0:	mov	r6, r1
   242b4:	mov	r7, r0
   242b8:	ldr	r3, [r5]
   242bc:	str	r3, [sp, #4]
   242c0:	bl	11358 <strlen@plt>
   242c4:	mov	r4, r0
   242c8:	mov	r0, r6
   242cc:	bl	11358 <strlen@plt>
   242d0:	add	r0, r4, r0
   242d4:	add	r0, r0, #1
   242d8:	bl	111e4 <_Znaj@plt>
   242dc:	mov	r1, r7
   242e0:	mov	r4, r0
   242e4:	bl	111c0 <stpcpy@plt>
   242e8:	mov	r1, r6
   242ec:	bl	1122c <strcpy@plt>
   242f0:	ldrb	r3, [r4]
   242f4:	cmp	r3, #0
   242f8:	beq	24330 <_ZdlPv@@Base+0x18e4>
   242fc:	mov	r2, #0
   24300:	mov	r1, r4
   24304:	mov	r0, sp
   24308:	bl	23f5c <_ZdlPv@@Base+0x1510>
   2430c:	mov	r0, r4
   24310:	bl	112a4 <_ZdaPv@plt>
   24314:	ldr	r2, [sp, #4]
   24318:	ldr	r3, [r5]
   2431c:	ldr	r0, [sp]
   24320:	cmp	r2, r3
   24324:	bne	2433c <_ZdlPv@@Base+0x18f0>
   24328:	add	sp, sp, #12
   2432c:	pop	{r4, r5, r6, r7, pc}
   24330:	ldr	r3, [pc, #12]	; 24344 <_ZdlPv@@Base+0x18f8>
   24334:	str	r3, [sp]
   24338:	b	2430c <_ZdlPv@@Base+0x18c0>
   2433c:	bl	11250 <__stack_chk_fail@plt>
   24340:	andeq	fp, r3, r0, ror #26
   24344:			; <UNDEFINED> instruction: 0x000277b8
   24348:	ldr	r3, [pc, #28]	; 2436c <_ZdlPv@@Base+0x1920>
   2434c:	push	{r4, lr}
   24350:	mov	r4, r0
   24354:	ldr	r0, [r3]
   24358:	cmp	r0, #0
   2435c:	beq	24364 <_ZdlPv@@Base+0x1918>
   24360:	bl	112a4 <_ZdaPv@plt>
   24364:	mov	r0, r4
   24368:	pop	{r4, pc}
   2436c:	ldrdeq	r0, [r4], -r4
   24370:	ldr	r3, [pc, #188]	; 24434 <_ZdlPv@@Base+0x19e8>
   24374:	push	{r4, r5, r6, r7, r8, r9, lr}
   24378:	sub	sp, sp, #44	; 0x2c
   2437c:	ldr	r6, [pc, #180]	; 24438 <_ZdlPv@@Base+0x19ec>
   24380:	ldr	r4, [r3, #4]
   24384:	mov	r9, r0
   24388:	ldr	r3, [r6]
   2438c:	cmp	r4, #0
   24390:	str	r3, [sp, #36]	; 0x24
   24394:	beq	24414 <_ZdlPv@@Base+0x19c8>
   24398:	ldr	r8, [pc, #156]	; 2443c <_ZdlPv@@Base+0x19f0>
   2439c:	ldr	r7, [pc, #156]	; 24440 <_ZdlPv@@Base+0x19f4>
   243a0:	b	243c8 <_ZdlPv@@Base+0x197c>
   243a4:	ldm	r4, {r0, r5}
   243a8:	cmp	r0, #0
   243ac:	beq	243b4 <_ZdlPv@@Base+0x1968>
   243b0:	bl	112a4 <_ZdaPv@plt>
   243b4:	mov	r0, r4
   243b8:	bl	22a4c <_ZdlPv@@Base>
   243bc:	cmp	r5, #0
   243c0:	beq	24414 <_ZdlPv@@Base+0x19c8>
   243c4:	mov	r4, r5
   243c8:	ldr	r0, [r4]
   243cc:	bl	11214 <unlink@plt>
   243d0:	cmp	r0, #0
   243d4:	bge	243a4 <_ZdlPv@@Base+0x1958>
   243d8:	ldr	r1, [r4]
   243dc:	mov	r0, sp
   243e0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   243e4:	bl	113b8 <__errno_location@plt>
   243e8:	ldr	r0, [r0]
   243ec:	bl	111b4 <strerror@plt>
   243f0:	mov	r1, r0
   243f4:	add	r0, sp, #16
   243f8:	bl	1cfdc <__printf_chk@plt+0xbb70>
   243fc:	mov	r3, r8
   24400:	add	r2, sp, #16
   24404:	mov	r1, sp
   24408:	mov	r0, r7
   2440c:	bl	1d3c8 <__printf_chk@plt+0xbf5c>
   24410:	b	243a4 <_ZdlPv@@Base+0x1958>
   24414:	ldr	r2, [sp, #36]	; 0x24
   24418:	ldr	r3, [r6]
   2441c:	mov	r0, r9
   24420:	cmp	r2, r3
   24424:	bne	24430 <_ZdlPv@@Base+0x19e4>
   24428:	add	sp, sp, #44	; 0x2c
   2442c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24430:	bl	11250 <__stack_chk_fail@plt>
   24434:	ldrdeq	r0, [r4], -r4
   24438:	andeq	fp, r3, r0, ror #26
   2443c:	andeq	pc, r3, r0, asr #25
   24440:	andeq	sl, r2, r4, lsr #32
   24444:	push	{r4, r5, r6, r7, r8, lr}
   24448:	mov	r7, r0
   2444c:	ldr	r0, [pc, #224]	; 24534 <_ZdlPv@@Base+0x1ae8>
   24450:	bl	11430 <getenv@plt>
   24454:	subs	r5, r0, #0
   24458:	beq	244f8 <_ZdlPv@@Base+0x1aac>
   2445c:	mov	r0, r5
   24460:	bl	11358 <strlen@plt>
   24464:	add	r3, r5, r0
   24468:	mov	r4, r0
   2446c:	ldrb	r1, [r3, #-1]
   24470:	ldr	r0, [pc, #192]	; 24538 <_ZdlPv@@Base+0x1aec>
   24474:	bl	11460 <strchr@plt>
   24478:	add	r3, r4, #1
   2447c:	cmp	r0, #0
   24480:	addeq	r0, r4, #2
   24484:	moveq	r4, r3
   24488:	beq	24514 <_ZdlPv@@Base+0x1ac8>
   2448c:	mov	r0, r3
   24490:	bl	111e4 <_Znaj@plt>
   24494:	mov	r1, r5
   24498:	mov	r6, r0
   2449c:	bl	1122c <strcpy@plt>
   244a0:	mov	r0, r6
   244a4:	bl	2485c <_ZdlPv@@Base+0x1e10>
   244a8:	cmp	r0, #14
   244ac:	addhi	r4, r4, #5
   244b0:	ldrls	r5, [pc, #132]	; 2453c <_ZdlPv@@Base+0x1af0>
   244b4:	ldrhi	r5, [pc, #128]	; 2453c <_ZdlPv@@Base+0x1af0>
   244b8:	movls	r3, #1
   244bc:	add	r0, r4, #1
   244c0:	ldrhi	r8, [pc, #120]	; 24540 <_ZdlPv@@Base+0x1af4>
   244c4:	ldrls	r8, [pc, #120]	; 24544 <_ZdlPv@@Base+0x1af8>
   244c8:	strls	r3, [r5, #8]
   244cc:	str	r4, [r5, #12]
   244d0:	bl	111e4 <_Znaj@plt>
   244d4:	mov	r1, r6
   244d8:	str	r0, [r5]
   244dc:	bl	111c0 <stpcpy@plt>
   244e0:	mov	r1, r8
   244e4:	bl	1122c <strcpy@plt>
   244e8:	mov	r0, r6
   244ec:	bl	112a4 <_ZdaPv@plt>
   244f0:	mov	r0, r7
   244f4:	pop	{r4, r5, r6, r7, r8, pc}
   244f8:	ldr	r0, [pc, #72]	; 24548 <_ZdlPv@@Base+0x1afc>
   244fc:	bl	11430 <getenv@plt>
   24500:	subs	r5, r0, #0
   24504:	bne	2445c <_ZdlPv@@Base+0x1a10>
   24508:	ldr	r5, [pc, #60]	; 2454c <_ZdlPv@@Base+0x1b00>
   2450c:	mov	r0, #6
   24510:	mov	r4, #5
   24514:	bl	111e4 <_Znaj@plt>
   24518:	mov	r1, r5
   2451c:	mov	r6, r0
   24520:	bl	111c0 <stpcpy@plt>
   24524:	ldr	r3, [pc, #12]	; 24538 <_ZdlPv@@Base+0x1aec>
   24528:	ldrh	r3, [r3]
   2452c:	strh	r3, [r0]
   24530:	b	244a0 <_ZdlPv@@Base+0x1a54>
   24534:	andeq	sl, r2, r4, asr #32
   24538:	andeq	r8, r2, r0, lsl #23
   2453c:	ldrdeq	r0, [r4], -r4
   24540:	andeq	r6, r2, r4, lsr sp
   24544:			; <UNDEFINED> instruction: 0x000277b8
   24548:	andeq	sl, r2, r4, asr r0
   2454c:	andeq	sl, r2, ip, lsr r0
   24550:	push	{r4, r5, r6, r7, r8, lr}
   24554:	ldr	r6, [pc, #148]	; 245f0 <_ZdlPv@@Base+0x1ba4>
   24558:	ldrd	r4, [r6, #8]
   2455c:	cmp	r4, #0
   24560:	moveq	r4, r0
   24564:	movne	r4, r1
   24568:	cmp	r4, #0
   2456c:	add	r5, r5, #7
   24570:	beq	245d8 <_ZdlPv@@Base+0x1b8c>
   24574:	mov	r0, r4
   24578:	bl	11358 <strlen@plt>
   2457c:	mov	r7, r0
   24580:	add	r0, r0, r5
   24584:	bl	111e4 <_Znaj@plt>
   24588:	ldr	r1, [r6]
   2458c:	mov	r5, r0
   24590:	bl	111c0 <stpcpy@plt>
   24594:	cmp	r7, #0
   24598:	beq	245a4 <_ZdlPv@@Base+0x1b58>
   2459c:	mov	r1, r4
   245a0:	bl	1122c <strcpy@plt>
   245a4:	mov	r0, r5
   245a8:	bl	11358 <strlen@plt>
   245ac:	ldr	r3, [pc, #64]	; 245f4 <_ZdlPv@@Base+0x1ba8>
   245b0:	ldrh	ip, [r3, #4]
   245b4:	add	r2, r5, r0
   245b8:	mov	r1, r0
   245bc:	ldr	r0, [r3]
   245c0:	ldrb	r3, [r3, #6]
   245c4:	str	r0, [r5, r1]
   245c8:	strh	ip, [r2, #4]
   245cc:	strb	r3, [r2, #6]
   245d0:	mov	r0, r5
   245d4:	pop	{r4, r5, r6, r7, r8, pc}
   245d8:	mov	r0, r5
   245dc:	bl	111e4 <_Znaj@plt>
   245e0:	ldr	r1, [r6]
   245e4:	mov	r5, r0
   245e8:	bl	1122c <strcpy@plt>
   245ec:	b	245a4 <_ZdlPv@@Base+0x1b58>
   245f0:	ldrdeq	r0, [r4], -r4
   245f4:	andeq	sl, r2, ip, asr r0
   245f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   245fc:	sub	sp, sp, #28
   24600:	ldr	r6, [pc, #308]	; 2473c <_ZdlPv@@Base+0x1cf0>
   24604:	mov	r7, r0
   24608:	mov	r0, r1
   2460c:	ldr	ip, [r6]
   24610:	mov	r1, r2
   24614:	mov	r9, r3
   24618:	str	ip, [sp, #20]
   2461c:	bl	24550 <_ZdlPv@@Base+0x1b04>
   24620:	mov	r4, r0
   24624:	bl	113b8 <__errno_location@plt>
   24628:	mov	r3, #0
   2462c:	str	r3, [r0]
   24630:	mov	r5, r0
   24634:	mov	r0, r4
   24638:	bl	11310 <mkstemp64@plt>
   2463c:	subs	r8, r0, #0
   24640:	blt	246e0 <_ZdlPv@@Base+0x1c94>
   24644:	mov	r3, #0
   24648:	mov	r0, r8
   2464c:	str	r3, [r5]
   24650:	ldr	r1, [pc, #232]	; 24740 <_ZdlPv@@Base+0x1cf4>
   24654:	bl	11154 <fdopen@plt>
   24658:	subs	r8, r0, #0
   2465c:	beq	2470c <_ZdlPv@@Base+0x1cc0>
   24660:	cmp	r9, #0
   24664:	bne	24690 <_ZdlPv@@Base+0x1c44>
   24668:	cmp	r7, #0
   2466c:	strne	r4, [r7]
   24670:	beq	246d4 <_ZdlPv@@Base+0x1c88>
   24674:	ldr	r2, [sp, #20]
   24678:	ldr	r3, [r6]
   2467c:	mov	r0, r8
   24680:	cmp	r2, r3
   24684:	bne	24738 <_ZdlPv@@Base+0x1cec>
   24688:	add	sp, sp, #28
   2468c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24690:	mov	r0, r4
   24694:	bl	11358 <strlen@plt>
   24698:	add	r0, r0, #1
   2469c:	bl	111e4 <_Znaj@plt>
   246a0:	mov	r1, r4
   246a4:	mov	r5, r0
   246a8:	bl	1122c <strcpy@plt>
   246ac:	mov	r0, #8
   246b0:	bl	229fc <_Znwj@@Base>
   246b4:	ldr	r3, [pc, #136]	; 24744 <_ZdlPv@@Base+0x1cf8>
   246b8:	cmp	r7, #0
   246bc:	ldr	r2, [r3, #4]
   246c0:	str	r5, [r0]
   246c4:	str	r0, [r3, #4]
   246c8:	str	r2, [r0, #4]
   246cc:	strne	r4, [r7]
   246d0:	bne	24674 <_ZdlPv@@Base+0x1c28>
   246d4:	mov	r0, r4
   246d8:	bl	112a4 <_ZdaPv@plt>
   246dc:	b	24674 <_ZdlPv@@Base+0x1c28>
   246e0:	ldr	r0, [r5]
   246e4:	bl	111b4 <strerror@plt>
   246e8:	mov	r1, r0
   246ec:	mov	r0, sp
   246f0:	bl	1cfdc <__printf_chk@plt+0xbb70>
   246f4:	ldr	r3, [pc, #76]	; 24748 <_ZdlPv@@Base+0x1cfc>
   246f8:	mov	r1, sp
   246fc:	mov	r2, r3
   24700:	ldr	r0, [pc, #68]	; 2474c <_ZdlPv@@Base+0x1d00>
   24704:	bl	1d450 <__printf_chk@plt+0xbfe4>
   24708:	b	24644 <_ZdlPv@@Base+0x1bf8>
   2470c:	ldr	r0, [r5]
   24710:	bl	111b4 <strerror@plt>
   24714:	mov	r1, r0
   24718:	mov	r0, sp
   2471c:	bl	1cfdc <__printf_chk@plt+0xbb70>
   24720:	ldr	r3, [pc, #32]	; 24748 <_ZdlPv@@Base+0x1cfc>
   24724:	mov	r1, sp
   24728:	mov	r2, r3
   2472c:	ldr	r0, [pc, #28]	; 24750 <_ZdlPv@@Base+0x1d04>
   24730:	bl	1d450 <__printf_chk@plt+0xbfe4>
   24734:	b	24660 <_ZdlPv@@Base+0x1c14>
   24738:	bl	11250 <__stack_chk_fail@plt>
   2473c:	andeq	fp, r3, r0, ror #26
   24740:	andeq	sl, r2, r8, lsl #1
   24744:	ldrdeq	r0, [r4], -r4
   24748:	andeq	pc, r3, r0, asr #25
   2474c:	andeq	sl, r2, r4, rrx
   24750:	andeq	sl, r2, ip, lsl #1
   24754:	ldrb	r3, [r0]
   24758:	cmp	r3, #117	; 0x75
   2475c:	bne	2483c <_ZdlPv@@Base+0x1df0>
   24760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24764:	add	r0, r0, #1
   24768:	ldr	r6, [pc, #212]	; 24844 <_ZdlPv@@Base+0x1df8>
   2476c:	ldr	r7, [pc, #212]	; 24848 <_ZdlPv@@Base+0x1dfc>
   24770:	ldr	r9, [pc, #212]	; 2484c <_ZdlPv@@Base+0x1e00>
   24774:	ldr	r8, [pc, #212]	; 24850 <_ZdlPv@@Base+0x1e04>
   24778:	ldr	fp, [pc, #212]	; 24854 <_ZdlPv@@Base+0x1e08>
   2477c:	mov	ip, r0
   24780:	ldrb	sl, [ip]
   24784:	mov	r1, ip
   24788:	mov	r2, #0
   2478c:	mov	r3, sl
   24790:	b	247d8 <_ZdlPv@@Base+0x1d8c>
   24794:	ldrb	lr, [r7, r3]
   24798:	cmp	lr, #0
   2479c:	addne	r2, r5, r2, lsl #4
   247a0:	bne	247b4 <_ZdlPv@@Base+0x1d68>
   247a4:	ldrb	r3, [r9, r3]
   247a8:	add	r2, r4, r2, lsl #4
   247ac:	cmp	r3, #0
   247b0:	beq	247ec <_ZdlPv@@Base+0x1da0>
   247b4:	cmp	r2, r8
   247b8:	bgt	247ec <_ZdlPv@@Base+0x1da0>
   247bc:	ldrb	r3, [r1, #1]
   247c0:	add	lr, r1, #1
   247c4:	cmp	r3, #0
   247c8:	beq	247f4 <_ZdlPv@@Base+0x1da8>
   247cc:	cmp	r3, #95	; 0x5f
   247d0:	beq	247f4 <_ZdlPv@@Base+0x1da8>
   247d4:	mov	r1, lr
   247d8:	ldrb	lr, [r6, r3]
   247dc:	sub	r4, r3, #55	; 0x37
   247e0:	sub	r5, r3, #48	; 0x30
   247e4:	cmp	lr, #0
   247e8:	bne	24794 <_ZdlPv@@Base+0x1d48>
   247ec:	mov	r0, #0
   247f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   247f4:	sub	r4, r2, #55296	; 0xd800
   247f8:	cmp	r4, fp
   247fc:	bls	247ec <_ZdlPv@@Base+0x1da0>
   24800:	ldr	r4, [pc, #80]	; 24858 <_ZdlPv@@Base+0x1e0c>
   24804:	cmp	r2, r4
   24808:	bgt	24828 <_ZdlPv@@Base+0x1ddc>
   2480c:	sub	ip, lr, ip
   24810:	cmp	ip, #4
   24814:	bne	247ec <_ZdlPv@@Base+0x1da0>
   24818:	cmp	r3, #0
   2481c:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24820:	add	ip, r1, #2
   24824:	b	24780 <_ZdlPv@@Base+0x1d34>
   24828:	cmp	sl, #48	; 0x30
   2482c:	beq	247ec <_ZdlPv@@Base+0x1da0>
   24830:	cmp	r3, #0
   24834:	bne	24820 <_ZdlPv@@Base+0x1dd4>
   24838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2483c:	mov	r0, #0
   24840:	bx	lr
   24844:	andeq	pc, r3, r0, asr #17
   24848:	andeq	pc, r3, r0, asr #11
   2484c:	andeq	pc, r3, r0, asr #7
   24850:			; <UNDEFINED> instruction: 0x0010ffff
   24854:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   24858:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2485c:	mov	r1, #3
   24860:	b	11328 <pathconf@plt>
   24864:	push	{r1, r2, r3}
   24868:	push	{r4, r5, r6, r7, r8, lr}
   2486c:	sub	sp, sp, #2016	; 0x7e0
   24870:	ldr	r5, [pc, #228]	; 2495c <_ZdlPv@@Base+0x1f10>
   24874:	sub	sp, sp, #4
   24878:	add	r2, sp, #2048	; 0x800
   2487c:	ldr	ip, [r5]
   24880:	add	r3, sp, #16
   24884:	add	r6, sp, #12
   24888:	sub	r1, r3, #12
   2488c:	str	ip, [sp, #2012]	; 0x7dc
   24890:	mov	r3, r2
   24894:	mov	ip, #2000	; 0x7d0
   24898:	str	r2, [sp, #8]
   2489c:	mov	r8, r0
   248a0:	ldr	r2, [sp, #2044]	; 0x7fc
   248a4:	mov	r0, r6
   248a8:	str	ip, [sp, #4]
   248ac:	bl	24970 <_ZdlPv@@Base+0x1f24>
   248b0:	ldr	r4, [sp, #4]
   248b4:	subs	r7, r0, #0
   248b8:	beq	24948 <_ZdlPv@@Base+0x1efc>
   248bc:	mov	r3, r8
   248c0:	mov	r2, r4
   248c4:	mov	r1, #1
   248c8:	bl	1131c <fwrite@plt>
   248cc:	cmp	r0, r4
   248d0:	bcc	24910 <_ZdlPv@@Base+0x1ec4>
   248d4:	cmp	r7, r6
   248d8:	beq	248e4 <_ZdlPv@@Base+0x1e98>
   248dc:	mov	r0, r7
   248e0:	bl	1116c <free@plt>
   248e4:	subs	r0, r4, #0
   248e8:	blt	2493c <_ZdlPv@@Base+0x1ef0>
   248ec:	ldr	r2, [sp, #2012]	; 0x7dc
   248f0:	ldr	r3, [r5]
   248f4:	cmp	r2, r3
   248f8:	bne	24958 <_ZdlPv@@Base+0x1f0c>
   248fc:	add	sp, sp, #2016	; 0x7e0
   24900:	add	sp, sp, #4
   24904:	pop	{r4, r5, r6, r7, r8, lr}
   24908:	add	sp, sp, #12
   2490c:	bx	lr
   24910:	cmp	r7, r6
   24914:	mvneq	r0, #0
   24918:	beq	248ec <_ZdlPv@@Base+0x1ea0>
   2491c:	bl	113b8 <__errno_location@plt>
   24920:	mov	r4, r0
   24924:	mov	r0, r7
   24928:	ldr	r6, [r4]
   2492c:	bl	1116c <free@plt>
   24930:	str	r6, [r4]
   24934:	mvn	r0, #0
   24938:	b	248ec <_ZdlPv@@Base+0x1ea0>
   2493c:	bl	113b8 <__errno_location@plt>
   24940:	mov	r3, #75	; 0x4b
   24944:	str	r3, [r0]
   24948:	mov	r0, r8
   2494c:	bl	24960 <_ZdlPv@@Base+0x1f14>
   24950:	mvn	r0, #0
   24954:	b	248ec <_ZdlPv@@Base+0x1ea0>
   24958:	bl	11250 <__stack_chk_fail@plt>
   2495c:	andeq	fp, r3, r0, ror #26
   24960:	ldr	r3, [r0]
   24964:	orr	r3, r3, #32
   24968:	str	r3, [r0]
   2496c:	bx	lr
   24970:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24974:	mov	r9, r2
   24978:	ldr	r2, [pc, #3592]	; 25788 <_ZdlPv@@Base+0x2d3c>
   2497c:	add	fp, sp, #32
   24980:	sub	sp, sp, #540	; 0x21c
   24984:	ldr	ip, [r2]
   24988:	str	r0, [fp, #-504]	; 0xfffffe08
   2498c:	str	r1, [fp, #-532]	; 0xfffffdec
   24990:	mov	r0, r9
   24994:	sub	r2, fp, #484	; 0x1e4
   24998:	sub	r1, fp, #364	; 0x16c
   2499c:	mov	r4, r3
   249a0:	str	ip, [fp, #-40]	; 0xffffffd8
   249a4:	bl	258c0 <_ZdlPv@@Base+0x2e74>
   249a8:	cmp	r0, #0
   249ac:	blt	24f84 <_ZdlPv@@Base+0x2538>
   249b0:	sub	r1, fp, #484	; 0x1e4
   249b4:	mov	r0, r4
   249b8:	bl	2578c <_ZdlPv@@Base+0x2d40>
   249bc:	cmp	r0, #0
   249c0:	blt	25540 <_ZdlPv@@Base+0x2af4>
   249c4:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   249c8:	ldr	r3, [fp, #-352]	; 0xfffffea0
   249cc:	adds	r2, r2, #7
   249d0:	mvncs	r2, #0
   249d4:	adds	r3, r3, r2
   249d8:	bcs	24f78 <_ZdlPv@@Base+0x252c>
   249dc:	mov	r0, #6
   249e0:	adds	r0, r3, r0
   249e4:	bcs	24f78 <_ZdlPv@@Base+0x252c>
   249e8:	cmp	r0, #4000	; 0xfa0
   249ec:	bcc	24c1c <_ZdlPv@@Base+0x21d0>
   249f0:	cmn	r0, #1
   249f4:	beq	24f78 <_ZdlPv@@Base+0x252c>
   249f8:	bl	1134c <malloc@plt>
   249fc:	subs	r3, r0, #0
   24a00:	str	r3, [fp, #-516]	; 0xfffffdfc
   24a04:	beq	24f78 <_ZdlPv@@Base+0x252c>
   24a08:	str	r3, [fp, #-536]	; 0xfffffde8
   24a0c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   24a10:	ldr	sl, [fp, #-360]	; 0xfffffe98
   24a14:	cmp	r3, #0
   24a18:	ldr	r5, [fp, #-504]	; 0xfffffe08
   24a1c:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   24a20:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   24a24:	mov	r4, #0
   24a28:	ldrne	r6, [r3]
   24a2c:	mov	r3, r5
   24a30:	ldr	r5, [sl]
   24a34:	str	r4, [fp, #-528]	; 0xfffffdf0
   24a38:	cmp	r5, r9
   24a3c:	beq	24e94 <_ZdlPv@@Base+0x2448>
   24a40:	sub	r5, r5, r9
   24a44:	adds	r2, r4, r5
   24a48:	mov	r7, r2
   24a4c:	bcs	24e9c <_ZdlPv@@Base+0x2450>
   24a50:	cmp	r6, r2
   24a54:	bcs	24ac8 <_ZdlPv@@Base+0x207c>
   24a58:	cmp	r6, #0
   24a5c:	bne	24f8c <_ZdlPv@@Base+0x2540>
   24a60:	cmp	r2, #12
   24a64:	movls	r6, #12
   24a68:	bhi	24f9c <_ZdlPv@@Base+0x2550>
   24a6c:	ldr	r2, [fp, #-504]	; 0xfffffe08
   24a70:	cmp	r3, r2
   24a74:	cmpne	r3, #0
   24a78:	sub	r8, r3, r2
   24a7c:	clz	r8, r8
   24a80:	lsr	r8, r8, #5
   24a84:	bne	24f30 <_ZdlPv@@Base+0x24e4>
   24a88:	mov	r0, r6
   24a8c:	str	r3, [fp, #-508]	; 0xfffffe04
   24a90:	bl	1134c <malloc@plt>
   24a94:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24a98:	subs	ip, r0, #0
   24a9c:	beq	25354 <_ZdlPv@@Base+0x2908>
   24aa0:	cmp	r4, #0
   24aa4:	moveq	r8, #0
   24aa8:	cmp	r8, #0
   24aac:	moveq	r3, ip
   24ab0:	beq	24ac8 <_ZdlPv@@Base+0x207c>
   24ab4:	mov	r1, r3
   24ab8:	mov	r2, r4
   24abc:	str	ip, [fp, #-508]	; 0xfffffe04
   24ac0:	bl	11334 <memcpy@plt>
   24ac4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24ac8:	add	r0, r3, r4
   24acc:	mov	r2, r5
   24ad0:	mov	r1, r9
   24ad4:	str	r3, [fp, #-508]	; 0xfffffe04
   24ad8:	bl	11334 <memcpy@plt>
   24adc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24ae0:	ldr	r2, [fp, #-364]	; 0xfffffe94
   24ae4:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   24ae8:	cmp	r2, r1
   24aec:	beq	25628 <_ZdlPv@@Base+0x2bdc>
   24af0:	ldrb	r1, [sl, #36]	; 0x24
   24af4:	ldr	r2, [sl, #40]	; 0x28
   24af8:	cmp	r1, #37	; 0x25
   24afc:	beq	24ddc <_ZdlPv@@Base+0x2390>
   24b00:	cmn	r2, #1
   24b04:	beq	25784 <_ZdlPv@@Base+0x2d38>
   24b08:	ldr	r9, [fp, #-480]	; 0xfffffe20
   24b0c:	cmp	r1, #110	; 0x6e
   24b10:	add	r1, r9, r2, lsl #4
   24b14:	ldr	r5, [r9, r2, lsl #4]
   24b18:	beq	24f54 <_ZdlPv@@Base+0x2508>
   24b1c:	ldr	r2, [sl, #8]
   24b20:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   24b24:	tst	r2, #1
   24b28:	mov	r1, #37	; 0x25
   24b2c:	strb	r1, [r0]
   24b30:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   24b34:	movne	r1, #39	; 0x27
   24b38:	addne	r4, r0, #2
   24b3c:	strbne	r1, [r0, #1]
   24b40:	addeq	r4, r0, #1
   24b44:	tst	r2, #2
   24b48:	movne	r1, #45	; 0x2d
   24b4c:	strbne	r1, [r4], #1
   24b50:	tst	r2, #4
   24b54:	movne	r1, #43	; 0x2b
   24b58:	strbne	r1, [r4], #1
   24b5c:	tst	r2, #8
   24b60:	movne	r1, #32
   24b64:	strbne	r1, [r4], #1
   24b68:	tst	r2, #16
   24b6c:	movne	r1, #35	; 0x23
   24b70:	strbne	r1, [r4], #1
   24b74:	tst	r2, #64	; 0x40
   24b78:	movne	r1, #73	; 0x49
   24b7c:	strbne	r1, [r4], #1
   24b80:	tst	r2, #32
   24b84:	movne	r2, #48	; 0x30
   24b88:	strbne	r2, [r4], #1
   24b8c:	ldr	r1, [sl, #12]
   24b90:	ldr	r8, [sl, #16]
   24b94:	cmp	r1, r8
   24b98:	beq	24bb8 <_ZdlPv@@Base+0x216c>
   24b9c:	sub	r8, r8, r1
   24ba0:	mov	r0, r4
   24ba4:	mov	r2, r8
   24ba8:	str	r3, [fp, #-508]	; 0xfffffe04
   24bac:	bl	11334 <memcpy@plt>
   24bb0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24bb4:	add	r4, r4, r8
   24bb8:	ldr	r1, [sl, #24]
   24bbc:	ldr	r8, [sl, #28]
   24bc0:	cmp	r1, r8
   24bc4:	beq	24be4 <_ZdlPv@@Base+0x2198>
   24bc8:	sub	r8, r8, r1
   24bcc:	mov	r0, r4
   24bd0:	mov	r2, r8
   24bd4:	str	r3, [fp, #-508]	; 0xfffffe04
   24bd8:	bl	11334 <memcpy@plt>
   24bdc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24be0:	add	r4, r4, r8
   24be4:	sub	r2, r5, #7
   24be8:	cmp	r2, #9
   24bec:	ldrls	pc, [pc, r2, lsl #2]
   24bf0:	b	24c4c <_ZdlPv@@Base+0x2200>
   24bf4:	andeq	r4, r2, r4, asr #24
   24bf8:	andeq	r4, r2, r4, asr #24
   24bfc:	andeq	r4, r2, ip, lsr ip
   24c00:	andeq	r4, r2, ip, lsr ip
   24c04:	andeq	r4, r2, ip, asr #24
   24c08:	andeq	r4, r2, ip, lsr #31
   24c0c:	andeq	r4, r2, ip, asr #24
   24c10:	andeq	r4, r2, r4, asr #24
   24c14:	andeq	r4, r2, ip, asr #24
   24c18:	andeq	r4, r2, r4, asr #24
   24c1c:	add	r3, r3, #13
   24c20:	bic	r3, r3, #7
   24c24:	sub	sp, sp, r3
   24c28:	add	r3, sp, #32
   24c2c:	str	r3, [fp, #-516]	; 0xfffffdfc
   24c30:	mov	r3, #0
   24c34:	str	r3, [fp, #-536]	; 0xfffffde8
   24c38:	b	24a0c <_ZdlPv@@Base+0x1fc0>
   24c3c:	mov	r2, #108	; 0x6c
   24c40:	strb	r2, [r4], #1
   24c44:	mov	r2, #108	; 0x6c
   24c48:	strb	r2, [r4], #1
   24c4c:	ldrb	r2, [sl, #36]	; 0x24
   24c50:	mov	r1, #0
   24c54:	strb	r1, [r4, #1]
   24c58:	strb	r2, [r4]
   24c5c:	ldr	r2, [sl, #20]
   24c60:	cmn	r2, #1
   24c64:	beq	25404 <_ZdlPv@@Base+0x29b8>
   24c68:	ldr	r1, [r9, r2, lsl #4]
   24c6c:	add	r2, r9, r2, lsl #4
   24c70:	cmp	r1, #5
   24c74:	bne	25784 <_ZdlPv@@Base+0x2d38>
   24c78:	ldr	r2, [r2, #8]
   24c7c:	mov	r8, #1
   24c80:	str	r2, [fp, #-492]	; 0xfffffe14
   24c84:	ldr	r2, [sl, #32]
   24c88:	cmn	r2, #1
   24c8c:	beq	24cb4 <_ZdlPv@@Base+0x2268>
   24c90:	ldr	r1, [r9, r2, lsl #4]
   24c94:	add	r9, r9, r2, lsl #4
   24c98:	cmp	r1, #5
   24c9c:	bne	25784 <_ZdlPv@@Base+0x2d38>
   24ca0:	sub	r2, fp, #36	; 0x24
   24ca4:	add	r2, r2, r8, lsl #2
   24ca8:	ldr	r1, [r9, #8]
   24cac:	add	r8, r8, #1
   24cb0:	str	r1, [r2, #-456]	; 0xfffffe38
   24cb4:	mov	r2, #2
   24cb8:	adds	r2, r7, r2
   24cbc:	str	r2, [fp, #-524]	; 0xfffffdf4
   24cc0:	bcs	2543c <_ZdlPv@@Base+0x29f0>
   24cc4:	cmp	r6, r2
   24cc8:	bcs	25444 <_ZdlPv@@Base+0x29f8>
   24ccc:	cmp	r6, #0
   24cd0:	bne	25300 <_ZdlPv@@Base+0x28b4>
   24cd4:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   24cd8:	cmp	r2, #12
   24cdc:	movls	r6, #12
   24ce0:	bhi	25314 <_ZdlPv@@Base+0x28c8>
   24ce4:	ldr	r1, [fp, #-504]	; 0xfffffe08
   24ce8:	sub	r2, r3, r1
   24cec:	cmp	r3, r1
   24cf0:	cmpne	r3, #0
   24cf4:	clz	r2, r2
   24cf8:	lsr	r2, r2, #5
   24cfc:	str	r2, [fp, #-508]	; 0xfffffe04
   24d00:	bne	2540c <_ZdlPv@@Base+0x29c0>
   24d04:	mov	r0, r6
   24d08:	str	r3, [fp, #-512]	; 0xfffffe00
   24d0c:	bl	1134c <malloc@plt>
   24d10:	ldr	r3, [fp, #-512]	; 0xfffffe00
   24d14:	ldr	r2, [fp, #-508]	; 0xfffffe04
   24d18:	subs	r9, r0, #0
   24d1c:	beq	25354 <_ZdlPv@@Base+0x2908>
   24d20:	cmp	r7, #0
   24d24:	moveq	r2, #0
   24d28:	cmp	r2, #0
   24d2c:	beq	24d3c <_ZdlPv@@Base+0x22f0>
   24d30:	mov	r1, r3
   24d34:	mov	r2, r7
   24d38:	bl	11334 <memcpy@plt>
   24d3c:	mov	r3, #0
   24d40:	strb	r3, [r9, r7]
   24d44:	bl	113b8 <__errno_location@plt>
   24d48:	sub	r3, r5, #1
   24d4c:	str	r3, [fp, #-520]	; 0xfffffdf8
   24d50:	ldr	r3, [r0]
   24d54:	str	r0, [fp, #-508]	; 0xfffffe04
   24d58:	str	r3, [fp, #-540]	; 0xfffffde4
   24d5c:	sub	r3, r6, r7
   24d60:	str	r3, [fp, #-512]	; 0xfffffe00
   24d64:	ldr	r3, [fp, #-512]	; 0xfffffe00
   24d68:	mvn	r2, #0
   24d6c:	cmp	r3, #0
   24d70:	str	r2, [fp, #-496]	; 0xfffffe10
   24d74:	ldr	r2, [fp, #-508]	; 0xfffffe04
   24d78:	movge	r5, r3
   24d7c:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   24d80:	mov	r1, #0
   24d84:	str	r1, [r2]
   24d88:	mvnlt	r5, #-2147483648	; 0x80000000
   24d8c:	cmp	r3, #16
   24d90:	ldrls	pc, [pc, r3, lsl #2]
   24d94:	b	25784 <_ZdlPv@@Base+0x2d38>
   24d98:	andeq	r5, r2, r0, ror #5
   24d9c:	andeq	r5, r2, r0, asr #5
   24da0:	andeq	r5, r2, r4, ror #4
   24da4:	andeq	r5, r2, r8, lsl r2
   24da8:			; <UNDEFINED> instruction: 0x00024fb8
   24dac:			; <UNDEFINED> instruction: 0x00024fb8
   24db0:			; <UNDEFINED> instruction: 0x00024fb8
   24db4:			; <UNDEFINED> instruction: 0x00024fb8
   24db8:	ldrdeq	r5, [r2], -ip
   24dbc:	ldrdeq	r5, [r2], -ip
   24dc0:	andeq	r5, r2, ip, asr #3
   24dc4:	andeq	r5, r2, ip, asr #3
   24dc8:			; <UNDEFINED> instruction: 0x00024fb8
   24dcc:			; <UNDEFINED> instruction: 0x00024fb8
   24dd0:			; <UNDEFINED> instruction: 0x00024fb8
   24dd4:			; <UNDEFINED> instruction: 0x00024fb8
   24dd8:			; <UNDEFINED> instruction: 0x00024fb8
   24ddc:	cmn	r2, #1
   24de0:	bne	25784 <_ZdlPv@@Base+0x2d38>
   24de4:	mov	r2, #1
   24de8:	adds	r2, r7, r2
   24dec:	mov	r4, r2
   24df0:	bcs	2542c <_ZdlPv@@Base+0x29e0>
   24df4:	cmp	r6, r2
   24df8:	bcs	24e6c <_ZdlPv@@Base+0x2420>
   24dfc:	cmp	r6, #0
   24e00:	bne	25350 <_ZdlPv@@Base+0x2904>
   24e04:	cmp	r2, #12
   24e08:	movls	r6, #12
   24e0c:	bhi	25588 <_ZdlPv@@Base+0x2b3c>
   24e10:	ldr	r2, [fp, #-504]	; 0xfffffe08
   24e14:	cmp	r3, r2
   24e18:	cmpne	r3, #0
   24e1c:	sub	r5, r3, r2
   24e20:	clz	r5, r5
   24e24:	lsr	r5, r5, #5
   24e28:	bne	2551c <_ZdlPv@@Base+0x2ad0>
   24e2c:	mov	r0, r6
   24e30:	str	r3, [fp, #-508]	; 0xfffffe04
   24e34:	bl	1134c <malloc@plt>
   24e38:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24e3c:	subs	ip, r0, #0
   24e40:	beq	25354 <_ZdlPv@@Base+0x2908>
   24e44:	cmp	r7, #0
   24e48:	moveq	r5, #0
   24e4c:	cmp	r5, #0
   24e50:	moveq	r3, ip
   24e54:	beq	24e6c <_ZdlPv@@Base+0x2420>
   24e58:	mov	r1, r3
   24e5c:	mov	r2, r7
   24e60:	str	ip, [fp, #-508]	; 0xfffffe04
   24e64:	bl	11334 <memcpy@plt>
   24e68:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24e6c:	mov	r2, #37	; 0x25
   24e70:	strb	r2, [r3, r7]
   24e74:	ldr	r9, [sl, #4]
   24e78:	add	sl, sl, #44	; 0x2c
   24e7c:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   24e80:	ldr	r5, [sl]
   24e84:	add	r2, r2, #1
   24e88:	cmp	r5, r9
   24e8c:	str	r2, [fp, #-528]	; 0xfffffdf0
   24e90:	bne	24a40 <_ZdlPv@@Base+0x1ff4>
   24e94:	mov	r7, r4
   24e98:	b	24ae0 <_ZdlPv@@Base+0x2094>
   24e9c:	cmn	r6, #1
   24ea0:	beq	25514 <_ZdlPv@@Base+0x2ac8>
   24ea4:	mov	r5, r3
   24ea8:	bl	113b8 <__errno_location@plt>
   24eac:	mov	r9, r5
   24eb0:	str	r0, [fp, #-508]	; 0xfffffe04
   24eb4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   24eb8:	cmp	r9, r3
   24ebc:	cmpne	r9, #0
   24ec0:	bne	25370 <_ZdlPv@@Base+0x2924>
   24ec4:	ldr	r3, [fp, #-536]	; 0xfffffde8
   24ec8:	cmp	r3, #0
   24ecc:	beq	24ed8 <_ZdlPv@@Base+0x248c>
   24ed0:	mov	r0, r3
   24ed4:	bl	1116c <free@plt>
   24ed8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   24edc:	sub	r3, fp, #348	; 0x15c
   24ee0:	cmp	r0, r3
   24ee4:	beq	24eec <_ZdlPv@@Base+0x24a0>
   24ee8:	bl	1116c <free@plt>
   24eec:	ldr	r0, [fp, #-480]	; 0xfffffe20
   24ef0:	sub	r3, fp, #476	; 0x1dc
   24ef4:	cmp	r0, r3
   24ef8:	beq	24f00 <_ZdlPv@@Base+0x24b4>
   24efc:	bl	1116c <free@plt>
   24f00:	ldr	r2, [fp, #-508]	; 0xfffffe04
   24f04:	mov	r5, #0
   24f08:	mov	r3, #12
   24f0c:	str	r3, [r2]
   24f10:	ldr	r3, [pc, #2160]	; 25788 <_ZdlPv@@Base+0x2d3c>
   24f14:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24f18:	mov	r0, r5
   24f1c:	ldr	r3, [r3]
   24f20:	cmp	r2, r3
   24f24:	bne	25774 <_ZdlPv@@Base+0x2d28>
   24f28:	sub	sp, fp, #32
   24f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f30:	mov	r0, r3
   24f34:	mov	r1, r6
   24f38:	str	r3, [fp, #-508]	; 0xfffffe04
   24f3c:	bl	11220 <realloc@plt>
   24f40:	ldr	r3, [fp, #-508]	; 0xfffffe04
   24f44:	cmp	r0, #0
   24f48:	beq	2570c <_ZdlPv@@Base+0x2cc0>
   24f4c:	mov	r3, r0
   24f50:	b	24ac8 <_ZdlPv@@Base+0x207c>
   24f54:	sub	r5, r5, #18
   24f58:	cmp	r5, #4
   24f5c:	ldrls	pc, [pc, r5, lsl #2]
   24f60:	b	25784 <_ZdlPv@@Base+0x2d38>
   24f64:	andeq	r5, r2, r4, lsr #7
   24f68:	muleq	r2, r4, r3
   24f6c:	andeq	r5, r2, r0, asr #6
   24f70:	andeq	r5, r2, r0, asr #6
   24f74:	andeq	r5, r2, ip, ror r3
   24f78:	bl	113b8 <__errno_location@plt>
   24f7c:	str	r0, [fp, #-508]	; 0xfffffe04
   24f80:	b	24ed8 <_ZdlPv@@Base+0x248c>
   24f84:	mov	r5, #0
   24f88:	b	24f10 <_ZdlPv@@Base+0x24c4>
   24f8c:	blt	25354 <_ZdlPv@@Base+0x2908>
   24f90:	lsl	r6, r6, #1
   24f94:	cmp	r6, r2
   24f98:	bcs	24a6c <_ZdlPv@@Base+0x2020>
   24f9c:	cmn	r2, #1
   24fa0:	beq	24ea4 <_ZdlPv@@Base+0x2458>
   24fa4:	mov	r6, r2
   24fa8:	b	24a6c <_ZdlPv@@Base+0x2020>
   24fac:	mov	r2, #76	; 0x4c
   24fb0:	strb	r2, [r4], #1
   24fb4:	b	24c4c <_ZdlPv@@Base+0x2200>
   24fb8:	ldr	r2, [sl, #40]	; 0x28
   24fbc:	ldr	r3, [fp, #-480]	; 0xfffffe20
   24fc0:	cmp	r8, #1
   24fc4:	add	r3, r3, r2, lsl #4
   24fc8:	add	r0, r9, r7
   24fcc:	ldr	r3, [r3, #8]
   24fd0:	beq	25234 <_ZdlPv@@Base+0x27e8>
   24fd4:	cmp	r8, #2
   24fd8:	beq	25288 <_ZdlPv@@Base+0x283c>
   24fdc:	str	r3, [sp, #4]
   24fe0:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   24fe4:	sub	r2, fp, #496	; 0x1f0
   24fe8:	str	r2, [sp, #8]
   24fec:	str	r3, [sp]
   24ff0:	mov	r2, #1
   24ff4:	mvn	r3, #0
   24ff8:	mov	r1, r5
   24ffc:	bl	11364 <__snprintf_chk@plt>
   25000:	ldr	r2, [fp, #-496]	; 0xfffffe10
   25004:	cmp	r2, #0
   25008:	blt	25130 <_ZdlPv@@Base+0x26e4>
   2500c:	cmp	r2, r5
   25010:	mov	r3, r2
   25014:	bcs	25028 <_ZdlPv@@Base+0x25dc>
   25018:	add	r1, r9, r2
   2501c:	ldrb	r1, [r1, r7]
   25020:	cmp	r1, #0
   25024:	bne	25784 <_ZdlPv@@Base+0x2d38>
   25028:	cmp	r2, r0
   2502c:	bge	25038 <_ZdlPv@@Base+0x25ec>
   25030:	mov	r3, r0
   25034:	str	r0, [fp, #-496]	; 0xfffffe10
   25038:	add	r2, r3, #1
   2503c:	cmp	r2, r5
   25040:	bcc	25598 <_ZdlPv@@Base+0x2b4c>
   25044:	cmn	r5, #-2147483647	; 0x80000001
   25048:	beq	255b0 <_ZdlPv@@Base+0x2b64>
   2504c:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   25050:	add	r3, r3, r2
   25054:	cmp	r7, r3
   25058:	mvnhi	r3, #0
   2505c:	cmp	r6, #0
   25060:	blt	253b4 <_ZdlPv@@Base+0x2968>
   25064:	lsl	r2, r6, #1
   25068:	cmp	r2, r3
   2506c:	movcs	r3, r2
   25070:	cmp	r6, r3
   25074:	bcs	24d64 <_ZdlPv@@Base+0x2318>
   25078:	cmp	r2, r3
   2507c:	bcc	253c0 <_ZdlPv@@Base+0x2974>
   25080:	mov	r6, r2
   25084:	ldr	r3, [fp, #-504]	; 0xfffffe08
   25088:	cmp	r9, r3
   2508c:	cmpne	r9, #0
   25090:	sub	r5, r9, r3
   25094:	clz	r5, r5
   25098:	lsr	r5, r5, #5
   2509c:	bne	253d0 <_ZdlPv@@Base+0x2984>
   250a0:	mov	r0, r6
   250a4:	bl	1134c <malloc@plt>
   250a8:	subs	r3, r0, #0
   250ac:	beq	24eb4 <_ZdlPv@@Base+0x2468>
   250b0:	cmp	r7, #0
   250b4:	moveq	r5, #0
   250b8:	cmp	r5, #0
   250bc:	beq	253f4 <_ZdlPv@@Base+0x29a8>
   250c0:	mov	r1, r9
   250c4:	mov	r2, r7
   250c8:	mov	r9, r3
   250cc:	bl	11334 <memcpy@plt>
   250d0:	sub	r3, r6, r7
   250d4:	str	r3, [fp, #-512]	; 0xfffffe00
   250d8:	b	24d64 <_ZdlPv@@Base+0x2318>
   250dc:	ldr	r2, [sl, #40]	; 0x28
   250e0:	ldr	r3, [fp, #-480]	; 0xfffffe20
   250e4:	cmp	r8, #1
   250e8:	add	r3, r3, r2, lsl #4
   250ec:	add	r0, r9, r7
   250f0:	ldrd	r2, [r3, #8]
   250f4:	beq	25480 <_ZdlPv@@Base+0x2a34>
   250f8:	cmp	r8, #2
   250fc:	beq	2544c <_ZdlPv@@Base+0x2a00>
   25100:	strd	r2, [sp, #8]
   25104:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   25108:	sub	r1, fp, #496	; 0x1f0
   2510c:	str	r1, [sp, #16]
   25110:	str	r3, [sp]
   25114:	mov	r2, #1
   25118:	mvn	r3, #0
   2511c:	mov	r1, r5
   25120:	bl	11364 <__snprintf_chk@plt>
   25124:	ldr	r2, [fp, #-496]	; 0xfffffe10
   25128:	cmp	r2, #0
   2512c:	bge	2500c <_ZdlPv@@Base+0x25c0>
   25130:	ldrb	r3, [r4, #1]
   25134:	cmp	r3, #0
   25138:	movne	r3, #0
   2513c:	strbne	r3, [r4, #1]
   25140:	bne	24d64 <_ZdlPv@@Base+0x2318>
   25144:	cmp	r0, #0
   25148:	bge	25030 <_ZdlPv@@Base+0x25e4>
   2514c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   25150:	ldr	r4, [r3]
   25154:	cmp	r4, #0
   25158:	bne	25170 <_ZdlPv@@Base+0x2724>
   2515c:	ldrb	r3, [sl, #36]	; 0x24
   25160:	and	r3, r3, #239	; 0xef
   25164:	cmp	r3, #99	; 0x63
   25168:	moveq	r4, #84	; 0x54
   2516c:	movne	r4, #22
   25170:	ldr	r3, [fp, #-504]	; 0xfffffe08
   25174:	cmp	r9, r3
   25178:	cmpne	r9, #0
   2517c:	bne	25610 <_ZdlPv@@Base+0x2bc4>
   25180:	ldr	r3, [fp, #-536]	; 0xfffffde8
   25184:	cmp	r3, #0
   25188:	beq	25194 <_ZdlPv@@Base+0x2748>
   2518c:	mov	r0, r3
   25190:	bl	1116c <free@plt>
   25194:	ldr	r0, [fp, #-360]	; 0xfffffe98
   25198:	sub	r3, fp, #348	; 0x15c
   2519c:	cmp	r0, r3
   251a0:	beq	251a8 <_ZdlPv@@Base+0x275c>
   251a4:	bl	1116c <free@plt>
   251a8:	ldr	r0, [fp, #-480]	; 0xfffffe20
   251ac:	sub	r3, fp, #476	; 0x1dc
   251b0:	cmp	r0, r3
   251b4:	beq	251bc <_ZdlPv@@Base+0x2770>
   251b8:	bl	1116c <free@plt>
   251bc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   251c0:	mov	r5, #0
   251c4:	str	r4, [r3]
   251c8:	b	24f10 <_ZdlPv@@Base+0x24c4>
   251cc:	ldr	r2, [sl, #40]	; 0x28
   251d0:	ldr	r3, [fp, #-480]	; 0xfffffe20
   251d4:	cmp	r8, #1
   251d8:	add	r3, r3, r2, lsl #4
   251dc:	add	r0, r9, r7
   251e0:	ldrd	r2, [r3, #8]
   251e4:	beq	254e4 <_ZdlPv@@Base+0x2a98>
   251e8:	cmp	r8, #2
   251ec:	beq	254b0 <_ZdlPv@@Base+0x2a64>
   251f0:	strd	r2, [sp, #8]
   251f4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   251f8:	sub	r1, fp, #496	; 0x1f0
   251fc:	str	r1, [sp, #16]
   25200:	str	r3, [sp]
   25204:	mov	r2, #1
   25208:	mvn	r3, #0
   2520c:	mov	r1, r5
   25210:	bl	11364 <__snprintf_chk@plt>
   25214:	b	25000 <_ZdlPv@@Base+0x25b4>
   25218:	ldr	r2, [sl, #40]	; 0x28
   2521c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   25220:	cmp	r8, #1
   25224:	add	r3, r3, r2, lsl #4
   25228:	add	r0, r9, r7
   2522c:	ldrh	r3, [r3, #8]
   25230:	bne	24fd4 <_ZdlPv@@Base+0x2588>
   25234:	ldr	r2, [fp, #-492]	; 0xfffffe14
   25238:	str	r3, [sp, #8]
   2523c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   25240:	sub	r1, fp, #496	; 0x1f0
   25244:	str	r1, [sp, #12]
   25248:	str	r3, [sp]
   2524c:	str	r2, [sp, #4]
   25250:	mvn	r3, #0
   25254:	mov	r2, r8
   25258:	mov	r1, r5
   2525c:	bl	11364 <__snprintf_chk@plt>
   25260:	b	25000 <_ZdlPv@@Base+0x25b4>
   25264:	ldr	r2, [sl, #40]	; 0x28
   25268:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2526c:	cmp	r8, #1
   25270:	add	r3, r3, r2, lsl #4
   25274:	add	r0, r9, r7
   25278:	ldrsh	r3, [r3, #8]
   2527c:	beq	25234 <_ZdlPv@@Base+0x27e8>
   25280:	cmp	r8, #2
   25284:	bne	24fdc <_ZdlPv@@Base+0x2590>
   25288:	ldr	r1, [fp, #-488]	; 0xfffffe18
   2528c:	ldr	r2, [fp, #-492]	; 0xfffffe14
   25290:	str	r3, [sp, #12]
   25294:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   25298:	sub	ip, fp, #496	; 0x1f0
   2529c:	str	r3, [sp]
   252a0:	str	r1, [sp, #8]
   252a4:	str	r2, [sp, #4]
   252a8:	str	ip, [sp, #16]
   252ac:	mvn	r3, #0
   252b0:	mov	r2, #1
   252b4:	mov	r1, r5
   252b8:	bl	11364 <__snprintf_chk@plt>
   252bc:	b	25000 <_ZdlPv@@Base+0x25b4>
   252c0:	ldr	r2, [sl, #40]	; 0x28
   252c4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   252c8:	cmp	r8, #1
   252cc:	add	r3, r3, r2, lsl #4
   252d0:	add	r0, r9, r7
   252d4:	ldrb	r3, [r3, #8]
   252d8:	bne	24fd4 <_ZdlPv@@Base+0x2588>
   252dc:	b	25234 <_ZdlPv@@Base+0x27e8>
   252e0:	ldr	r2, [sl, #40]	; 0x28
   252e4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   252e8:	cmp	r8, #1
   252ec:	add	r3, r3, r2, lsl #4
   252f0:	add	r0, r9, r7
   252f4:	ldrsb	r3, [r3, #8]
   252f8:	bne	24fd4 <_ZdlPv@@Base+0x2588>
   252fc:	b	25234 <_ZdlPv@@Base+0x27e8>
   25300:	blt	25354 <_ZdlPv@@Base+0x2908>
   25304:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   25308:	lsl	r6, r6, #1
   2530c:	cmp	r6, r2
   25310:	bcs	24ce4 <_ZdlPv@@Base+0x2298>
   25314:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   25318:	mov	r1, #0
   2531c:	cmn	r2, #1
   25320:	movne	r2, #0
   25324:	moveq	r2, #1
   25328:	cmp	r1, r1
   2532c:	movne	r2, #255	; 0xff
   25330:	cmp	r2, r1
   25334:	bne	24ea4 <_ZdlPv@@Base+0x2458>
   25338:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   2533c:	b	24ce4 <_ZdlPv@@Base+0x2298>
   25340:	ldr	r2, [r1, #8]
   25344:	mov	r4, r7
   25348:	str	r7, [r2]
   2534c:	b	24e74 <_ZdlPv@@Base+0x2428>
   25350:	bge	2557c <_ZdlPv@@Base+0x2b30>
   25354:	mov	r9, r3
   25358:	bl	113b8 <__errno_location@plt>
   2535c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   25360:	cmp	r9, r3
   25364:	cmpne	r9, #0
   25368:	str	r0, [fp, #-508]	; 0xfffffe04
   2536c:	beq	24ec4 <_ZdlPv@@Base+0x2478>
   25370:	mov	r0, r9
   25374:	bl	1116c <free@plt>
   25378:	b	24ec4 <_ZdlPv@@Base+0x2478>
   2537c:	ldr	r2, [r1, #8]
   25380:	mov	r1, #0
   25384:	mov	r4, r7
   25388:	str	r7, [r2]
   2538c:	str	r1, [r2, #4]
   25390:	b	24e74 <_ZdlPv@@Base+0x2428>
   25394:	ldr	r2, [r1, #8]
   25398:	mov	r4, r7
   2539c:	strh	r7, [r2]
   253a0:	b	24e74 <_ZdlPv@@Base+0x2428>
   253a4:	ldr	r2, [r1, #8]
   253a8:	mov	r4, r7
   253ac:	strb	r7, [r2]
   253b0:	b	24e74 <_ZdlPv@@Base+0x2428>
   253b4:	cmn	r6, #1
   253b8:	beq	24d64 <_ZdlPv@@Base+0x2318>
   253bc:	b	24eb4 <_ZdlPv@@Base+0x2468>
   253c0:	cmn	r3, #1
   253c4:	beq	24eb4 <_ZdlPv@@Base+0x2468>
   253c8:	mov	r6, r3
   253cc:	b	25084 <_ZdlPv@@Base+0x2638>
   253d0:	mov	r1, r6
   253d4:	mov	r0, r9
   253d8:	bl	11220 <realloc@plt>
   253dc:	cmp	r0, #0
   253e0:	beq	24eb4 <_ZdlPv@@Base+0x2468>
   253e4:	sub	r3, r6, r7
   253e8:	mov	r9, r0
   253ec:	str	r3, [fp, #-512]	; 0xfffffe00
   253f0:	b	24d64 <_ZdlPv@@Base+0x2318>
   253f4:	mov	r9, r3
   253f8:	sub	r3, r6, r7
   253fc:	str	r3, [fp, #-512]	; 0xfffffe00
   25400:	b	24d64 <_ZdlPv@@Base+0x2318>
   25404:	mov	r8, #0
   25408:	b	24c84 <_ZdlPv@@Base+0x2238>
   2540c:	mov	r0, r3
   25410:	mov	r1, r6
   25414:	str	r3, [fp, #-508]	; 0xfffffe04
   25418:	bl	11220 <realloc@plt>
   2541c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   25420:	subs	r9, r0, #0
   25424:	bne	24d3c <_ZdlPv@@Base+0x22f0>
   25428:	b	25354 <_ZdlPv@@Base+0x2908>
   2542c:	cmn	r6, #1
   25430:	bne	24ea4 <_ZdlPv@@Base+0x2458>
   25434:	mov	r4, r6
   25438:	b	24e6c <_ZdlPv@@Base+0x2420>
   2543c:	cmn	r6, #1
   25440:	bne	24ea4 <_ZdlPv@@Base+0x2458>
   25444:	mov	r9, r3
   25448:	b	24d3c <_ZdlPv@@Base+0x22f0>
   2544c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   25450:	ldr	ip, [fp, #-488]	; 0xfffffe18
   25454:	strd	r2, [sp, #16]
   25458:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2545c:	sub	lr, fp, #496	; 0x1f0
   25460:	str	r3, [sp]
   25464:	stmib	sp, {r1, ip}
   25468:	str	lr, [sp, #24]
   2546c:	mvn	r3, #0
   25470:	mov	r2, #1
   25474:	mov	r1, r5
   25478:	bl	11364 <__snprintf_chk@plt>
   2547c:	b	25000 <_ZdlPv@@Base+0x25b4>
   25480:	ldr	r1, [fp, #-492]	; 0xfffffe14
   25484:	strd	r2, [sp, #8]
   25488:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   2548c:	sub	ip, fp, #496	; 0x1f0
   25490:	str	r3, [sp]
   25494:	str	r1, [sp, #4]
   25498:	str	ip, [sp, #16]
   2549c:	mvn	r3, #0
   254a0:	mov	r2, r8
   254a4:	mov	r1, r5
   254a8:	bl	11364 <__snprintf_chk@plt>
   254ac:	b	25000 <_ZdlPv@@Base+0x25b4>
   254b0:	ldr	r1, [fp, #-492]	; 0xfffffe14
   254b4:	ldr	ip, [fp, #-488]	; 0xfffffe18
   254b8:	strd	r2, [sp, #16]
   254bc:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   254c0:	sub	lr, fp, #496	; 0x1f0
   254c4:	str	r3, [sp]
   254c8:	stmib	sp, {r1, ip}
   254cc:	str	lr, [sp, #24]
   254d0:	mvn	r3, #0
   254d4:	mov	r2, #1
   254d8:	mov	r1, r5
   254dc:	bl	11364 <__snprintf_chk@plt>
   254e0:	b	25000 <_ZdlPv@@Base+0x25b4>
   254e4:	ldr	r1, [fp, #-492]	; 0xfffffe14
   254e8:	strd	r2, [sp, #8]
   254ec:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   254f0:	sub	ip, fp, #496	; 0x1f0
   254f4:	str	r3, [sp]
   254f8:	str	r1, [sp, #4]
   254fc:	str	ip, [sp, #16]
   25500:	mvn	r3, #0
   25504:	mov	r2, r8
   25508:	mov	r1, r5
   2550c:	bl	11364 <__snprintf_chk@plt>
   25510:	b	25000 <_ZdlPv@@Base+0x25b4>
   25514:	mov	r7, r6
   25518:	b	24ac8 <_ZdlPv@@Base+0x207c>
   2551c:	mov	r0, r3
   25520:	mov	r1, r6
   25524:	str	r3, [fp, #-508]	; 0xfffffe04
   25528:	bl	11220 <realloc@plt>
   2552c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   25530:	cmp	r0, #0
   25534:	beq	2570c <_ZdlPv@@Base+0x2cc0>
   25538:	mov	r3, r0
   2553c:	b	24e6c <_ZdlPv@@Base+0x2420>
   25540:	ldr	r0, [fp, #-360]	; 0xfffffe98
   25544:	sub	r3, fp, #348	; 0x15c
   25548:	cmp	r0, r3
   2554c:	beq	25554 <_ZdlPv@@Base+0x2b08>
   25550:	bl	1116c <free@plt>
   25554:	ldr	r0, [fp, #-480]	; 0xfffffe20
   25558:	sub	r3, fp, #476	; 0x1dc
   2555c:	cmp	r0, r3
   25560:	beq	25568 <_ZdlPv@@Base+0x2b1c>
   25564:	bl	1116c <free@plt>
   25568:	bl	113b8 <__errno_location@plt>
   2556c:	mov	r3, #22
   25570:	mov	r5, #0
   25574:	str	r3, [r0]
   25578:	b	24f10 <_ZdlPv@@Base+0x24c4>
   2557c:	lsl	r6, r6, #1
   25580:	cmp	r6, r2
   25584:	bcs	24e10 <_ZdlPv@@Base+0x23c4>
   25588:	cmn	r2, #1
   2558c:	beq	24ea4 <_ZdlPv@@Base+0x2458>
   25590:	mov	r6, r2
   25594:	b	24e10 <_ZdlPv@@Base+0x23c4>
   25598:	add	r4, r7, r3
   2559c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   255a0:	ldr	r2, [fp, #-540]	; 0xfffffde4
   255a4:	str	r2, [r3]
   255a8:	mov	r3, r9
   255ac:	b	24e74 <_ZdlPv@@Base+0x2428>
   255b0:	ldr	r3, [fp, #-504]	; 0xfffffe08
   255b4:	cmp	r9, r3
   255b8:	cmpne	r9, #0
   255bc:	bne	2561c <_ZdlPv@@Base+0x2bd0>
   255c0:	ldr	r3, [fp, #-536]	; 0xfffffde8
   255c4:	cmp	r3, #0
   255c8:	beq	255d4 <_ZdlPv@@Base+0x2b88>
   255cc:	mov	r0, r3
   255d0:	bl	1116c <free@plt>
   255d4:	ldr	r0, [fp, #-360]	; 0xfffffe98
   255d8:	sub	r3, fp, #348	; 0x15c
   255dc:	cmp	r0, r3
   255e0:	beq	255e8 <_ZdlPv@@Base+0x2b9c>
   255e4:	bl	1116c <free@plt>
   255e8:	ldr	r0, [fp, #-480]	; 0xfffffe20
   255ec:	sub	r3, fp, #476	; 0x1dc
   255f0:	cmp	r0, r3
   255f4:	beq	255fc <_ZdlPv@@Base+0x2bb0>
   255f8:	bl	1116c <free@plt>
   255fc:	ldr	r2, [fp, #-508]	; 0xfffffe04
   25600:	mov	r3, #75	; 0x4b
   25604:	mov	r5, #0
   25608:	str	r3, [r2]
   2560c:	b	24f10 <_ZdlPv@@Base+0x24c4>
   25610:	mov	r0, r9
   25614:	bl	1116c <free@plt>
   25618:	b	25180 <_ZdlPv@@Base+0x2734>
   2561c:	mov	r0, r9
   25620:	bl	1116c <free@plt>
   25624:	b	255c0 <_ZdlPv@@Base+0x2b74>
   25628:	mov	r5, r3
   2562c:	mov	r3, #1
   25630:	adds	r4, r7, r3
   25634:	mov	r8, r7
   25638:	bcs	25778 <_ZdlPv@@Base+0x2d2c>
   2563c:	cmp	r6, r4
   25640:	bcs	256ac <_ZdlPv@@Base+0x2c60>
   25644:	cmp	r6, #0
   25648:	bne	25754 <_ZdlPv@@Base+0x2d08>
   2564c:	cmp	r4, #12
   25650:	movls	r6, #12
   25654:	bhi	25764 <_ZdlPv@@Base+0x2d18>
   25658:	ldr	r3, [fp, #-504]	; 0xfffffe08
   2565c:	cmp	r5, r3
   25660:	cmpne	r5, #0
   25664:	sub	r7, r5, r3
   25668:	clz	r7, r7
   2566c:	lsr	r7, r7, #5
   25670:	bne	25738 <_ZdlPv@@Base+0x2cec>
   25674:	mov	r0, r6
   25678:	bl	1134c <malloc@plt>
   2567c:	subs	r3, r0, #0
   25680:	beq	24ea8 <_ZdlPv@@Base+0x245c>
   25684:	cmp	r8, #0
   25688:	movne	r2, r7
   2568c:	moveq	r2, #0
   25690:	cmp	r2, #0
   25694:	moveq	r5, r3
   25698:	beq	256ac <_ZdlPv@@Base+0x2c60>
   2569c:	mov	r1, r5
   256a0:	mov	r2, r8
   256a4:	mov	r5, r3
   256a8:	bl	11334 <memcpy@plt>
   256ac:	ldr	r3, [fp, #-504]	; 0xfffffe08
   256b0:	cmp	r5, r3
   256b4:	cmpne	r6, r4
   256b8:	mov	r3, #0
   256bc:	strb	r3, [r5, r8]
   256c0:	bhi	25720 <_ZdlPv@@Base+0x2cd4>
   256c4:	ldr	r3, [fp, #-536]	; 0xfffffde8
   256c8:	cmp	r3, #0
   256cc:	beq	256d8 <_ZdlPv@@Base+0x2c8c>
   256d0:	mov	r0, r3
   256d4:	bl	1116c <free@plt>
   256d8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   256dc:	sub	r3, fp, #348	; 0x15c
   256e0:	cmp	r0, r3
   256e4:	beq	256ec <_ZdlPv@@Base+0x2ca0>
   256e8:	bl	1116c <free@plt>
   256ec:	ldr	r0, [fp, #-480]	; 0xfffffe20
   256f0:	sub	r3, fp, #476	; 0x1dc
   256f4:	cmp	r0, r3
   256f8:	beq	25700 <_ZdlPv@@Base+0x2cb4>
   256fc:	bl	1116c <free@plt>
   25700:	ldr	r3, [fp, #-532]	; 0xfffffdec
   25704:	str	r8, [r3]
   25708:	b	24f10 <_ZdlPv@@Base+0x24c4>
   2570c:	mov	r5, r3
   25710:	bl	113b8 <__errno_location@plt>
   25714:	mov	r9, r5
   25718:	str	r0, [fp, #-508]	; 0xfffffe04
   2571c:	b	25370 <_ZdlPv@@Base+0x2924>
   25720:	mov	r0, r5
   25724:	mov	r1, r4
   25728:	bl	11220 <realloc@plt>
   2572c:	cmp	r0, #0
   25730:	movne	r5, r0
   25734:	b	256c4 <_ZdlPv@@Base+0x2c78>
   25738:	mov	r1, r6
   2573c:	mov	r0, r5
   25740:	bl	11220 <realloc@plt>
   25744:	cmp	r0, #0
   25748:	beq	25710 <_ZdlPv@@Base+0x2cc4>
   2574c:	mov	r5, r0
   25750:	b	256ac <_ZdlPv@@Base+0x2c60>
   25754:	blt	24ea8 <_ZdlPv@@Base+0x245c>
   25758:	lsl	r6, r6, #1
   2575c:	cmp	r6, r4
   25760:	bcs	25658 <_ZdlPv@@Base+0x2c0c>
   25764:	cmn	r4, #1
   25768:	movne	r6, r4
   2576c:	bne	25658 <_ZdlPv@@Base+0x2c0c>
   25770:	b	24ea8 <_ZdlPv@@Base+0x245c>
   25774:	bl	11250 <__stack_chk_fail@plt>
   25778:	cmn	r6, #1
   2577c:	beq	256ac <_ZdlPv@@Base+0x2c60>
   25780:	b	24ea8 <_ZdlPv@@Base+0x245c>
   25784:	bl	111f0 <abort@plt>
   25788:	andeq	fp, r3, r0, ror #26
   2578c:	ldr	r3, [r1]
   25790:	ldr	r2, [r1, #4]
   25794:	cmp	r3, #0
   25798:	beq	258a8 <_ZdlPv@@Base+0x2e5c>
   2579c:	push	{r4, r5, r6, lr}
   257a0:	add	r2, r2, #8
   257a4:	ldr	r6, [pc, #268]	; 258b8 <_ZdlPv@@Base+0x2e6c>
   257a8:	ldr	lr, [pc, #268]	; 258bc <_ZdlPv@@Base+0x2e70>
   257ac:	mov	ip, #0
   257b0:	ldr	r3, [r2, #-8]
   257b4:	sub	r3, r3, #1
   257b8:	cmp	r3, #21
   257bc:	ldrls	pc, [pc, r3, lsl #2]
   257c0:	b	258b0 <_ZdlPv@@Base+0x2e64>
   257c4:	andeq	r5, r2, r0, ror #16
   257c8:	andeq	r5, r2, r0, ror #16
   257cc:	andeq	r5, r2, r4, asr r8
   257d0:	andeq	r5, r2, r4, asr r8
   257d4:	andeq	r5, r2, ip, lsl r8
   257d8:	andeq	r5, r2, ip, lsl r8
   257dc:	andeq	r5, r2, ip, lsl r8
   257e0:	andeq	r5, r2, ip, lsl r8
   257e4:	andeq	r5, r2, r0, asr #16
   257e8:	andeq	r5, r2, r0, asr #16
   257ec:	andeq	r5, r2, ip, ror #16
   257f0:	andeq	r5, r2, ip, ror #16
   257f4:	andeq	r5, r2, ip, lsl r8
   257f8:	andeq	r5, r2, ip, lsl r8
   257fc:	andeq	r5, r2, r0, lsl #17
   25800:	muleq	r2, r4, r8
   25804:	andeq	r5, r2, ip, lsl r8
   25808:	andeq	r5, r2, ip, lsl r8
   2580c:	andeq	r5, r2, ip, lsl r8
   25810:	andeq	r5, r2, ip, lsl r8
   25814:	andeq	r5, r2, ip, lsl r8
   25818:	andeq	r5, r2, ip, lsl r8
   2581c:	ldr	r3, [r0], #4
   25820:	str	r3, [r2]
   25824:	ldr	r3, [r1]
   25828:	add	ip, ip, #1
   2582c:	cmp	r3, ip
   25830:	add	r2, r2, #16
   25834:	bhi	257b0 <_ZdlPv@@Base+0x2d64>
   25838:	mov	r0, #0
   2583c:	pop	{r4, r5, r6, pc}
   25840:	add	r0, r0, #7
   25844:	bic	r0, r0, #7
   25848:	ldrd	r4, [r0], #8
   2584c:	strd	r4, [r2]
   25850:	b	25824 <_ZdlPv@@Base+0x2dd8>
   25854:	ldr	r3, [r0], #4
   25858:	strh	r3, [r2]
   2585c:	b	25824 <_ZdlPv@@Base+0x2dd8>
   25860:	ldr	r3, [r0], #4
   25864:	strb	r3, [r2]
   25868:	b	25824 <_ZdlPv@@Base+0x2dd8>
   2586c:	add	r0, r0, #7
   25870:	bic	r0, r0, #7
   25874:	ldrd	r4, [r0], #8
   25878:	strd	r4, [r2]
   2587c:	b	25824 <_ZdlPv@@Base+0x2dd8>
   25880:	ldr	r3, [r0], #4
   25884:	cmp	r3, #0
   25888:	streq	lr, [r2]
   2588c:	bne	25820 <_ZdlPv@@Base+0x2dd4>
   25890:	b	25824 <_ZdlPv@@Base+0x2dd8>
   25894:	ldr	r3, [r0], #4
   25898:	cmp	r3, #0
   2589c:	streq	r6, [r2]
   258a0:	bne	25820 <_ZdlPv@@Base+0x2dd4>
   258a4:	b	25824 <_ZdlPv@@Base+0x2dd8>
   258a8:	mov	r0, #0
   258ac:	bx	lr
   258b0:	mvn	r0, #0
   258b4:	pop	{r4, r5, r6, pc}
   258b8:	andeq	sl, r2, r8, lsr #1
   258bc:	andeq	sl, r2, r4, asr #1
   258c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   258c4:	mov	sl, r2
   258c8:	sub	sp, sp, #44	; 0x2c
   258cc:	mov	fp, r1
   258d0:	mov	r3, r1
   258d4:	mov	r1, sl
   258d8:	mov	r2, #0
   258dc:	mov	ip, #7
   258e0:	str	r2, [r3], #16
   258e4:	str	fp, [sp, #4]
   258e8:	str	r3, [fp, #4]
   258ec:	mov	r4, r2
   258f0:	str	r2, [r1], #8
   258f4:	str	ip, [sp, #8]
   258f8:	mov	r7, r0
   258fc:	str	r3, [sp, #36]	; 0x24
   25900:	str	r2, [sp, #28]
   25904:	str	r1, [sp, #12]
   25908:	str	r2, [sp, #16]
   2590c:	str	r1, [sl, #4]
   25910:	str	r2, [sp, #32]
   25914:	mov	r9, r2
   25918:	str	ip, [sp, #24]
   2591c:	mov	fp, sl
   25920:	b	25930 <_ZdlPv@@Base+0x2ee4>
   25924:	cmp	r0, #37	; 0x25
   25928:	mov	r5, r7
   2592c:	beq	25970 <_ZdlPv@@Base+0x2f24>
   25930:	mov	r2, r7
   25934:	ldrb	r0, [r7], #1
   25938:	cmp	r0, #0
   2593c:	bne	25924 <_ZdlPv@@Base+0x2ed8>
   25940:	add	ip, r4, r4, lsl #2
   25944:	ldr	fp, [sp, #4]
   25948:	add	r4, r4, ip, lsl #1
   2594c:	mov	r1, r0
   25950:	str	r2, [r3, r4, lsl #2]
   25954:	ldr	r3, [sp, #16]
   25958:	str	r3, [fp, #8]
   2595c:	ldr	r3, [sp, #28]
   25960:	str	r3, [fp, #12]
   25964:	mov	r0, r1
   25968:	add	sp, sp, #44	; 0x2c
   2596c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25970:	add	r1, r4, r4, lsl #2
   25974:	mvn	r8, #0
   25978:	add	r4, r4, r1, lsl #1
   2597c:	add	r6, r3, r4, lsl #2
   25980:	str	r2, [r3, r4, lsl #2]
   25984:	str	r9, [r6, #8]
   25988:	str	r9, [r6, #12]
   2598c:	str	r9, [r6, #16]
   25990:	str	r9, [r6, #24]
   25994:	str	r9, [r6, #28]
   25998:	str	r8, [r6, #20]
   2599c:	str	r8, [r6, #32]
   259a0:	str	r8, [r6, #40]	; 0x28
   259a4:	ldrb	r4, [r7]
   259a8:	sub	r0, r4, #48	; 0x30
   259ac:	uxtb	r3, r0
   259b0:	cmp	r3, #9
   259b4:	bhi	25a00 <_ZdlPv@@Base+0x2fb4>
   259b8:	b	25e78 <_ZdlPv@@Base+0x342c>
   259bc:	cmp	r4, #45	; 0x2d
   259c0:	beq	25a1c <_ZdlPv@@Base+0x2fd0>
   259c4:	cmp	r4, #43	; 0x2b
   259c8:	beq	25a2c <_ZdlPv@@Base+0x2fe0>
   259cc:	cmp	r4, #32
   259d0:	beq	25a3c <_ZdlPv@@Base+0x2ff0>
   259d4:	cmp	r4, #35	; 0x23
   259d8:	beq	25a4c <_ZdlPv@@Base+0x3000>
   259dc:	cmp	r4, #48	; 0x30
   259e0:	beq	25a5c <_ZdlPv@@Base+0x3010>
   259e4:	cmp	r4, #73	; 0x49
   259e8:	bne	25a6c <_ZdlPv@@Base+0x3020>
   259ec:	ldr	r3, [r6, #8]
   259f0:	orr	r3, r3, #64	; 0x40
   259f4:	str	r3, [r6, #8]
   259f8:	ldrb	r4, [r7]
   259fc:	mov	r5, r7
   25a00:	cmp	r4, #39	; 0x27
   25a04:	add	r7, r5, #1
   25a08:	bne	259bc <_ZdlPv@@Base+0x2f70>
   25a0c:	ldr	r3, [r6, #8]
   25a10:	orr	r3, r3, #1
   25a14:	str	r3, [r6, #8]
   25a18:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a1c:	ldr	r3, [r6, #8]
   25a20:	orr	r3, r3, #2
   25a24:	str	r3, [r6, #8]
   25a28:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a2c:	ldr	r3, [r6, #8]
   25a30:	orr	r3, r3, #4
   25a34:	str	r3, [r6, #8]
   25a38:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a3c:	ldr	r3, [r6, #8]
   25a40:	orr	r3, r3, #8
   25a44:	str	r3, [r6, #8]
   25a48:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a4c:	ldr	r3, [r6, #8]
   25a50:	orr	r3, r3, #16
   25a54:	str	r3, [r6, #8]
   25a58:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a5c:	ldr	r3, [r6, #8]
   25a60:	orr	r3, r3, #32
   25a64:	str	r3, [r6, #8]
   25a68:	b	259f8 <_ZdlPv@@Base+0x2fac>
   25a6c:	cmp	r4, #42	; 0x2a
   25a70:	beq	25c48 <_ZdlPv@@Base+0x31fc>
   25a74:	sub	r3, r4, #48	; 0x30
   25a78:	cmp	r3, #9
   25a7c:	bls	26268 <_ZdlPv@@Base+0x381c>
   25a80:	cmp	r4, #46	; 0x2e
   25a84:	beq	25ce0 <_ZdlPv@@Base+0x3294>
   25a88:	add	r5, r5, #1
   25a8c:	mov	r3, #0
   25a90:	mov	r1, #1
   25a94:	b	25a9c <_ZdlPv@@Base+0x3050>
   25a98:	ldrb	r4, [r5], #1
   25a9c:	cmp	r4, #104	; 0x68
   25aa0:	andeq	r2, r3, #1
   25aa4:	mov	r7, r5
   25aa8:	orreq	r3, r3, r1, lsl r2
   25aac:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25ab0:	cmp	r4, #76	; 0x4c
   25ab4:	orreq	r3, r3, #4
   25ab8:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25abc:	cmp	r4, #108	; 0x6c
   25ac0:	addeq	r3, r3, #8
   25ac4:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25ac8:	cmp	r4, #106	; 0x6a
   25acc:	addeq	r3, r3, #16
   25ad0:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25ad4:	and	r2, r4, #223	; 0xdf
   25ad8:	cmp	r2, #90	; 0x5a
   25adc:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25ae0:	cmp	r4, #116	; 0x74
   25ae4:	beq	25a98 <_ZdlPv@@Base+0x304c>
   25ae8:	sub	r2, r4, #37	; 0x25
   25aec:	cmp	r2, #83	; 0x53
   25af0:	ldrls	pc, [pc, r2, lsl #2]
   25af4:	b	25ee8 <_ZdlPv@@Base+0x349c>
   25af8:	ldrdeq	r5, [r2], -ip
   25afc:	andeq	r5, r2, r8, ror #29
   25b00:	andeq	r5, r2, r8, ror #29
   25b04:	andeq	r5, r2, r8, ror #29
   25b08:	andeq	r5, r2, r8, ror #29
   25b0c:	andeq	r5, r2, r8, ror #29
   25b10:	andeq	r5, r2, r8, ror #29
   25b14:	andeq	r5, r2, r8, ror #29
   25b18:	andeq	r5, r2, r8, ror #29
   25b1c:	andeq	r5, r2, r8, ror #29
   25b20:	andeq	r5, r2, r8, ror #29
   25b24:	andeq	r5, r2, r8, ror #29
   25b28:	andeq	r5, r2, r8, ror #29
   25b2c:	andeq	r5, r2, r8, ror #29
   25b30:	andeq	r5, r2, r8, ror #29
   25b34:	andeq	r5, r2, r8, ror #29
   25b38:	andeq	r5, r2, r8, ror #29
   25b3c:	andeq	r5, r2, r8, ror #29
   25b40:	andeq	r5, r2, r8, ror #29
   25b44:	andeq	r5, r2, r8, ror #29
   25b48:	andeq	r5, r2, r8, ror #29
   25b4c:	andeq	r5, r2, r8, ror #29
   25b50:	andeq	r5, r2, r8, ror #29
   25b54:	andeq	r5, r2, r8, ror #29
   25b58:	andeq	r5, r2, r8, ror #29
   25b5c:	andeq	r5, r2, r8, ror #29
   25b60:	andeq	r5, r2, r8, ror #29
   25b64:	andeq	r5, r2, r8, ror #29
   25b68:	andeq	r6, r2, r0, lsr r0
   25b6c:	andeq	r5, r2, r8, ror #29
   25b70:	andeq	r5, r2, ip, ror sp
   25b74:	andeq	r5, r2, r8, ror #29
   25b78:	andeq	r6, r2, r0, lsr r0
   25b7c:	andeq	r6, r2, r0, lsr r0
   25b80:	andeq	r6, r2, r0, lsr r0
   25b84:	andeq	r5, r2, r8, ror #29
   25b88:	andeq	r5, r2, r8, ror #29
   25b8c:	andeq	r5, r2, r8, ror #29
   25b90:	andeq	r5, r2, r8, ror #29
   25b94:	andeq	r5, r2, r8, ror #29
   25b98:	andeq	r5, r2, r8, ror #29
   25b9c:	andeq	r5, r2, r8, ror #29
   25ba0:	andeq	r5, r2, r8, ror #29
   25ba4:	andeq	r5, r2, r8, ror #29
   25ba8:	andeq	r5, r2, r8, ror #29
   25bac:	andeq	r5, r2, r8, ror #29
   25bb0:	andeq	r6, r2, r4, ror r1
   25bb4:	andeq	r5, r2, r8, ror #29
   25bb8:	andeq	r5, r2, r8, ror #29
   25bbc:	andeq	r5, r2, r8, ror #29
   25bc0:	andeq	r5, r2, r8, ror #29
   25bc4:	andeq	r6, r2, r0, lsr r1
   25bc8:	andeq	r5, r2, r8, ror #29
   25bcc:	andeq	r5, r2, r8, ror #29
   25bd0:	andeq	r5, r2, r8, ror #29
   25bd4:	andeq	r5, r2, r8, ror #29
   25bd8:	andeq	r5, r2, r8, ror #29
   25bdc:	andeq	r5, r2, r8, ror #29
   25be0:	andeq	r5, r2, r8, ror #29
   25be4:	andeq	r5, r2, r8, ror #29
   25be8:	andeq	r6, r2, r0, lsr r0
   25bec:	andeq	r5, r2, r8, ror #29
   25bf0:	andeq	r6, r2, ip, lsl r1
   25bf4:	ldrdeq	r6, [r2], -r8
   25bf8:	andeq	r6, r2, r0, lsr r0
   25bfc:	andeq	r6, r2, r0, lsr r0
   25c00:	andeq	r6, r2, r0, lsr r0
   25c04:	andeq	r5, r2, r8, ror #29
   25c08:	ldrdeq	r6, [r2], -r8
   25c0c:	andeq	r5, r2, r8, ror #29
   25c10:	andeq	r5, r2, r8, ror #29
   25c14:	andeq	r5, r2, r8, ror #29
   25c18:	andeq	r5, r2, r8, ror #29
   25c1c:	muleq	r2, r0, r1
   25c20:	andeq	r6, r2, r0, lsr r1
   25c24:	andeq	r6, r2, r4, lsl #3
   25c28:	andeq	r5, r2, r8, ror #29
   25c2c:	andeq	r5, r2, r8, ror #29
   25c30:	andeq	r6, r2, r4, asr #1
   25c34:	andeq	r5, r2, r8, ror #29
   25c38:	andeq	r6, r2, r0, lsr r1
   25c3c:	andeq	r5, r2, r8, ror #29
   25c40:	andeq	r5, r2, r8, ror #29
   25c44:	andeq	r6, r2, r0, lsr r1
   25c48:	str	r5, [r6, #12]
   25c4c:	str	r7, [r6, #16]
   25c50:	ldrb	r3, [r5, #1]
   25c54:	ldr	r2, [sp, #16]
   25c58:	sub	r3, r3, #48	; 0x30
   25c5c:	cmp	r2, #0
   25c60:	moveq	r2, #1
   25c64:	str	r2, [sp, #16]
   25c68:	uxtb	r2, r3
   25c6c:	cmp	r2, #9
   25c70:	bls	26054 <_ZdlPv@@Base+0x3608>
   25c74:	ldr	r4, [r6, #20]
   25c78:	cmn	r4, #1
   25c7c:	beq	26010 <_ZdlPv@@Base+0x35c4>
   25c80:	ldr	r3, [sp, #8]
   25c84:	ldr	sl, [fp, #4]
   25c88:	cmp	r3, r4
   25c8c:	bls	25f78 <_ZdlPv@@Base+0x352c>
   25c90:	ldr	r2, [fp]
   25c94:	cmp	r2, r4
   25c98:	bhi	25cb4 <_ZdlPv@@Base+0x3268>
   25c9c:	sub	r1, sl, #16
   25ca0:	add	r2, r2, #1
   25ca4:	cmp	r2, r4
   25ca8:	str	r9, [r1, r2, lsl #4]
   25cac:	bls	25ca0 <_ZdlPv@@Base+0x3254>
   25cb0:	str	r2, [fp]
   25cb4:	ldr	r3, [sl, r4, lsl #4]
   25cb8:	cmp	r3, #0
   25cbc:	bne	262c4 <_ZdlPv@@Base+0x3878>
   25cc0:	mov	r3, r7
   25cc4:	mov	r2, #5
   25cc8:	str	r2, [sl, r4, lsl #4]
   25ccc:	ldrb	r4, [r3], #1
   25cd0:	mov	r5, r7
   25cd4:	cmp	r4, #46	; 0x2e
   25cd8:	mov	r7, r3
   25cdc:	bne	25a88 <_ZdlPv@@Base+0x303c>
   25ce0:	ldrb	r3, [r5, #1]
   25ce4:	cmp	r3, #42	; 0x2a
   25ce8:	bne	25f30 <_ZdlPv@@Base+0x34e4>
   25cec:	add	r7, r5, #2
   25cf0:	str	r5, [r6, #24]
   25cf4:	str	r7, [r6, #28]
   25cf8:	ldrb	r1, [r5, #2]
   25cfc:	ldr	r3, [sp, #28]
   25d00:	sub	r1, r1, #48	; 0x30
   25d04:	cmp	r3, #2
   25d08:	movcc	r3, #2
   25d0c:	str	r3, [sp, #28]
   25d10:	uxtb	r3, r1
   25d14:	cmp	r3, #9
   25d18:	bls	26444 <_ZdlPv@@Base+0x39f8>
   25d1c:	ldr	r4, [r6, #32]
   25d20:	cmn	r4, #1
   25d24:	beq	26424 <_ZdlPv@@Base+0x39d8>
   25d28:	ldr	r3, [sp, #8]
   25d2c:	ldr	sl, [fp, #4]
   25d30:	cmp	r3, r4
   25d34:	bls	26348 <_ZdlPv@@Base+0x38fc>
   25d38:	ldr	r2, [fp]
   25d3c:	cmp	r2, r4
   25d40:	bhi	25d5c <_ZdlPv@@Base+0x3310>
   25d44:	sub	r1, sl, #16
   25d48:	add	r2, r2, #1
   25d4c:	cmp	r2, r4
   25d50:	str	r9, [r1, r2, lsl #4]
   25d54:	bls	25d48 <_ZdlPv@@Base+0x32fc>
   25d58:	str	r2, [fp]
   25d5c:	ldr	r3, [sl, r4, lsl #4]
   25d60:	cmp	r3, #0
   25d64:	bne	263a8 <_ZdlPv@@Base+0x395c>
   25d68:	mov	r3, #5
   25d6c:	str	r3, [sl, r4, lsl #4]
   25d70:	mov	r5, r7
   25d74:	ldrb	r4, [r7]
   25d78:	b	25a88 <_ZdlPv@@Base+0x303c>
   25d7c:	mov	r4, #99	; 0x63
   25d80:	mov	r3, #14
   25d84:	str	r3, [sp, #20]
   25d88:	cmn	r8, #1
   25d8c:	strne	r8, [r6, #40]	; 0x28
   25d90:	beq	26248 <_ZdlPv@@Base+0x37fc>
   25d94:	ldr	r3, [sp, #8]
   25d98:	ldr	sl, [fp, #4]
   25d9c:	cmp	r3, r8
   25da0:	bls	261ec <_ZdlPv@@Base+0x37a0>
   25da4:	ldr	r3, [fp]
   25da8:	cmp	r3, r8
   25dac:	bhi	25dc8 <_ZdlPv@@Base+0x337c>
   25db0:	sub	r1, sl, #16
   25db4:	add	r3, r3, #1
   25db8:	cmp	r3, r8
   25dbc:	str	r9, [r1, r3, lsl #4]
   25dc0:	bls	25db4 <_ZdlPv@@Base+0x3368>
   25dc4:	str	r3, [fp]
   25dc8:	ldr	r3, [sl, r8, lsl #4]
   25dcc:	cmp	r3, #0
   25dd0:	bne	261d4 <_ZdlPv@@Base+0x3788>
   25dd4:	ldr	r3, [sp, #20]
   25dd8:	str	r3, [sl, r8, lsl #4]
   25ddc:	ldr	r3, [sp, #4]
   25de0:	strb	r4, [r6, #36]	; 0x24
   25de4:	ldr	r2, [sp, #24]
   25de8:	ldr	r4, [r3]
   25dec:	str	r5, [r6, #4]
   25df0:	add	r4, r4, #1
   25df4:	cmp	r2, r4
   25df8:	str	r4, [r3]
   25dfc:	ldrhi	r3, [r3, #4]
   25e00:	bhi	25930 <_ZdlPv@@Base+0x2ee4>
   25e04:	ldr	r3, [sp, #24]
   25e08:	cmp	r3, #0
   25e0c:	blt	2652c <_ZdlPv@@Base+0x3ae0>
   25e10:	ldr	r3, [sp, #24]
   25e14:	ldr	r2, [pc, #1872]	; 2656c <_ZdlPv@@Base+0x3b20>
   25e18:	lsl	r5, r3, #1
   25e1c:	cmp	r5, r2
   25e20:	bhi	2652c <_ZdlPv@@Base+0x3ae0>
   25e24:	ldr	r2, [sp, #4]
   25e28:	add	r1, r3, r3, lsl #2
   25e2c:	ldr	r6, [r2, #4]
   25e30:	add	r1, r3, r1, lsl #1
   25e34:	ldr	r3, [sp, #36]	; 0x24
   25e38:	lsl	r1, r1, #3
   25e3c:	cmp	r3, r6
   25e40:	beq	25fd8 <_ZdlPv@@Base+0x358c>
   25e44:	mov	r0, r6
   25e48:	bl	11220 <realloc@plt>
   25e4c:	subs	r3, r0, #0
   25e50:	beq	2652c <_ZdlPv@@Base+0x3ae0>
   25e54:	ldr	r2, [sp, #4]
   25e58:	ldm	r2, {r4, r6}
   25e5c:	ldr	r2, [sp, #36]	; 0x24
   25e60:	cmp	r2, r6
   25e64:	beq	25fe8 <_ZdlPv@@Base+0x359c>
   25e68:	ldr	r2, [sp, #4]
   25e6c:	str	r5, [sp, #24]
   25e70:	str	r3, [r2, #4]
   25e74:	b	25930 <_ZdlPv@@Base+0x2ee4>
   25e78:	mov	r2, r7
   25e7c:	ldrb	r3, [r2, #1]!
   25e80:	sub	r1, r3, #48	; 0x30
   25e84:	cmp	r1, #9
   25e88:	bls	25e7c <_ZdlPv@@Base+0x3430>
   25e8c:	cmp	r3, #36	; 0x24
   25e90:	mvnne	r8, #0
   25e94:	bne	25a00 <_ZdlPv@@Base+0x2fb4>
   25e98:	mov	r2, #0
   25e9c:	b	25ea8 <_ZdlPv@@Base+0x345c>
   25ea0:	cmp	ip, #9
   25ea4:	bhi	264b4 <_ZdlPv@@Base+0x3a68>
   25ea8:	ldr	r3, [pc, #1728]	; 26570 <_ZdlPv@@Base+0x3b24>
   25eac:	mov	r1, r5
   25eb0:	cmp	r2, r3
   25eb4:	addls	r2, r2, r2, lsl #2
   25eb8:	mvnhi	r3, #0
   25ebc:	lslls	r3, r2, #1
   25ec0:	ldrb	ip, [r5, #1]!
   25ec4:	adds	r3, r0, r3
   25ec8:	mov	r2, r3
   25ecc:	sub	r0, ip, #48	; 0x30
   25ed0:	uxtb	ip, r0
   25ed4:	bcc	25ea0 <_ZdlPv@@Base+0x3454>
   25ed8:	cmp	ip, #9
   25edc:	mvn	r3, #0
   25ee0:	mov	r1, r5
   25ee4:	bls	25ec0 <_ZdlPv@@Base+0x3474>
   25ee8:	mov	sl, fp
   25eec:	ldr	fp, [sp, #4]
   25ef0:	ldr	r3, [sl, #4]
   25ef4:	ldr	r2, [sp, #12]
   25ef8:	cmp	r2, r3
   25efc:	beq	25f08 <_ZdlPv@@Base+0x34bc>
   25f00:	mov	r0, r3
   25f04:	bl	1116c <free@plt>
   25f08:	ldr	r0, [fp, #4]
   25f0c:	ldr	r3, [sp, #36]	; 0x24
   25f10:	cmp	r3, r0
   25f14:	beq	25f1c <_ZdlPv@@Base+0x34d0>
   25f18:	bl	1116c <free@plt>
   25f1c:	bl	113b8 <__errno_location@plt>
   25f20:	mov	r3, #22
   25f24:	mvn	r1, #0
   25f28:	str	r3, [r0]
   25f2c:	b	25964 <_ZdlPv@@Base+0x2f18>
   25f30:	str	r5, [r6, #24]
   25f34:	ldrb	r3, [r5, #1]
   25f38:	sub	r3, r3, #48	; 0x30
   25f3c:	cmp	r3, #9
   25f40:	bhi	26548 <_ZdlPv@@Base+0x3afc>
   25f44:	ldrb	r3, [r7, #1]!
   25f48:	sub	r3, r3, #48	; 0x30
   25f4c:	cmp	r3, #9
   25f50:	bls	25f44 <_ZdlPv@@Base+0x34f8>
   25f54:	sub	r3, r7, r5
   25f58:	mov	r5, r7
   25f5c:	ldr	r2, [sp, #28]
   25f60:	str	r7, [r6, #28]
   25f64:	cmp	r2, r3
   25f68:	movcs	r3, r2
   25f6c:	ldrb	r4, [r7]
   25f70:	str	r3, [sp, #28]
   25f74:	b	25a88 <_ZdlPv@@Base+0x303c>
   25f78:	ldr	r3, [sp, #8]
   25f7c:	lsl	r3, r3, #1
   25f80:	cmp	r3, r4
   25f84:	str	r3, [sp, #8]
   25f88:	addls	r3, r4, #1
   25f8c:	strls	r3, [sp, #8]
   25f90:	ldr	r3, [sp, #8]
   25f94:	cmn	r3, #-268435455	; 0xf0000001
   25f98:	bhi	26554 <_ZdlPv@@Base+0x3b08>
   25f9c:	ldr	r2, [sp, #12]
   25fa0:	lsl	r1, r3, #4
   25fa4:	cmp	r2, sl
   25fa8:	beq	26304 <_ZdlPv@@Base+0x38b8>
   25fac:	mov	r0, sl
   25fb0:	bl	11220 <realloc@plt>
   25fb4:	ldr	r1, [fp, #4]
   25fb8:	subs	sl, r0, #0
   25fbc:	beq	26558 <_ZdlPv@@Base+0x3b0c>
   25fc0:	ldr	r3, [sp, #12]
   25fc4:	ldr	r2, [fp]
   25fc8:	cmp	r3, r1
   25fcc:	beq	263ec <_ZdlPv@@Base+0x39a0>
   25fd0:	str	sl, [fp, #4]
   25fd4:	b	25c94 <_ZdlPv@@Base+0x3248>
   25fd8:	mov	r0, r1
   25fdc:	bl	1134c <malloc@plt>
   25fe0:	subs	r3, r0, #0
   25fe4:	beq	26400 <_ZdlPv@@Base+0x39b4>
   25fe8:	add	r2, r4, r4, lsl #2
   25fec:	mov	r0, r3
   25ff0:	add	r2, r4, r2, lsl #1
   25ff4:	mov	r1, r6
   25ff8:	lsl	r2, r2, #2
   25ffc:	bl	11334 <memcpy@plt>
   26000:	ldr	r2, [sp, #4]
   26004:	ldr	r4, [r2]
   26008:	mov	r3, r0
   2600c:	b	25e68 <_ZdlPv@@Base+0x341c>
   26010:	ldr	r3, [sp, #32]
   26014:	cmn	r3, #1
   26018:	str	r3, [r6, #20]
   2601c:	add	r3, r3, #1
   26020:	beq	25ee8 <_ZdlPv@@Base+0x349c>
   26024:	ldr	r4, [sp, #32]
   26028:	str	r3, [sp, #32]
   2602c:	b	25c80 <_ZdlPv@@Base+0x3234>
   26030:	cmp	r3, #15
   26034:	movgt	r3, #12
   26038:	strgt	r3, [sp, #20]
   2603c:	bgt	25d88 <_ZdlPv@@Base+0x333c>
   26040:	tst	r3, #4
   26044:	movne	r3, #12
   26048:	moveq	r3, #11
   2604c:	str	r3, [sp, #20]
   26050:	b	25d88 <_ZdlPv@@Base+0x333c>
   26054:	mov	r1, r7
   26058:	ldrb	r2, [r1, #1]!
   2605c:	sub	r0, r2, #48	; 0x30
   26060:	cmp	r0, #9
   26064:	bls	26058 <_ZdlPv@@Base+0x360c>
   26068:	cmp	r2, #36	; 0x24
   2606c:	bne	25c74 <_ZdlPv@@Base+0x3228>
   26070:	mov	r1, #0
   26074:	b	26080 <_ZdlPv@@Base+0x3634>
   26078:	cmp	ip, #9
   2607c:	bhi	264fc <_ZdlPv@@Base+0x3ab0>
   26080:	ldr	r2, [pc, #1256]	; 26570 <_ZdlPv@@Base+0x3b24>
   26084:	mov	r0, r7
   26088:	cmp	r1, r2
   2608c:	addls	r1, r1, r1, lsl #2
   26090:	mvnhi	r2, #0
   26094:	lslls	r2, r1, #1
   26098:	ldrb	ip, [r7, #1]!
   2609c:	adds	r2, r3, r2
   260a0:	mov	r1, r2
   260a4:	sub	r3, ip, #48	; 0x30
   260a8:	uxtb	ip, r3
   260ac:	bcc	26078 <_ZdlPv@@Base+0x362c>
   260b0:	cmp	ip, #9
   260b4:	mvn	r2, #0
   260b8:	mov	r0, r7
   260bc:	bls	26098 <_ZdlPv@@Base+0x364c>
   260c0:	b	25ee8 <_ZdlPv@@Base+0x349c>
   260c4:	cmp	r3, #7
   260c8:	movgt	r3, #16
   260cc:	movle	r3, #15
   260d0:	str	r3, [sp, #20]
   260d4:	b	25d88 <_ZdlPv@@Base+0x333c>
   260d8:	cmp	r3, #15
   260dc:	bgt	263d4 <_ZdlPv@@Base+0x3988>
   260e0:	tst	r3, #4
   260e4:	bne	263d4 <_ZdlPv@@Base+0x3988>
   260e8:	cmp	r3, #7
   260ec:	movgt	r3, #7
   260f0:	strgt	r3, [sp, #20]
   260f4:	bgt	25d88 <_ZdlPv@@Base+0x333c>
   260f8:	tst	r3, #2
   260fc:	movne	r3, #1
   26100:	strne	r3, [sp, #20]
   26104:	bne	25d88 <_ZdlPv@@Base+0x333c>
   26108:	tst	r3, #1
   2610c:	movne	r3, #3
   26110:	moveq	r3, #5
   26114:	str	r3, [sp, #20]
   26118:	b	25d88 <_ZdlPv@@Base+0x333c>
   2611c:	cmp	r3, #7
   26120:	movgt	r3, #14
   26124:	movle	r3, #13
   26128:	str	r3, [sp, #20]
   2612c:	b	25d88 <_ZdlPv@@Base+0x333c>
   26130:	cmp	r3, #15
   26134:	bgt	263c8 <_ZdlPv@@Base+0x397c>
   26138:	tst	r3, #4
   2613c:	bne	263c8 <_ZdlPv@@Base+0x397c>
   26140:	cmp	r3, #7
   26144:	movgt	r3, #8
   26148:	strgt	r3, [sp, #20]
   2614c:	bgt	25d88 <_ZdlPv@@Base+0x333c>
   26150:	tst	r3, #2
   26154:	movne	r3, #2
   26158:	strne	r3, [sp, #20]
   2615c:	bne	25d88 <_ZdlPv@@Base+0x333c>
   26160:	tst	r3, #1
   26164:	movne	r3, #4
   26168:	moveq	r3, #6
   2616c:	str	r3, [sp, #20]
   26170:	b	25d88 <_ZdlPv@@Base+0x333c>
   26174:	mov	r3, #16
   26178:	str	r3, [sp, #20]
   2617c:	mov	r4, #115	; 0x73
   26180:	b	25d88 <_ZdlPv@@Base+0x333c>
   26184:	mov	r3, #17
   26188:	str	r3, [sp, #20]
   2618c:	b	25d88 <_ZdlPv@@Base+0x333c>
   26190:	cmp	r3, #15
   26194:	bgt	263bc <_ZdlPv@@Base+0x3970>
   26198:	tst	r3, #4
   2619c:	bne	263bc <_ZdlPv@@Base+0x3970>
   261a0:	cmp	r3, #7
   261a4:	movgt	r3, #21
   261a8:	strgt	r3, [sp, #20]
   261ac:	bgt	25d88 <_ZdlPv@@Base+0x333c>
   261b0:	tst	r3, #2
   261b4:	movne	r3, #18
   261b8:	strne	r3, [sp, #20]
   261bc:	bne	25d88 <_ZdlPv@@Base+0x333c>
   261c0:	tst	r3, #1
   261c4:	movne	r3, #19
   261c8:	moveq	r3, #20
   261cc:	str	r3, [sp, #20]
   261d0:	b	25d88 <_ZdlPv@@Base+0x333c>
   261d4:	ldr	r2, [sp, #20]
   261d8:	cmp	r3, r2
   261dc:	beq	25ddc <_ZdlPv@@Base+0x3390>
   261e0:	mov	r3, sl
   261e4:	ldr	fp, [sp, #4]
   261e8:	b	25ef4 <_ZdlPv@@Base+0x34a8>
   261ec:	ldr	r3, [sp, #8]
   261f0:	lsl	r3, r3, #1
   261f4:	cmp	r3, r8
   261f8:	str	r3, [sp, #8]
   261fc:	addls	r3, r8, #1
   26200:	strls	r3, [sp, #8]
   26204:	ldr	r3, [sp, #8]
   26208:	cmn	r3, #-268435455	; 0xf0000001
   2620c:	bhi	26554 <_ZdlPv@@Base+0x3b08>
   26210:	ldr	r2, [sp, #12]
   26214:	lsl	r1, r3, #4
   26218:	cmp	r2, sl
   2621c:	beq	262d8 <_ZdlPv@@Base+0x388c>
   26220:	mov	r0, sl
   26224:	bl	11220 <realloc@plt>
   26228:	subs	sl, r0, #0
   2622c:	beq	2652c <_ZdlPv@@Base+0x3ae0>
   26230:	ldr	r3, [fp, #4]
   26234:	ldr	r2, [sp, #12]
   26238:	cmp	r2, r3
   2623c:	beq	26560 <_ZdlPv@@Base+0x3b14>
   26240:	str	sl, [fp, #4]
   26244:	b	25da4 <_ZdlPv@@Base+0x3358>
   26248:	ldr	r3, [sp, #32]
   2624c:	cmn	r3, #1
   26250:	str	r3, [r6, #40]	; 0x28
   26254:	add	r3, r3, #1
   26258:	beq	25ee8 <_ZdlPv@@Base+0x349c>
   2625c:	ldr	r8, [sp, #32]
   26260:	str	r3, [sp, #32]
   26264:	b	25d94 <_ZdlPv@@Base+0x3348>
   26268:	str	r5, [r6, #12]
   2626c:	ldrb	r3, [r5]
   26270:	sub	r3, r3, #48	; 0x30
   26274:	cmp	r3, #9
   26278:	bhi	262b8 <_ZdlPv@@Base+0x386c>
   2627c:	mov	r7, r5
   26280:	b	26288 <_ZdlPv@@Base+0x383c>
   26284:	mov	r7, r2
   26288:	ldrb	r3, [r7, #1]
   2628c:	add	r2, r7, #1
   26290:	sub	r3, r3, #48	; 0x30
   26294:	cmp	r3, #9
   26298:	bls	26284 <_ZdlPv@@Base+0x3838>
   2629c:	ldr	r3, [sp, #16]
   262a0:	sub	r5, r2, r5
   262a4:	cmp	r3, r5
   262a8:	movcc	r3, r5
   262ac:	add	r7, r7, #2
   262b0:	mov	r5, r2
   262b4:	str	r3, [sp, #16]
   262b8:	str	r5, [r6, #16]
   262bc:	ldrb	r4, [r5]
   262c0:	b	25a80 <_ZdlPv@@Base+0x3034>
   262c4:	cmp	r3, #5
   262c8:	bne	261e0 <_ZdlPv@@Base+0x3794>
   262cc:	mov	r5, r7
   262d0:	ldrb	r4, [r7], #1
   262d4:	b	25a80 <_ZdlPv@@Base+0x3034>
   262d8:	mov	r0, r1
   262dc:	bl	1134c <malloc@plt>
   262e0:	subs	r3, r0, #0
   262e4:	beq	26314 <_ZdlPv@@Base+0x38c8>
   262e8:	ldr	r2, [fp]
   262ec:	mov	r1, sl
   262f0:	mov	r0, r3
   262f4:	lsl	r2, r2, #4
   262f8:	bl	11334 <memcpy@plt>
   262fc:	mov	sl, r0
   26300:	b	26240 <_ZdlPv@@Base+0x37f4>
   26304:	mov	r0, r1
   26308:	bl	1134c <malloc@plt>
   2630c:	cmp	r0, #0
   26310:	bne	263e0 <_ZdlPv@@Base+0x3994>
   26314:	ldr	fp, [sp, #4]
   26318:	ldr	r0, [fp, #4]
   2631c:	ldr	r3, [sp, #36]	; 0x24
   26320:	cmp	r3, r0
   26324:	beq	2632c <_ZdlPv@@Base+0x38e0>
   26328:	bl	1116c <free@plt>
   2632c:	bl	113b8 <__errno_location@plt>
   26330:	mov	r3, #12
   26334:	mvn	r1, #0
   26338:	str	r3, [r0]
   2633c:	mov	r0, r1
   26340:	add	sp, sp, #44	; 0x2c
   26344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26348:	ldr	r3, [sp, #8]
   2634c:	lsl	r3, r3, #1
   26350:	cmp	r3, r4
   26354:	str	r3, [sp, #8]
   26358:	addls	r3, r4, #1
   2635c:	strls	r3, [sp, #8]
   26360:	ldr	r3, [sp, #8]
   26364:	cmn	r3, #-268435455	; 0xf0000001
   26368:	bhi	26554 <_ZdlPv@@Base+0x3b08>
   2636c:	ldr	r2, [sp, #12]
   26370:	lsl	r1, r3, #4
   26374:	cmp	r2, sl
   26378:	beq	264cc <_ZdlPv@@Base+0x3a80>
   2637c:	mov	r0, sl
   26380:	bl	11220 <realloc@plt>
   26384:	ldr	r1, [fp, #4]
   26388:	subs	sl, r0, #0
   2638c:	beq	26558 <_ZdlPv@@Base+0x3b0c>
   26390:	ldr	r3, [sp, #12]
   26394:	ldr	r2, [fp]
   26398:	cmp	r3, r1
   2639c:	beq	264e8 <_ZdlPv@@Base+0x3a9c>
   263a0:	str	sl, [fp, #4]
   263a4:	b	25d3c <_ZdlPv@@Base+0x32f0>
   263a8:	cmp	r3, #5
   263ac:	bne	261e0 <_ZdlPv@@Base+0x3794>
   263b0:	ldrb	r4, [r7]
   263b4:	mov	r5, r7
   263b8:	b	25a88 <_ZdlPv@@Base+0x303c>
   263bc:	mov	r3, #22
   263c0:	str	r3, [sp, #20]
   263c4:	b	25d88 <_ZdlPv@@Base+0x333c>
   263c8:	mov	r3, #10
   263cc:	str	r3, [sp, #20]
   263d0:	b	25d88 <_ZdlPv@@Base+0x333c>
   263d4:	mov	r3, #9
   263d8:	str	r3, [sp, #20]
   263dc:	b	25d88 <_ZdlPv@@Base+0x333c>
   263e0:	ldr	r2, [fp]
   263e4:	ldr	r1, [sp, #12]
   263e8:	mov	sl, r0
   263ec:	lsl	r2, r2, #4
   263f0:	mov	r0, sl
   263f4:	bl	11334 <memcpy@plt>
   263f8:	ldr	r2, [fp]
   263fc:	b	25fd0 <_ZdlPv@@Base+0x3584>
   26400:	mov	sl, fp
   26404:	ldr	r3, [sp, #12]
   26408:	ldr	r1, [sl, #4]
   2640c:	ldr	fp, [sp, #4]
   26410:	cmp	r3, r1
   26414:	beq	2632c <_ZdlPv@@Base+0x38e0>
   26418:	mov	r0, r1
   2641c:	bl	1116c <free@plt>
   26420:	b	26318 <_ZdlPv@@Base+0x38cc>
   26424:	ldr	r3, [sp, #32]
   26428:	cmn	r3, #1
   2642c:	str	r3, [r6, #32]
   26430:	add	r3, r3, #1
   26434:	beq	25ee8 <_ZdlPv@@Base+0x349c>
   26438:	ldr	r4, [sp, #32]
   2643c:	str	r3, [sp, #32]
   26440:	b	25d28 <_ZdlPv@@Base+0x32dc>
   26444:	mov	r2, r7
   26448:	ldrb	r3, [r2, #1]!
   2644c:	sub	r0, r3, #48	; 0x30
   26450:	cmp	r0, #9
   26454:	bls	26448 <_ZdlPv@@Base+0x39fc>
   26458:	cmp	r3, #36	; 0x24
   2645c:	bne	25d1c <_ZdlPv@@Base+0x32d0>
   26460:	mov	r2, #0
   26464:	b	26470 <_ZdlPv@@Base+0x3a24>
   26468:	cmp	ip, #9
   2646c:	bhi	26514 <_ZdlPv@@Base+0x3ac8>
   26470:	ldr	r3, [pc, #248]	; 26570 <_ZdlPv@@Base+0x3b24>
   26474:	mov	r0, r7
   26478:	cmp	r2, r3
   2647c:	addls	r2, r2, r2, lsl #2
   26480:	mvnhi	r3, #0
   26484:	lslls	r3, r2, #1
   26488:	ldrb	ip, [r7, #1]!
   2648c:	adds	r3, r1, r3
   26490:	mov	r2, r3
   26494:	sub	r1, ip, #48	; 0x30
   26498:	uxtb	ip, r1
   2649c:	bcc	26468 <_ZdlPv@@Base+0x3a1c>
   264a0:	cmp	ip, #9
   264a4:	mvn	r3, #0
   264a8:	mov	r0, r7
   264ac:	bls	26488 <_ZdlPv@@Base+0x3a3c>
   264b0:	b	25ee8 <_ZdlPv@@Base+0x349c>
   264b4:	sub	r8, r3, #1
   264b8:	cmn	r8, #3
   264bc:	bhi	25ee8 <_ZdlPv@@Base+0x349c>
   264c0:	add	r5, r1, #2
   264c4:	ldrb	r4, [r1, #2]
   264c8:	b	25a00 <_ZdlPv@@Base+0x2fb4>
   264cc:	mov	r0, r1
   264d0:	bl	1134c <malloc@plt>
   264d4:	cmp	r0, #0
   264d8:	beq	26314 <_ZdlPv@@Base+0x38c8>
   264dc:	ldr	r2, [fp]
   264e0:	ldr	r1, [sp, #12]
   264e4:	mov	sl, r0
   264e8:	lsl	r2, r2, #4
   264ec:	mov	r0, sl
   264f0:	bl	11334 <memcpy@plt>
   264f4:	ldr	r2, [fp]
   264f8:	b	263a0 <_ZdlPv@@Base+0x3954>
   264fc:	sub	r4, r2, #1
   26500:	cmn	r4, #3
   26504:	bhi	25ee8 <_ZdlPv@@Base+0x349c>
   26508:	str	r4, [r6, #20]
   2650c:	add	r7, r0, #2
   26510:	b	25c80 <_ZdlPv@@Base+0x3234>
   26514:	sub	r4, r3, #1
   26518:	cmn	r4, #3
   2651c:	bhi	25ee8 <_ZdlPv@@Base+0x349c>
   26520:	str	r4, [r6, #32]
   26524:	add	r7, r0, #2
   26528:	b	25d28 <_ZdlPv@@Base+0x32dc>
   2652c:	mov	sl, fp
   26530:	ldr	fp, [sp, #4]
   26534:	ldr	r1, [sl, #4]
   26538:	ldr	r3, [sp, #12]
   2653c:	cmp	r3, r1
   26540:	bne	26418 <_ZdlPv@@Base+0x39cc>
   26544:	b	26318 <_ZdlPv@@Base+0x38cc>
   26548:	mov	r5, r7
   2654c:	mov	r3, #1
   26550:	b	25f5c <_ZdlPv@@Base+0x3510>
   26554:	mov	r1, sl
   26558:	ldr	fp, [sp, #4]
   2655c:	b	26538 <_ZdlPv@@Base+0x3aec>
   26560:	mov	r3, sl
   26564:	mov	sl, r2
   26568:	b	262e8 <_ZdlPv@@Base+0x389c>
   2656c:	ldrbeq	r7, [r1, #1117]	; 0x45d
   26570:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   26574:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26578:	mov	r7, r0
   2657c:	ldr	r6, [pc, #72]	; 265cc <_ZdlPv@@Base+0x3b80>
   26580:	ldr	r5, [pc, #72]	; 265d0 <_ZdlPv@@Base+0x3b84>
   26584:	add	r6, pc, r6
   26588:	add	r5, pc, r5
   2658c:	sub	r6, r6, r5
   26590:	mov	r8, r1
   26594:	mov	r9, r2
   26598:	bl	11110 <sqrt@plt-0x20>
   2659c:	asrs	r6, r6, #2
   265a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   265a4:	mov	r4, #0
   265a8:	add	r4, r4, #1
   265ac:	ldr	r3, [r5], #4
   265b0:	mov	r2, r9
   265b4:	mov	r1, r8
   265b8:	mov	r0, r7
   265bc:	blx	r3
   265c0:	cmp	r6, r4
   265c4:	bne	265a8 <_ZdlPv@@Base+0x3b5c>
   265c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   265cc:	ldrdeq	r5, [r1], -r0
   265d0:	muleq	r1, r4, r7
   265d4:	bx	lr

Disassembly of section .fini:

000265d8 <.fini>:
   265d8:	push	{r3, lr}
   265dc:	pop	{r3, pc}
