{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1562533100558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562533100572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562533100604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562533100604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] port" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1562533100651 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1562533100651 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562533100780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562533100787 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562533100980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562533100980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562533100980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562533100980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3092 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562533100984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3094 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562533100984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3096 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562533100984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3098 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562533100984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3100 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562533100984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562533100984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562533100986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 116 " "No exact pin location assignment(s) for 98 pins of 116 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 13 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[1\]\[1\] " "Pin player1Projectile\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[1\]\[0\] " "Pin player1Projectile\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[1\]\[3\] " "Pin player1Projectile\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[1\]\[2\] " "Pin player1Projectile\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[0\]\[0\] " "Pin player1Projectile\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[0\]\[3\] " "Pin player1Projectile\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[0\]\[2\] " "Pin player1Projectile\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Projectile\[0\]\[1\] " "Pin player1Projectile\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[1\]\[1\] " "Pin enemies\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[1\]\[0\] " "Pin enemies\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[1\]\[3\] " "Pin enemies\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[1\]\[2\] " "Pin enemies\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[0\]\[0\] " "Pin enemies\[1\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemiesRunning\[1\] " "Pin enemiesRunning\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemiesRunning[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 15 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemiesRunning[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[0\]\[1\] " "Pin enemies\[1\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[1\]\[1\] " "Pin enemies\[0\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[1\]\[0\] " "Pin enemies\[0\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[1\]\[3\] " "Pin enemies\[0\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[1\]\[2\] " "Pin enemies\[0\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[0\]\[0\] " "Pin enemies\[0\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemiesRunning\[0\] " "Pin enemiesRunning\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemiesRunning[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 15 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemiesRunning[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[0\]\[1\] " "Pin enemies\[0\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[0\]\[3\] " "Pin enemies\[0\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[0\]\[0\]\[2\] " "Pin enemies\[0\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[0\]\[3\] " "Pin enemies\[1\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemies\[1\]\[0\]\[2\] " "Pin enemies\[1\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[1\]\[1\] " "Pin enemyProjectiles\[4\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[1\]\[0\] " "Pin enemyProjectiles\[4\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[1\]\[3\] " "Pin enemyProjectiles\[4\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[1\]\[2\] " "Pin enemyProjectiles\[4\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[0\]\[0\] " "Pin enemyProjectiles\[4\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[0\]\[3\] " "Pin enemyProjectiles\[4\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[0\]\[2\] " "Pin enemyProjectiles\[4\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[4\]\[0\]\[1\] " "Pin enemyProjectiles\[4\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[1\]\[1\] " "Pin enemyProjectiles\[0\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[1\]\[0\] " "Pin enemyProjectiles\[0\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[1\]\[3\] " "Pin enemyProjectiles\[0\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[1\]\[2\] " "Pin enemyProjectiles\[0\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[0\]\[0\] " "Pin enemyProjectiles\[0\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[0\]\[3\] " "Pin enemyProjectiles\[0\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[0\]\[2\] " "Pin enemyProjectiles\[0\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[0\]\[0\]\[1\] " "Pin enemyProjectiles\[0\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[1\]\[1\] " "Pin enemyProjectiles\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[1\]\[0\] " "Pin enemyProjectiles\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[1\]\[3\] " "Pin enemyProjectiles\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[1\]\[2\] " "Pin enemyProjectiles\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[0\]\[0\] " "Pin enemyProjectiles\[1\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[0\]\[3\] " "Pin enemyProjectiles\[1\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[0\]\[2\] " "Pin enemyProjectiles\[1\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[1\]\[0\]\[1\] " "Pin enemyProjectiles\[1\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[1\]\[1\] " "Pin enemyProjectiles\[2\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[1\]\[0\] " "Pin enemyProjectiles\[2\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[1\]\[3\] " "Pin enemyProjectiles\[2\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[1\]\[2\] " "Pin enemyProjectiles\[2\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[0\]\[0\] " "Pin enemyProjectiles\[2\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[0\]\[3\] " "Pin enemyProjectiles\[2\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[0\]\[2\] " "Pin enemyProjectiles\[2\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[2\]\[0\]\[1\] " "Pin enemyProjectiles\[2\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[1\]\[1\] " "Pin enemyProjectiles\[3\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[1\]\[0\] " "Pin enemyProjectiles\[3\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[1\]\[3\] " "Pin enemyProjectiles\[3\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[1\]\[2\] " "Pin enemyProjectiles\[3\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[0\]\[0\] " "Pin enemyProjectiles\[3\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[0\]\[3\] " "Pin enemyProjectiles\[3\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[0\]\[2\] " "Pin enemyProjectiles\[3\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enemyProjectiles\[3\]\[0\]\[1\] " "Pin enemyProjectiles\[3\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[1\]\[0\] " "Pin player2Projectile\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[1\]\[1\] " "Pin player2Projectile\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[1\]\[2\] " "Pin player2Projectile\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[1\]\[3\] " "Pin player2Projectile\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[0\]\[0\] " "Pin player2Projectile\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[0\]\[2\] " "Pin player2Projectile\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[0\]\[3\] " "Pin player2Projectile\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Projectile\[0\]\[1\] " "Pin player2Projectile\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Lives\[1\] " "Pin player1Lives\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Lives[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Lives[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player1Lives\[0\] " "Pin player1Lives\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Lives[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Lives[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[0\]\[1\] " "Pin players\[0\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[1\]\[0\] " "Pin players\[0\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[1\]\[1\] " "Pin players\[0\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[1\]\[2\] " "Pin players\[0\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[1\]\[3\] " "Pin players\[0\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[0\]\[0\] " "Pin players\[0\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[0\]\[2\] " "Pin players\[0\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[0\]\[0\]\[3\] " "Pin players\[0\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[1\]\[1\] " "Pin players\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[1\]\[0\] " "Pin players\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[1\]\[3\] " "Pin players\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[1\]\[2\] " "Pin players\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[0\]\[0\] " "Pin players\[1\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[0\]\[1\] " "Pin players\[1\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Lives\[0\] " "Pin player2Lives\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Lives[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Lives[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player2Lives\[1\] " "Pin player2Lives\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Lives[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Lives[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[0\]\[3\] " "Pin players\[1\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "players\[1\]\[0\]\[2\] " "Pin players\[1\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562533101531 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1562533101531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562533101555 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 192 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C|pll_altpll_0:altpll_0|pll_altpll_0_altpll_h542:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562533101555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562533101806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562533101806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562533101810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1562533101811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562533101815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562533101815 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562533101816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562533101822 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562533101822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562533101822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562533101823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562533101824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562533101825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562533101825 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562533101826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562533101853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562533101854 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562533101854 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 97 1 0 " "Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 97 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1562533101860 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1562533101860 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562533101860 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562533101861 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1562533101861 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562533101861 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562533102053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562533102993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562533103520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562533103531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562533107140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562533107140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562533107508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562533108484 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562533108484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562533110235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562533110236 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562533110236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562533110265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562533110306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562533110737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562533110769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562533111006 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562533111411 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1562533112027 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "102 Cyclone III " "102 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL G22 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL G15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL Y13 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[1\]\[1\] 3.3-V LVTTL F11 " "Pin player1Projectile\[1\]\[1\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[1\]\[0\] 3.3-V LVTTL E13 " "Pin player1Projectile\[1\]\[0\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[1\]\[3\] 3.3-V LVTTL D13 " "Pin player1Projectile\[1\]\[3\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[1\]\[2\] 3.3-V LVTTL AB13 " "Pin player1Projectile\[1\]\[2\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[0\]\[0\] 3.3-V LVTTL K16 " "Pin player1Projectile\[0\]\[0\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[0\]\[3\] 3.3-V LVTTL H1 " "Pin player1Projectile\[0\]\[3\] uses I/O standard 3.3-V LVTTL at H1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[0\]\[2\] 3.3-V LVTTL A15 " "Pin player1Projectile\[0\]\[2\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Projectile\[0\]\[1\] 3.3-V LVTTL E12 " "Pin player1Projectile\[0\]\[1\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Projectile[0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 19 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Projectile[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[1\]\[1\] 3.3-V LVTTL M2 " "Pin enemies\[1\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[1\]\[0\] 3.3-V LVTTL AB7 " "Pin enemies\[1\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[1\]\[3\] 3.3-V LVTTL U10 " "Pin enemies\[1\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[1\]\[2\] 3.3-V LVTTL V11 " "Pin enemies\[1\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[0\]\[0\] 3.3-V LVTTL B9 " "Pin enemies\[1\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemiesRunning\[1\] 3.3-V LVTTL T11 " "Pin enemiesRunning\[1\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemiesRunning[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 15 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemiesRunning[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[0\]\[1\] 3.3-V LVTTL AB14 " "Pin enemies\[1\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[1\]\[1\] 3.3-V LVTTL V10 " "Pin enemies\[0\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[1\]\[0\] 3.3-V LVTTL M1 " "Pin enemies\[0\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[1\]\[3\] 3.3-V LVTTL L6 " "Pin enemies\[0\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at L6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[1\]\[2\] 3.3-V LVTTL E7 " "Pin enemies\[0\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[0\]\[0\] 3.3-V LVTTL U11 " "Pin enemies\[0\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemiesRunning\[0\] 3.3-V LVTTL Y10 " "Pin enemiesRunning\[0\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemiesRunning[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 15 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemiesRunning[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[0\]\[1\] 3.3-V LVTTL AA10 " "Pin enemies\[0\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[0\]\[3\] 3.3-V LVTTL V9 " "Pin enemies\[0\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[0\]\[0\]\[2\] 3.3-V LVTTL W10 " "Pin enemies\[0\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[0\]\[3\] 3.3-V LVTTL M6 " "Pin enemies\[1\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemies\[1\]\[0\]\[2\] 3.3-V LVTTL G13 " "Pin enemies\[1\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at G13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemies[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 14 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemies[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[1\]\[1\] 3.3-V LVTTL D10 " "Pin enemyProjectiles\[4\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[1\]\[0\] 3.3-V LVTTL H18 " "Pin enemyProjectiles\[4\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at H18" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[1\]\[3\] 3.3-V LVTTL H9 " "Pin enemyProjectiles\[4\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[1\]\[2\] 3.3-V LVTTL J4 " "Pin enemyProjectiles\[4\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[0\]\[0\] 3.3-V LVTTL B8 " "Pin enemyProjectiles\[4\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[0\]\[3\] 3.3-V LVTTL G11 " "Pin enemyProjectiles\[4\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[0\]\[2\] 3.3-V LVTTL C13 " "Pin enemyProjectiles\[4\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[4\]\[0\]\[1\] 3.3-V LVTTL M16 " "Pin enemyProjectiles\[4\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[4][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[4][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[1\]\[1\] 3.3-V LVTTL H13 " "Pin enemyProjectiles\[0\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[1\]\[0\] 3.3-V LVTTL AA13 " "Pin enemyProjectiles\[0\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[1\]\[3\] 3.3-V LVTTL G10 " "Pin enemyProjectiles\[0\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[1\]\[2\] 3.3-V LVTTL A13 " "Pin enemyProjectiles\[0\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[0\]\[0\] 3.3-V LVTTL A17 " "Pin enemyProjectiles\[0\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[0\]\[3\] 3.3-V LVTTL V14 " "Pin enemyProjectiles\[0\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[0\]\[2\] 3.3-V LVTTL N2 " "Pin enemyProjectiles\[0\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[0\]\[0\]\[1\] 3.3-V LVTTL A16 " "Pin enemyProjectiles\[0\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[1\]\[1\] 3.3-V LVTTL A10 " "Pin enemyProjectiles\[1\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[1\]\[0\] 3.3-V LVTTL J18 " "Pin enemyProjectiles\[1\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[1\]\[3\] 3.3-V LVTTL C10 " "Pin enemyProjectiles\[1\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[1\]\[2\] 3.3-V LVTTL G8 " "Pin enemyProjectiles\[1\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at G8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[0\]\[0\] 3.3-V LVTTL H10 " "Pin enemyProjectiles\[1\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[0\]\[3\] 3.3-V LVTTL J3 " "Pin enemyProjectiles\[1\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[0\]\[2\] 3.3-V LVTTL AA8 " "Pin enemyProjectiles\[1\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[1\]\[0\]\[1\] 3.3-V LVTTL L16 " "Pin enemyProjectiles\[1\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[1\]\[1\] 3.3-V LVTTL C7 " "Pin enemyProjectiles\[2\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[1\]\[0\] 3.3-V LVTTL A7 " "Pin enemyProjectiles\[2\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[1\]\[3\] 3.3-V LVTTL A8 " "Pin enemyProjectiles\[2\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[1\]\[2\] 3.3-V LVTTL A5 " "Pin enemyProjectiles\[2\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[0\]\[0\] 3.3-V LVTTL B6 " "Pin enemyProjectiles\[2\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[0\]\[3\] 3.3-V LVTTL AA9 " "Pin enemyProjectiles\[2\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[0\]\[2\] 3.3-V LVTTL AA14 " "Pin enemyProjectiles\[2\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[2\]\[0\]\[1\] 3.3-V LVTTL W13 " "Pin enemyProjectiles\[2\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[2][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[2][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[1\]\[1\] 3.3-V LVTTL C8 " "Pin enemyProjectiles\[3\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[1\]\[0\] 3.3-V LVTTL A9 " "Pin enemyProjectiles\[3\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[1\]\[3\] 3.3-V LVTTL G9 " "Pin enemyProjectiles\[3\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[1\]\[2\] 3.3-V LVTTL E9 " "Pin enemyProjectiles\[3\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[0\]\[0\] 3.3-V LVTTL J1 " "Pin enemyProjectiles\[3\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[0\]\[3\] 3.3-V LVTTL A6 " "Pin enemyProjectiles\[3\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[0\]\[2\] 3.3-V LVTTL A14 " "Pin enemyProjectiles\[3\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enemyProjectiles\[3\]\[0\]\[1\] 3.3-V LVTTL AA15 " "Pin enemyProjectiles\[3\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { enemyProjectiles[3][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enemyProjectiles[3][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[1\]\[0\] 3.3-V LVTTL B10 " "Pin player2Projectile\[1\]\[0\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[1\]\[1\] 3.3-V LVTTL T22 " "Pin player2Projectile\[1\]\[1\] uses I/O standard 3.3-V LVTTL at T22" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[1\]\[2\] 3.3-V LVTTL T21 " "Pin player2Projectile\[1\]\[2\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[1\]\[3\] 3.3-V LVTTL E10 " "Pin player2Projectile\[1\]\[3\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[0\]\[0\] 3.3-V LVTTL J16 " "Pin player2Projectile\[0\]\[0\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[0\]\[2\] 3.3-V LVTTL AA12 " "Pin player2Projectile\[0\]\[2\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[0\]\[3\] 3.3-V LVTTL AB12 " "Pin player2Projectile\[0\]\[3\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Projectile\[0\]\[1\] 3.3-V LVTTL V12 " "Pin player2Projectile\[0\]\[1\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Projectile[0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 20 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Projectile[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Lives\[1\] 3.3-V LVTTL E11 " "Pin player1Lives\[1\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Lives[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Lives[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player1Lives\[0\] 3.3-V LVTTL F9 " "Pin player1Lives\[0\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player1Lives[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player1Lives[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[0\]\[1\] 3.3-V LVTTL AB8 " "Pin players\[0\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[1\]\[0\] 3.3-V LVTTL H11 " "Pin players\[0\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at H11" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[1\]\[1\] 3.3-V LVTTL G12 " "Pin players\[0\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at G12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[1\]\[2\] 3.3-V LVTTL B7 " "Pin players\[0\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[1\]\[3\] 3.3-V LVTTL J2 " "Pin players\[0\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[0\]\[0\] 3.3-V LVTTL E14 " "Pin players\[0\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[0\]\[2\] 3.3-V LVTTL P2 " "Pin players\[0\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[0\]\[0\]\[3\] 3.3-V LVTTL M4 " "Pin players\[0\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[0][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[0][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[1\]\[1\] 3.3-V LVTTL B15 " "Pin players\[1\]\[1\]\[1\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[1\]\[0\] 3.3-V LVTTL AB9 " "Pin players\[1\]\[1\]\[0\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[1\]\[3\] 3.3-V LVTTL E1 " "Pin players\[1\]\[1\]\[3\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[1\]\[2\] 3.3-V LVTTL B5 " "Pin players\[1\]\[1\]\[2\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][1][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[0\]\[0\] 3.3-V LVTTL F13 " "Pin players\[1\]\[0\]\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[0\]\[1\] 3.3-V LVTTL C15 " "Pin players\[1\]\[0\]\[1\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Lives\[0\] 3.3-V LVTTL B13 " "Pin player2Lives\[0\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Lives[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Lives[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player2Lives\[1\] 3.3-V LVTTL AB10 " "Pin player2Lives\[1\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { player2Lives[1] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 17 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player2Lives[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[0\]\[3\] 3.3-V LVTTL K7 " "Pin players\[1\]\[0\]\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][3] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "players\[1\]\[0\]\[2\] 3.3-V LVTTL B14 " "Pin players\[1\]\[0\]\[2\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { players[1][0][2] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 16 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { players[1][0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL H2 " "Pin RESET uses I/O standard 3.3-V LVTTL at H2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562533112045 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1562533112045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UTFPR/8Periodo/LogRep/VGA/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file F:/UTFPR/8Periodo/LogRep/VGA/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562533112218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562533112693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:58:32 2019 " "Processing ended: Sun Jul 07 17:58:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562533112693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562533112693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562533112693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562533112693 ""}
