<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='438' ll='441' type='llvm::BitVector &amp; llvm::BitVector::reset()'/>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='402' u='c' c='_ZN4llvm14SmallBitVector5resetEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='173' u='c' c='_ZN4llvm25MachineFunctionProperties5resetEv'/>
<use f='llvm/clang/lib/Sema/JumpDiagnostics.cpp' l='732' u='c' c='_ZN12_GLOBAL__N_116JumpScopeChecker24VerifyIndirectOrAsmJumpsEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='76' u='c' c='_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='81' u='c' c='_ZN4llvm12LiveRegUnits5clearEv'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='926' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='66' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='103' u='c' c='_ZN4llvm22CriticalAntiDepBreaker11FinishBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='439' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv12canConvertIfEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='182' u='c' c='_ZN4llvm17SwingSchedulerDAG8Circuits5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1105' u='c' c='_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='117' u='c' c='_ZN4llvm12RegScavenger21determineKillsAndDefsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='118' u='c' c='_ZN4llvm12RegScavenger21determineKillsAndDefsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='556' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='614' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='727' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='463' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='596' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='604' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h' l='57' u='c' c='_ZN4llvm19GCNHazardRecognizer11resetClauseEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h' l='58' u='c' c='_ZN4llvm19GCNHazardRecognizer11resetClauseEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrERjji'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='189' u='c' c='_ZN12_GLOBAL__N_113HexagonGenMux9buildMapsERN4llvm17MachineBasicBlockERNS1_8DenseMapIPNS1_12MachineInstrEjNS1_12DenseMapInfoIS6_EENS1_6detail12DenseMa4818601'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='190' u='c' c='_ZN12_GLOBAL__N_113HexagonGenMux9buildMapsERN4llvm17MachineBasicBlockERNS1_8DenseMapIPNS1_12MachineInstrEjNS1_12DenseMapInfoIS6_EENS1_6detail12DenseMa4818601'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroFrame.cpp' l='231' u='c' c='_ZN12_GLOBAL__N_119SuspendCrossingInfoC1ERN4llvm8FunctionERNS1_4coro5ShapeE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2224' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1330' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
