 
                              Fusion Compiler (TM)

                Version V-2023.12-SP3 for linux64 - May 07, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
# =================================================================
# 1. SETUP LIBRARY PATHS
# =================================================================
set LIB_PATH "/data/synopsys/lib/saed32nm/ref/CLIBs"
/data/synopsys/lib/saed32nm/ref/CLIBs
set TLU_PATH "/data/synopsys/lib/saed32nm/ref/tech"
/data/synopsys/lib/saed32nm/ref/tech
set_host_options -max_cores 4
1
# =================================================================
# 2. CREATE FRESH WORKSPACE LIBRARY
# =================================================================
set TECH_FILE "$TLU_PATH/saed32nm_1p9m.tf"
/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf
set REF_LIBS [list \
    "${LIB_PATH}/saed32_hvt.ndm" \
    "${LIB_PATH}/saed32_lvt.ndm" \
    "${LIB_PATH}/saed32_rvt.ndm" \
]
/data/synopsys/lib/saed32nm/ref/CLIBs/saed32_hvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_lvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_rvt.ndm
# Use a unique library name to ensure no cached gated data persists
if {[file exists switch_lib_baseline.dlib]} {
    file delete -force switch_lib_baseline.dlib
}
create_lib -technology $TECH_FILE -ref_libs $REF_LIBS switch_lib_baseline.dlib
Information: Loading technology file '/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{switch_lib_baseline.dlib}
read_parasitic_tech -tlu $TLU_PATH/saed32nm_1p9m_Cmax.lv.tluplus -name Cmax
1
read_parasitic_tech -tlu $TLU_PATH/saed32nm_1p9m_Cmin.lv.tluplus -name Cmin
1
# =================================================================
# 3. READ & ELABORATE
# =================================================================
set HDL_FILES { 
    ../design/packet_pkg.sv 
    ../design/port_if.sv 
    ../design/FIFO.sv 
    ../design/arbiter.sv 
    ../design/parser.sv 
    ../design/output_mux.sv 
    ../design/switch_port.sv 
    ../design/switch_4port.sv 
}
 
    ../design/packet_pkg.sv 
    ../design/port_if.sv 
    ../design/FIFO.sv 
    ../design/arbiter.sv 
    ../design/parser.sv 
    ../design/output_mux.sv 
    ../design/switch_port.sv 
    ../design/switch_4port.sv 

analyze -format sverilog $HDL_FILES
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file ../design/packet_pkg.sv
Warning:  ../design/packet_pkg.sv:1: The package packet_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  ../design/packet_pkg.sv:5: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../design/port_if.sv
Compiling source file ../design/FIFO.sv
Compiling source file ../design/arbiter.sv
Compiling source file ../design/parser.sv
Compiling source file ../design/output_mux.sv
Compiling source file ../design/switch_port.sv
Compiling source file ../design/switch_4port.sv
Presto compilation completed successfully.
Elapsed = 00:00:00.04, CPU = 00:00:00.02
1
elaborate switch_4port
Presto compilation completed successfully. (switch_4port)
Information: Elaborating HDL template WORK:switch_port instantiated from 'switch_4port'. (ELAB-193)
Warning:  ../design/switch_port.sv:146: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 76 in file
        '../design/switch_port.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================
  state register: current_state

Inferred memory devices in process
        in routine switch_port line 62 in file
                '../design/switch_port.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port)
Information: Elaborating HDL template WORK:arbiter instantiated from 'switch_4port'. (ELAB-193)

Statistics for case statements in always block at line 70 in file
        '../design/arbiter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine arbiter line 114 in file
                '../design/arbiter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mux_sel3_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   common_ptr_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     active0_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mux_sel0_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    mux_sel1_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    mux_sel2_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (arbiter)
Information: Elaborating HDL template WORK:output_mux instantiated from 'switch_4port'. (ELAB-193)
Warning:  ../design/output_mux.sv:30: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 23 in file
        '../design/output_mux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (output_mux)
Information: Elaborating HDL template WORK:parser instantiated from 'switch_port'. (ELAB-193)

Statistics for case statements in always block at line 11 in file
        '../design/parser.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (parser)
Information: Elaborating HDL template WORK:fifo instantiated from 'switch_port'. (ELAB-193)

Inferred memory devices in process
        in routine fifo line 30 in file
                '../design/FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   fifo_count_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 6
Top level ports:        146
Total in all modules
  Ports:                366
  Nets:                 1103
  Instances:            592
Design summary end. (FLW-8551)
Elapsed = 00:00:00.29, CPU = 00:00:00.25
1
set_top_module switch_4port
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Information: Added key list 'DesignWare' to design 'switch_4port'. (DWS-0216)
Elapsed = 00:00:00.43, CPU = 00:00:00.37
1
# =================================================================
# 4. FORCE DISABLE ALL POWER OPTIMIZATION (Nuclear Option)
# =================================================================
puts "--- STARTING CLOCK GATING REMOVAL PROTOCOL ---"
--- STARTING CLOCK GATING REMOVAL PROTOCOL ---
# 1. Physically disable the ICG cells in the library
# This catches CGLNPR (Negative), CGLPPR (Positive), HVT, LVT, etc.
set icg_cells [get_lib_cells */*CGL*]
{saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT}
if {[sizeof_collection $icg_cells] > 0} {
    puts "--- Disabling [sizeof_collection $icg_cells] Clock Gating Cells from Library ---"
    # Prevent tool from using them for any reason
    set_lib_cell_purpose -include none $icg_cells
    set_dont_use $icg_cells
} else {
    puts "WARNING: No Clock Gating cells found in library to disable!"
}
--- Disabling 36 Clock Gating Cells from Library ---
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX16_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX4_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX16_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPRX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX16_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX4_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLNPSX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPRX8_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX16_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:CGLPPSX2_HVT.timing' is set in the current block 'switch_4port', because the actual library setting may not be overwritten. (ATTR-12)
1
# 2. Disable Global Power Flow Options
set_app_options -name clock_opt.flow.enable_power -value false
clock_opt.flow.enable_power false
set_app_options -name place_opt.flow.enable_power -value false
place_opt.flow.enable_power false
set_app_options -name route_opt.flow.enable_power -value false
route_opt.flow.enable_power false
set_app_options -name cts.common.enable_low_power -value false
cts.common.enable_low_power false
# 3. Legacy Variables (Universal compatibility for DC/FC)
set power_driven_clock_gating_enable false
false
set compile_clock_gating_through_hierarchy false
false
# =================================================================
# 5. CONSTRAINTS (MCMM Setup)
# =================================================================
remove_corners -all; remove_modes -all; remove_scenarios -all
1
create_corner Fast
1
create_corner Slow
1
create_mode   FUNC
1
set_parasitics_parameters -early_spec Cmin -late_spec Cmin -corners {Fast}
1
set_parasitics_parameters -early_spec Cmax -late_spec Cmax -corners {Slow}
1
create_scenario -mode FUNC -corner Fast -name FUNC_Fast
Created scenario FUNC_Fast for mode FUNC and corner Fast
All analysis types are activated.
{FUNC_Fast}
create_scenario -mode FUNC -corner Slow -name FUNC_Slow
Created scenario FUNC_Slow for mode FUNC and corner Slow
All analysis types are activated.
{FUNC_Slow}
current_scenario FUNC_Fast
{FUNC_Fast}
source constraints.sdc
Information: Timer using 4 threads
Setting dont_touch_network on term 'clk'
Setting dont_touch_network on term 'rst_n'
1
current_scenario FUNC_Slow
{FUNC_Slow}
source constraints.sdc
Warning: Redefining clock 'clk'.  
        Previously defined at: /project/verif/users/arielt/ws/ex_vlsi_switch_project_ariel/Synt/constraints.sdc, line 2 (UIC-034)
Setting dont_touch_network on term 'clk'
Setting dont_touch_network on term 'rst_n'
1
# =================================================================
# 6. COMPILE
# =================================================================
set_auto_floorplan_constraints -core_utilization 0.7 -side_ratio {1 1} -core_offset 2
1
# Compile without gating
compile_fusion -to logic_opto
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -to logic_opto' (FLW-8000)
Information: Time: 2026-01-09 00:00:46 / Session:  00:00:14 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 537 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
CPU Load: 10%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Fri Jan  9 00:00:46 2026
****************************************
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: Corner Fast:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 447 cells affected for early, 447 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 447 cells affected for early, 447 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-09 00:00:48 / Session:  00:00:15 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 684 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:00:48 / Session:  00:00:15 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 684 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:00:49 / Session:  00:00:16 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 721 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-09 00:00:49 / Session:  00:00:16 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 721 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-09 00:00:49 / Session:  00:00:16 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 721 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2026-01-09 00:00:49 / Session:  00:00:16 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 721 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The hierarchy port3_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port2_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port1_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port0_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port3_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port2_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port1_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port0_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy mux0_i is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy mux1_i is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 17 of 17 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  17
-------------------------------------------------------------------
Information: 7 out of 17 UNG-1001 messages were not printed due to limit 10 (after 'compile_fusion' at synth.tcl:100) (MSG-3913)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-09 00:00:49 / Session:  00:00:16 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 721 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-09 00:00:53 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2026-01-09 00:00:53 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2026-01-09 00:00:53 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:00:53 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:00:54 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2026-01-09 00:00:54 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-09 00:00:54 / Session:  00:00:22 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Information: Identified 1 crossbars in module 'switch_4port'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-09 00:00:58 / Session:  00:00:26 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-09 00:00:58 / Session:  00:00:26 / Command:  00:00:12 / CPU:  00:00:12 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Added key list 'DesignWare' to design 'switch_4port'. (DWS-0216)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:05 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-09 00:01:05 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-09 00:01:05 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 780 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 0
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0 |     0.00%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 No Clock Gate Cells In Library.                           |   638 |      638
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       9184.26           -        2080              0.01       817

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              5.3%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:00              0.5%         Logic Simplification (1) 
       00:00:04             23.7%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              3.0%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:04             23.0%         High-Level Optimization and Technology Mapping (1) 
       00:00:07             37.9%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              2.3%         Logic Simplification (2) 
       00:00:00              0.5%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              3.7%         Other 
----------------------------------------------------------------------------
       00:00:18            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     3     3  0 CGT-3300  WARNING   Warning: There is no integrated clock-gating cell in the tec... (MSG-3032)
Information:    50    39  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    54    43  1        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 43 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:01:06 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 818 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: Auto deriving 'horizontal' routing direction for layer 'M1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M2'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M3'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M4'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M5'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M6'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M7'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M8'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M9'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'MRDL'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 13013.189453 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {116.456 115.696} {116.456 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:01:07 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 828 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-09 00:01:07 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 828 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 0
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0 |     0.00%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 No Clock Gate Cells In Library.                           |   638 |      638
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-09 00:01:07 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 828 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-09 00:01:07 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 828 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:07 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:22 / Memory: 840 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:08 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:22 / Memory: 840 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-09 00:01:09 / Session:  00:00:37 / Command:  00:00:23 / CPU:  00:00:24 / Memory: 856 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-09 00:01:10 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-09 00:01:10 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-09 00:01:10 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-09 00:01:24 / Session:  00:00:52 / Command:  00:00:38 / CPU:  00:00:39 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-09 00:01:28 / Session:  00:00:56 / Command:  00:00:42 / CPU:  00:00:43 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:30 / Session:  00:00:57 / Command:  00:00:43 / CPU:  00:00:44 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-09 00:01:30 / Session:  00:00:57 / Command:  00:00:43 / CPU:  00:00:44 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 13030.470703 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {116.608 115.696} {116.608 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        13030.5   { {2 2} {2 115.696} {116.608 115.696} {116.608 2} }
die   auto-floorplan        13959.7   { {0 0} {0 117.696} {118.608 117.696} {118.608 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               146                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-09 00:01:30 / Session:  00:00:57 / Command:  00:00:43 / CPU:  00:00:45 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-09 00:01:30 / Session:  00:00:57 / Command:  00:00:43 / CPU:  00:00:45 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 2201
Timing factor = 1
Non-default weight range: (0.871422, 2.61427)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 4.68071e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 4.38376e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-09 00:01:32 / Session:  00:00:59 / Command:  00:00:45 / CPU:  00:00:47 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-09 00:01:32 / Session:  00:01:00 / Command:  00:00:46 / CPU:  00:00:48 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:32 / Session:  00:01:00 / Command:  00:00:46 / CPU:  00:00:48 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:33 / Session:  00:01:00 / Command:  00:00:46 / CPU:  00:00:49 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-09 00:01:33 / Session:  00:01:01 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-09 00:01:33 / Session:  00:01:01 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:33 / Session:  00:01:01 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:33 / Session:  00:01:01 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-09 00:01:35 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.86%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 13082.316406 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {117.064 115.696} {117.064 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {119.063 -1.064} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {119.063 -1.064} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {119.063 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell ctmi_8336 is placed overlapping with other cells at {{16.767 7.238} {18.287 8.910}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[7][8] is placed overlapping with other cells at {{95.750 8.655} {100.918 10.327}}. (ZRT-763)
Warning: Cell ctmi_8097 is placed overlapping with other cells at {{8.903 84.379} {10.423 86.051}}. (ZRT-763)
Warning: Cell ctmi_8623 is placed overlapping with other cells at {{81.169 85.235} {82.689 86.908}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 9701 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,120.74um,119.37um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9701 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 20369 microns
HPWL   0 ~   50 microns: Net Count      105     Total HPWL         1514 microns
HPWL  50 ~  100 microns: Net Count       31     Total HPWL         2054 microns
HPWL 100 ~  200 microns: Net Count      139     Total HPWL        16579 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          221 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9701 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Average gCell capacity  21.49    on layer (1)    M1
Average gCell capacity  21.16    on layer (2)    M2
Average gCell capacity  10.73    on layer (3)    M3
Average gCell capacity  10.58    on layer (4)    M4
Average gCell capacity  5.35     on layer (5)    M5
Average gCell capacity  5.26     on layer (6)    M6
Average gCell capacity  2.68     on layer (7)    M7
Average gCell capacity  2.63     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.63     on layer (10)   MRDL
Average number of tracks per gCell 21.54         on layer (1)    M1
Average number of tracks per gCell 21.21         on layer (2)    M2
Average number of tracks per gCell 10.78         on layer (3)    M3
Average number of tracks per gCell 10.63         on layer (4)    M4
Average number of tracks per gCell 5.41  on layer (5)    M5
Average number of tracks per gCell 5.34  on layer (6)    M6
Average number of tracks per gCell 2.73  on layer (7)    M7
Average number of tracks per gCell 2.68  on layer (8)    M8
Average number of tracks per gCell 1.41  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 14060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   54  Proc 9701 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 9701 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 9701 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9701 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9701 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1776.98
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 991.84
Initial. Layer M3 wire length = 781.79
Initial. Layer M4 wire length = 3.36
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 209
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 69
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9701 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   65  Proc 9701 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9701 
CPU Time for Global Route: 00:00:00.39u 00:00:00.04s 00:00:00.41e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.41u 00:00:00.04s 00:00:00.43e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        13082.3   { {2 2} {2 115.696} {117.064 115.696} {117.064 2} }
die   auto-floorplan        14013.4   { {0 0} {0 117.696} {119.064 117.696} {119.064 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               145                 1
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:36 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:53 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-09 00:01:36 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:53 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-09 00:01:36 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:53 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       9270.67           -        2085              0.02       959

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.6%         Load Design 
       00:00:00              0.2%         Clock Gate Re-structuring 
       00:00:01              6.6%         Optimization (1) 
       00:00:00              0.8%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              3.3%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:14             47.7%         Register Retiming 
       00:00:01              4.9%         Optimization (2) 
       00:00:00              0.1%         Auto-Floorplan (1) 
       00:00:01              6.6%         Early Placement 
       00:00:00              0.9%         Optimization (3) 
       00:00:00              2.6%         Optimization (3)/Timing Optimization 
       00:00:01              5.7%         Optimization (4) 
       00:00:00              1.0%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.5%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:04             15.2%         Other 
----------------------------------------------------------------------------
       00:00:29            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-09 00:01:36 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:53 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 9 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell ctmi_8623 is placed overlapping with other cel... (MSG-3032)
Information:     4     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     4     1  0 PVT-031   WARNING   Warning: 2080 cells affected for early, 2080 for late. (PVT-... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port has duplicated redundant l... (MSG-3032)
Information:     6     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    44    35  0        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 35 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 4 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 12 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     3     3  0 CGT-3300  WARNING   Warning: There is no integrated clock-gating cell in the tec... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell ctmi_8623 is placed overlapping with other cel... (MSG-3032)
Information:     4     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     4     1  0 PVT-031   WARNING   Warning: 2080 cells affected for early, 2080 for late. (PVT-... (MSG-3032)
Information:    50    51  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port has duplicated redundant l... (MSG-3032)
Information:     9     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   101    92  1       12  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 92 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch_lib_baseline.dlib:switch_4port.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/09/26 00:00 -->     0.005 hours
        - logic_opto                    01/09/26 00:01 -->     0.008 hours

1
Information: Ending   'compile_fusion -to logic_opto' (FLW-8001)
Information: Time: 2026-01-09 00:01:38 / Session:  00:01:06 / Command:  00:00:52 / CPU:  00:00:55 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
1
compile_fusion -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2026-01-09 00:01:38 / Session:  00:01:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Fri Jan  9 00:01:38 2026
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2085 cells affected for early, 2085 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2085 cells affected for early, 2085 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-09 00:01:39 / Session:  00:01:07 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:01:39 / Session:  00:01:07 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:01:41 / Session:  00:01:08 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-09 00:01:41 / Session:  00:01:08 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-09 00:01:41 / Session:  00:01:08 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2026-01-09 00:01:41 / Session:  00:01:08 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-09 00:01:41 / Session:  00:01:08 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 959 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:07 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2026-01-09 00:01:45 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:07 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-09 00:01:46 / Session:  00:01:13 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-09 00:01:46 / Session:  00:01:14 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-09 00:01:46 / Session:  00:01:14 / Command:  00:00:07 / CPU:  00:00:08 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-09 00:01:47 / Session:  00:01:15 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: There is no integrated clock-gating cell in the technology library that satisfies the specified style and operating condition for module switch_4port. No Clock Gating insertion will be done in this module. (CGT-3300)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 0
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0 |     0.00%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 No Clock Gate Cells In Library.                           |   638 |      638
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       9269.14           -        2085              0.02       978

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:01             12.6%         Load Design 
       00:00:00              0.1%         MV Cell Insertion 
       00:00:00              0.1%         Logic Simplification (1) 
       00:00:04             51.6%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              6.9%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:00              7.3%         High-Level Optimization and Technology Mapping (1) 
       00:00:00              7.0%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              5.0%         Logic Simplification (2) 
       00:00:00              1.1%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              8.4%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:15 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     6     3  0 CGT-3300  WARNING   Warning: There is no integrated clock-gating cell in the tec... (MSG-3032)
Information:     8     4  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:15 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:15 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 13082.316406 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {117.064 115.696} {117.064 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2085 cells affected for early, 2085 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2085 cells affected for early, 2085 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:16 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:16 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 0
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0 |     0.00%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 No Clock Gate Cells In Library.                           |   638 |      638
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:16 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-09 00:01:48 / Session:  00:01:16 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:01:49 / Session:  00:01:16 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:01:49 / Session:  00:01:17 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-09 00:01:51 / Session:  00:01:18 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-09 00:01:52 / Session:  00:01:19 / Command:  00:00:13 / CPU:  00:00:14 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-09 00:01:52 / Session:  00:01:19 / Command:  00:00:13 / CPU:  00:00:14 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-09 00:01:52 / Session:  00:01:19 / Command:  00:00:13 / CPU:  00:00:14 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-09 00:02:05 / Session:  00:01:33 / Command:  00:00:26 / CPU:  00:00:28 / Memory: 978 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-09 00:02:09 / Session:  00:01:36 / Command:  00:00:30 / CPU:  00:00:32 / Memory: 997 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-09 00:02:10 / Session:  00:01:38 / Command:  00:00:31 / CPU:  00:00:33 / Memory: 997 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-09 00:02:10 / Session:  00:01:38 / Command:  00:00:31 / CPU:  00:00:33 / Memory: 997 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 13082.316406 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {117.064 115.696} {117.064 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmi_8336 is placed overlapping with other cells at {{16.767 7.238} {18.287 8.910}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[7][8] is placed overlapping with other cells at {{95.750 8.655} {100.918 10.327}}. (ZRT-763)
Warning: Cell ctmi_8097 is placed overlapping with other cells at {{8.903 84.379} {10.423 86.051}}. (ZRT-763)
Warning: Cell ctmi_8623 is placed overlapping with other cells at {{81.169 85.235} {82.689 86.908}}. (ZRT-763)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Using 4 threads for routing. (ZRT-444)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        13082.3   { {2 2} {2 115.696} {117.064 115.696} {117.064 2} }
die   auto-floorplan        14013.4   { {0 0} {0 117.696} {119.064 117.696} {119.064 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146                15               131
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-09 00:02:11 / Session:  00:01:38 / Command:  00:00:32 / CPU:  00:00:34 / Memory: 997 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-09 00:02:11 / Session:  00:01:38 / Command:  00:00:32 / CPU:  00:00:34 / Memory: 997 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 2196
Timing factor = 1
Non-default weight range: (0.871167, 2.6135)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 4.48301e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 4.20477e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-09 00:02:13 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:37 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-09 00:02:13 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:38 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:13 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:38 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:14 / Session:  00:01:42 / Command:  00:00:35 / CPU:  00:00:38 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-09 00:02:14 / Session:  00:01:42 / Command:  00:00:35 / CPU:  00:00:39 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-09 00:02:14 / Session:  00:01:42 / Command:  00:00:35 / CPU:  00:00:39 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:14 / Session:  00:01:42 / Command:  00:00:35 / CPU:  00:00:39 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:15 / Session:  00:01:42 / Command:  00:00:36 / CPU:  00:00:39 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.85%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 13082.316406 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 115.696} {117.064 115.696} {117.064 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[4][9] is placed overlapping with other cells at {{37.198 4.558} {42.366 6.230}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[0][0] is placed overlapping with other cells at {{95.760 4.518} {100.928 6.190}}. (ZRT-763)
Warning: Cell port3_i/port_fifo/mem_reg[4][15] is placed overlapping with other cells at {{2.003 84.509} {7.170 86.181}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[4][4] is placed overlapping with other cells at {{81.925 93.716} {87.093 95.388}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 9761 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,120.74um,119.37um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9761 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 20248 microns
HPWL   0 ~   50 microns: Net Count      105     Total HPWL         1506 microns
HPWL  50 ~  100 microns: Net Count       31     Total HPWL         1941 microns
HPWL 100 ~  200 microns: Net Count      139     Total HPWL        16580 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          222 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Average gCell capacity  21.49    on layer (1)    M1
Average gCell capacity  21.16    on layer (2)    M2
Average gCell capacity  10.73    on layer (3)    M3
Average gCell capacity  10.58    on layer (4)    M4
Average gCell capacity  5.35     on layer (5)    M5
Average gCell capacity  5.26     on layer (6)    M6
Average gCell capacity  2.68     on layer (7)    M7
Average gCell capacity  2.63     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.63     on layer (10)   MRDL
Average number of tracks per gCell 21.54         on layer (1)    M1
Average number of tracks per gCell 21.21         on layer (2)    M2
Average number of tracks per gCell 10.78         on layer (3)    M3
Average number of tracks per gCell 10.63         on layer (4)    M4
Average number of tracks per gCell 5.41  on layer (5)    M5
Average number of tracks per gCell 5.34  on layer (6)    M6
Average number of tracks per gCell 2.73  on layer (7)    M7
Average number of tracks per gCell 2.68  on layer (8)    M8
Average number of tracks per gCell 1.41  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 14060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9761 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9761 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2105.40
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1104.64
Initial. Layer M3 wire length = 974.04
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 26.72
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 206
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 66
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9761 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   65  Proc 9761 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9761 
CPU Time for Global Route: 00:00:00.38u 00:00:00.03s 00:00:00.38e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.40u 00:00:00.03s 00:00:00.40e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        13082.3   { {2 2} {2 115.696} {117.064 115.696} {117.064 2} }
die   auto-floorplan        14013.4   { {0 0} {0 117.696} {119.064 117.696} {119.064 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               145                 1
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:38 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:38 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-09 00:02:16 / Session:  00:01:44 / Command:  00:00:38 / CPU:  00:00:41 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       9268.38           -        2080              0.03      1017
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.5%         Load Design 
       00:00:00              0.2%         Clock Gate Re-structuring 
       00:00:01              6.2%         Optimization (1) 
       00:00:00              0.7%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              3.0%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:13             44.7%         Register Retiming 
       00:00:01              4.9%         Optimization (2) 
       00:00:00              1.4%         Auto-Floorplan (1) 
       00:00:02              7.2%         Early Placement 
       00:00:00              0.7%         Optimization (3) 
       00:00:00              2.4%         Optimization (3)/Timing Optimization 
       00:00:01              4.5%         Optimization (4) 
       00:00:00              1.0%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.4%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:05             18.7%         Other 
----------------------------------------------------------------------------
       00:00:30            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-09 00:02:18 / Session:  00:01:46 / Command:  00:00:39 / CPU:  00:00:43 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     2  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    12     8  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[4][4] is placed over... (MSG-3032)
Information:    18     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    36    20  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 20 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2026-01-09 00:02:18 / Session:  00:01:46 / Command:  00:00:39 / CPU:  00:00:43 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:02:19 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:45 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:02:19 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:45 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / pre-placement setup (FLW-8000)
Information: Time: 2026-01-09 00:02:19 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:45 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / pre-placement setup (FLW-8001)
Information: Time: 2026-01-09 00:02:19 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:46 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2026-01-09 00:02:19 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:46 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
6.02961% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.55026e+07
Total net wire length: 4.22957e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 2200, of which 2199 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00517628
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.126167, 38.6378)
*** 1 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 2200
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.840308, 4.69147)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
Information: Coarse placer wire length estimate = 3.38149e+08
Information: Coarse placer active wire length estimate = 4.63439e+06
Information: Coarse placer weighted wire length estimate = 3.88573e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp estimated wire length 
3.76018% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.23168e+07
Total net wire length: 3.2756e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 2200, of which 2199 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00517628
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.126167, 38.6378)
*** 1 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 2200
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.840308, 4.69147)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'Slow' for buffer aware analysis.
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 1 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 4.18576e+08
Information: Coarse placer active wire length estimate = 7.50195e+06
Information: Coarse placer weighted wire length estimate = 5.03246e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2026-01-09 00:02:25 / Session:  00:01:52 / Command:  00:00:46 / CPU:  00:00:54 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[3][2] is placed overlapping with other cells at {{16.556 2.521} {21.724 4.193}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[4][9] is placed overlapping with other cells at {{106.842 4.541} {112.010 6.213}}. (ZRT-763)
Warning: Cell port3_i/port_fifo/mem_reg[6][10] is placed overlapping with other cells at {{31.107 79.739} {36.275 81.411}}. (ZRT-763)
Warning: Cell ctmi_7944 is placed overlapping with other cells at {{95.848 78.945} {97.368 80.617}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 9761 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,120.74um,119.37um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9761 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 19409 microns
HPWL   0 ~   50 microns: Net Count      132     Total HPWL         2419 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          215 microns
HPWL 100 ~  200 microns: Net Count      139     Total HPWL        16554 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          222 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Average gCell capacity  21.49    on layer (1)    M1
Average gCell capacity  21.16    on layer (2)    M2
Average gCell capacity  10.73    on layer (3)    M3
Average gCell capacity  10.58    on layer (4)    M4
Average gCell capacity  5.35     on layer (5)    M5
Average gCell capacity  5.26     on layer (6)    M6
Average gCell capacity  2.68     on layer (7)    M7
Average gCell capacity  2.63     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.63     on layer (10)   MRDL
Average number of tracks per gCell 21.54         on layer (1)    M1
Average number of tracks per gCell 21.21         on layer (2)    M2
Average number of tracks per gCell 10.78         on layer (3)    M3
Average number of tracks per gCell 10.63         on layer (4)    M4
Average number of tracks per gCell 5.41  on layer (5)    M5
Average number of tracks per gCell 5.34  on layer (6)    M6
Average number of tracks per gCell 2.73  on layer (7)    M7
Average number of tracks per gCell 2.68  on layer (8)    M8
Average number of tracks per gCell 1.41  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 14060
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 9761 
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9761 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 38 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9761 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1302.29
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 670.55
Initial. Layer M3 wire length = 631.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 206
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 68
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9761 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   65  Proc 9761 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9761 
CPU Time for Global Route: 00:00:00.37u 00:00:00.03s 00:00:00.37e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.39u 00:00:00.03s 00:00:00.39e: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / initial_place)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.3%         Load Design 
       00:00:00              1.1%         pre-placement setup 
       00:00:05             65.3%         Initial Placement 
       00:00:02             33.2%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2026-01-09 00:02:27 / Session:  00:01:54 / Command:  00:00:48 / CPU:  00:00:56 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     4     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    16     4  0 ZRT-763   WARNING   Warning: Cell ctmi_7944 is placed overlapping with other cel... (MSG-3032)
Information:    10     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    10     1  0 PVT-031   WARNING   Warning: 2080 cells affected for early, 2080 for late. (PVT-... (MSG-3032)
Information:    25     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    10     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    79    15  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 15 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2026-01-09 00:02:27 / Session:  00:01:54 / Command:  00:00:48 / CPU:  00:00:56 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Fast:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2080 cells affected for early, 2080 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Information: Starting compile_fusion / initial_drc / Load Design (FLW-8000)
Information: Time: 2026-01-09 00:02:27 / Session:  00:01:55 / Command:  00:00:48 / CPU:  00:00:57 / Memory: 1017 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0379 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0374 seconds to load 2080 cell instances into cellmap, 2080 cells are off site row
Moveable cells: 2080; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6648, cell height 1.6720, cell area 4.4555 for total 2080 placed and application fixed cells
Information: Ending   compile_fusion / initial_drc / Load Design (FLW-8001)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Global Route (FLW-8000)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1039 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Global Route (FLW-8001)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1039 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / Automatic Register Splitting (FLW-8000)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1039 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Automatic Register Splitting (FLW-8001)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1039 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-09 00:02:29 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:01:03 / Memory: 1039 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 2196 None; 0 M5; 0 M7; 0 M9; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 4 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 65 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees  (ROI) ... 

    [7]  10% ...
    [14]  20% ...
    [21]  30% ...
    [28]  40% ...
    [35]  50% ...
    [42]  60% ...
    [49]  70% ...
    [56]  80% ...
    [63]  90% ...
    [65] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           23
  Inverters:            4            4
------------ ------------ ------------
      Total:            4           27
------------ ------------ ------------

Number of Drivers Sized: 46 [70.77%]

                      P: 45 [69.23%]
                      N: 1 [1.54%]

WINFO: [count] 2223 None; 0 M5; 0 M7; 0 M9; 0 Total
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Found 1 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 1 [100.00%]

                      P: 1 [100.00%]
                      N: 0 [0.00%]

WINFO: [count] 2223 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.59 sec ELAPSE 0 hr : 0 min : 1.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1090864 K / inuse 1076960 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                      52.70        0.00         -       128       9361.39  150349936.00        2107              0.03      1065
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-09 00:02:31 / Session:  00:01:58 / Command:  00:00:52 / CPU:  00:01:06 / Memory: 1093 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)

Information: Runtime Summary (compile_fusion / initial_drc)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:02             49.5%         Load Design 
       00:00:00              0.1%         Global Route 
       00:00:00              0.3%         Automatic Register Splitting 
       00:00:01             31.7%         High Fanout Synthesis 
       00:00:00             18.5%         Other 
----------------------------------------------------------------------------
       00:00:04            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2026-01-09 00:02:31 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:07 / Memory: 1093 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2026-01-09 00:02:31 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:07 / Memory: 1093 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Fast:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2107 cells affected for early, 2107 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2107 cells affected for early, 2107 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0375 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
compile command begin                   CPU:   138 s (  0.04 hr )  ELAPSE:   120 s (  0.03 hr )  MEM-PEAK:  1093 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   138 s (  0.04 hr )  ELAPSE:   120 s (  0.03 hr )  MEM-PEAK:  1093 MB

compile initial QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.4602    18.6613     79        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.8103    52.6752    178        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4602    18.6613   0.0000     79        -          -      -       64    65.5919       64  150349936
    2   *   0.8103    52.6752   0.0000    178        -          -      -       64    73.3182       64  150349936
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.8103    52.6752   0.0000    178   0.0000     0.0000      0       64    73.3182       64  150349936      9361.39       2107         95         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.8103    52.6752   0.0000    178   0.0000     0.0000      0       64       64  150349936      9361.39       2107
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
compile initialization complete         CPU:   143 s (  0.04 hr )  ELAPSE:   122 s (  0.03 hr )  MEM-PEAK:  1093 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0423 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0403 seconds to load 2107 cell instances into cellmap, 2076 cells are off site row
Moveable cells: 2107; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6573, cell height 1.6720, cell area 4.4430 for total 2107 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-09 00:02:36 / Session:  00:02:04 / Command:  00:00:58 / CPU:  00:01:21 / Memory: 1097 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:36 / Session:  00:02:04 / Command:  00:00:58 / CPU:  00:01:21 / Memory: 1097 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:41 / Session:  00:02:09 / Command:  00:01:02 / CPU:  00:01:27 / Memory: 1165 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-09 00:02:42 / Session:  00:02:10 / Command:  00:01:03 / CPU:  00:01:29 / Memory: 1175 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 2227
Timing factor = 1
Non-default weight range: (0.892048, 2.67614)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 4.15998e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 4.19066e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2026-01-09 00:02:44 / Session:  00:02:12 / Command:  00:01:05 / CPU:  00:01:31 / Memory: 1175 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 22 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.71460', effective utilization is '0.71527'. (OPT-055)
chip utilization before DTDP: 0.72
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0506 seconds to build cellmap data
Snapped 2111 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10179 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[2][0] is placed overlapping with other cells at {{20.544 13.704} {25.712 15.376}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[7][0] is placed overlapping with other cells at {{85.904 5.344} {91.072 7.016}}. (ZRT-763)
Warning: Cell ctmi_7988 is placed overlapping with other cells at {{41.672 85.600} {43.192 87.272}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[5][5] is placed overlapping with other cells at {{95.176 109.008} {100.344 110.680}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 10179 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,119.06um,117.70um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 10179 
Net statistics:
Total number of nets     = 2228
Number of nets to route  = 2227
Net length statistics: 
Net Count(Ignore Fully Rted) 2228, Total Half Perimeter Wire Length (HPWL) 34979 microns
HPWL   0 ~   50 microns: Net Count     2064     Total HPWL        24294 microns
HPWL  50 ~  100 microns: Net Count      161     Total HPWL        10060 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          175 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          450 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   37  Proc 10179 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Average gCell capacity  2.92     on layer (1)    M1
Average gCell capacity  11.00    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.51     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.75     on layer (6)    M6
Average gCell capacity  1.37     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.69     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.07         on layer (1)    M1
Average number of tracks per gCell 11.04         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.79  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 49700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 10179 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   39  Proc 10179 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   39  Proc 10179 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   84 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  143  Proc 10263 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    3 
[End of Initial Routing] Total (MB): Used  143  Alloctr  144  Proc 10267 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   120 Max = 5 GRCs =   305 (3.07%)
Initial. H routing: Overflow =    81 Max = 3 (GRCs =  2) GRCs =   254 (5.11%)
Initial. V routing: Overflow =    39 Max = 5 (GRCs =  1) GRCs =    51 (1.03%)
Initial. M1         Overflow =    15 Max = 1 (GRCs = 17) GRCs =    17 (0.34%)
Initial. M2         Overflow =    39 Max = 5 (GRCs =  1) GRCs =    51 (1.03%)
Initial. M3         Overflow =    65 Max = 3 (GRCs =  2) GRCs =   237 (4.77%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 39242.23
Initial. Layer M1 wire length = 380.97
Initial. Layer M2 wire length = 18708.77
Initial. Layer M3 wire length = 17279.65
Initial. Layer M4 wire length = 1250.64
Initial. Layer M5 wire length = 1616.08
Initial. Layer M6 wire length = 3.55
Initial. Layer M7 wire length = 2.58
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 17374
Initial. Via VIA12SQ_C count = 9008
Initial. Via VIA23SQ_C count = 7951
Initial. Via VIA34SQ_C count = 268
Initial. Via VIA45SQ_C count = 145
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 1
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  9 00:02:45 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  143  Alloctr  144  Proc 10267 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    10 Max = 1 GRCs =    13 (0.13%)
phase1. H routing: Overflow =    10 Max = 1 (GRCs = 13) GRCs =    13 (0.26%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    10 Max = 1 (GRCs = 13) GRCs =    13 (0.26%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 39628.34
phase1. Layer M1 wire length = 464.52
phase1. Layer M2 wire length = 18712.99
phase1. Layer M3 wire length = 16649.83
phase1. Layer M4 wire length = 1654.53
phase1. Layer M5 wire length = 2091.68
phase1. Layer M6 wire length = 8.67
phase1. Layer M7 wire length = 46.13
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17638
phase1. Via VIA12SQ_C count = 9060
phase1. Via VIA23SQ_C count = 7887
phase1. Via VIA34SQ_C count = 434
phase1. Via VIA45SQ_C count = 243
phase1. Via VIA56SQ_C count = 7
phase1. Via VIA67SQ_C count = 7
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  110  Alloctr  110  Proc   87 
[End of Whole Chip Routing] Total (MB): Used  143  Alloctr  144  Proc 10267 

Congestion utilization per direction:
Average vertical track utilization   = 18.67 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization = 23.04 %
Peak    horizontal track utilization = 80.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  108  Alloctr  109  Proc   87 
[End of Global Routing] Total (MB): Used  142  Alloctr  143  Proc 10267 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10267 
Using per-layer congestion maps for congestion reduction.
Information: 15.90% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 7.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.715 to 0.716. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 0 out of 2111 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
6.36399% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.53815e+07
Total net wire length: 3.98831e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 2227, of which 2226 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.0052464
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.0322626, 9.8802)
*** 8 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 2227
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.819985, 2.60434)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.97568e+08
Information: Coarse placer active wire length estimate = 7.63574e+06
Information: Coarse placer weighted wire length estimate = 4.24893e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 2111 out of 2111 cells, ratio = 1.000000
Total displacement = 9415.510742(um)
Max displacement = 42.526501(um), TDBUF_980 (53.007000, 112.037903, 0) => (59.646702, 74.631104, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      1.22(um)
  0 ~  20% cells displacement <=      1.93(um)
  0 ~  30% cells displacement <=      2.52(um)
  0 ~  40% cells displacement <=      3.01(um)
  0 ~  50% cells displacement <=      3.67(um)
  0 ~  60% cells displacement <=      4.44(um)
  0 ~  70% cells displacement <=      5.45(um)
  0 ~  80% cells displacement <=      6.69(um)
  0 ~  90% cells displacement <=      8.57(um)
  0 ~ 100% cells displacement <=     42.53(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2026-01-09 00:02:49 / Session:  00:02:16 / Command:  00:01:10 / CPU:  00:01:38 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Reordering (FLW-8000)
Information: Time: 2026-01-09 00:02:49 / Session:  00:02:16 / Command:  00:01:10 / CPU:  00:01:38 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Ending   compile_fusion / initial_opto / Scan Reordering (FLW-8001)
Information: Time: 2026-01-09 00:02:49 / Session:  00:02:16 / Command:  00:01:10 / CPU:  00:01:38 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
COST: WSV 1
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-09 00:02:49 / Session:  00:02:17 / Command:  00:01:10 / CPU:  00:01:38 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-09 00:02:50 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:40 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Synthesis (FLW-8000)
Information: Time: 2026-01-09 00:02:50 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:40 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Scan Synthesis (FLW-8001)
Information: Time: 2026-01-09 00:02:50 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:40 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / DRC Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:50 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:40 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0432 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0411 seconds to load 2111 cell instances into cellmap, 2111 cells are off site row
Moveable cells: 2111; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6488, cell height 1.6720, cell area 4.4288 for total 2111 placed and application fixed cells
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 2227 None; 0 M5; 0 M7; 0 M9; 0 Total
Found 51 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees Incrementally (ROI) ... 

    [6]  10% ...
    [12]  20% ...
    [18]  30% ...
    [24]  40% ...
    [30]  50% ...
    [36]  60% ...
    [42]  70% ...
    [48]  80% ...
    [51] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            2
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            2
------------ ------------ ------------

Number of Drivers Sized: 49 [96.08%]

                      P: 49 [96.08%]
                      N: 0 [0.00%]

WINFO: [count] 2229 None; 0 M5; 0 M7; 0 M9; 0 Total
WINFO: [count] 2229 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.78 sec ELAPSE 0 hr : 0 min : 0.78 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1293296 K / inuse 1169360 K
Information: Result of compile_fusion / initial_opto / DRC Optimization (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       128       9377.15  158335424.00        2113              0.04      1262
Information: Ending   compile_fusion / initial_opto / DRC Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:19 / Command:  00:01:13 / CPU:  00:01:42 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:19 / Command:  00:01:13 / CPU:  00:01:42 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Warning: No tie cell is available for constant fixing. (OPT-200)
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:19 / Command:  00:01:13 / CPU:  00:01:42 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:19 / Command:  00:01:13 / CPU:  00:01:42 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0345 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0365 seconds to load 2113 cell instances into cellmap, 2111 cells are off site row
Moveable cells: 2113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6542, cell height 1.6720, cell area 4.4378 for total 2113 placed and application fixed cells
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8000)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:43 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8001)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:43 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:43 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       128       9377.15  158335424.00        2113              0.04      1262
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2026-01-09 00:02:52 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:43 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       128       9377.15  158335424.00        2113              0.04      1262
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 0
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0 |     0.00%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 No Clock Gate Cells In Library.                           |   638 |      638
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-09 00:02:55 / Session:  00:02:22 / Command:  00:01:16 / CPU:  00:01:45 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-09 00:02:55 / Session:  00:02:22 / Command:  00:01:16 / CPU:  00:01:45 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-09 00:02:55 / Session:  00:02:22 / Command:  00:01:16 / CPU:  00:01:45 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Timer using 4 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=40 sec (0.01 hr) ELAPSED=25 sec (0.01 hr) MEM-PEAK=1.232 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Warning: Corner Fast:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2113 cells affected for early, 2113 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2113 cells affected for early, 2113 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion command begin                   CPU:   179 s (  0.05 hr )  ELAPSE:   146 s (  0.04 hr )  MEM-PEAK:  1262 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   180 s (  0.05 hr )  ELAPSE:   146 s (  0.04 hr )  MEM-PEAK:  1262 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       64    60.1654       64  158335424
    2   *   0.0000     0.0000   0.0000      0        -          -      -       64    67.2223       64  158335424
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    67.2223       64  158335424      9377.15       2113         97         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64       64  158335424      9377.15       2113
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   184 s (  0.05 hr )  ELAPSE:   148 s (  0.04 hr )  MEM-PEAK:  1262 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-09 00:03:00 / Session:  00:02:27 / Command:  00:01:21 / CPU:  00:01:54 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0344 seconds to load 2113 cell instances into cellmap, 2111 cells are off site row
Moveable cells: 2113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6542, cell height 1.6720, cell area 4.4378 for total 2113 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00       127       9377.15  158335424.00        2113              0.04      1262
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00       127       9361.39  157865312.00        2113              0.04      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-09 00:03:01 / Session:  00:02:29 / Command:  00:01:22 / CPU:  00:01:59 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2026-01-09 00:03:01 / Session:  00:02:29 / Command:  00:01:22 / CPU:  00:01:59 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0447 seconds to build cellmap data
=====> Processed 76 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13082.3         2113        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2113
number of references:                76
number of site rows:                 68
number of locations attempted:    53199
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2113 (36835 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.514 um ( 0.31 row height)
rms weighted cell displacement:   0.514 um ( 0.31 row height)
max cell displacement:            2.488 um ( 1.49 row height)
avg cell displacement:            0.440 um ( 0.26 row height)
avg weighted cell displacement:   0.440 um ( 0.26 row height)
number of cells moved:             2062
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_8068 (AO22X1_HVT)
  Input location: (99.9133,91.4316)
  Legal location: (99.888,88.944)
  Displacement:   2.488 um ( 1.49 row height)
Cell: ctmi_8708 (AO22X1_HVT)
  Input location: (5.1353,94.7692)
  Legal location: (7.168,95.632)
  Displacement:   2.208 um ( 1.32 row height)
Cell: ctmi_7464 (NAND2X0_RVT)
  Input location: (61.3104,54.5827)
  Legal location: (62.952,53.832)
  Displacement:   1.805 um ( 1.08 row height)
Cell: phfnr_buf_890 (INVX1_HVT)
  Input location: (53.984,43.8)
  Legal location: (53.984,42.128)
  Displacement:   1.672 um ( 1.00 row height)
Cell: HFSBUF_73_1033 (NBUFFX2_RVT)
  Input location: (48.512,45.472)
  Legal location: (48.512,47.144)
  Displacement:   1.672 um ( 1.00 row height)
Cell: HFSINV_1891_1001 (INVX0_HVT)
  Input location: (83.776,53.832)
  Legal location: (83.776,55.504)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ctmi_8462 (AO22X1_HVT)
  Input location: (87.9184,32.1905)
  Legal location: (87.88,33.768)
  Displacement:   1.578 um ( 0.94 row height)
Cell: ctmi_8063 (AO22X1_HVT)
  Input location: (95.2812,90.2087)
  Legal location: (93.96,90.616)
  Displacement:   1.383 um ( 0.83 row height)
Cell: ctmi_8644 (AO22X1_HVT)
  Input location: (96.7775,91.0885)
  Legal location: (95.48,90.616)
  Displacement:   1.381 um ( 0.83 row height)
Cell: ctmi_8558 (AO22X1_HVT)
  Input location: (109.85,44.6735)
  Legal location: (108.856,45.472)
  Displacement:   1.275 um ( 0.76 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2026-01-09 00:03:01 / Session:  00:02:29 / Command:  00:01:22 / CPU:  00:01:59 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00       127       9361.39  147226992.00        2113              0.04      1262
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-09 00:03:03 / Session:  00:02:31 / Command:  00:01:24 / CPU:  00:02:01 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0454 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0375 seconds to load 2113 cell instances into cellmap
Moveable cells: 2113; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6497, cell height 1.6720, cell area 4.4304 for total 2113 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00       127       9361.39  147226992.00        2113              0.04      1262
Warning: No tie cell is available for constant fixing. (OPT-200)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00       127       9361.39  147226992.00        2113              0.04      1262
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00       127       9361.39  147226992.00        2113              0.04      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00       127       9361.39  147226992.00        2113              0.04      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             2223             2223           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00       127       9349.20  146834464.00        2107              0.04      1262
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00       127       9347.67  146688144.00        2107              0.04      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00       127       9347.67  146688144.00        2107              0.05      1262
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02825114 cumPct:    93.14 estdown: 0.00208033 cumUp:  658 numDown:  139 status= valid
Knee-Processing :  cumEst: 0.02973493 cumPct:    98.03 estdown: 0.00059654 cumUp:  710 numDown:   87 status= valid
Knee-Processing :  cumEst: 0.03033147 cumPct:   100.00 estdown: 0.00000000 cumUp:  819 numDown:    0 status= valid
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
LAO is disable, refresh para
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             2222             2222           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00       127       9345.13  146844192.00        2106              0.05      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-09 00:03:17 / Session:  00:02:45 / Command:  00:01:38 / CPU:  00:02:28 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00       129       9345.13  146844192.00        2106              0.05      1262
DEBUG FLOWMSGPRINTER: HANDLER IS NULL


Compile-fusion optimization complete                 0.00        0.00      0.00       128       9345.13  146844192.00        2106              0.05      1262
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894450787461  6.565927939089  9.017933905874  46.879240409339  8.634222703643  0.781440940852  7.442082111238  3.181154249079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465783332247  8.763585803348  1.911357436960  01.106956509427  0.014771093265  4.045217744037  5.020604016976  6.345882429962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513557616982  7.835135548011  8.372515499733  49.112939444586  7.609667751160  3.894596664966  9.819998461759  1.487345287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928179031613  9.852540776610  0.210062510127  51.807485754570  7.466466764077  8.788299507826  8.572535484759  1.334180835409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134467436181  4.723127793781  6.753653167486  18.804809995845  6.246801759860  2.738922239211  6.086732506504  8.868232794724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006740754660  9.230848143529  9.005584746071  07.987813024446  3.794493489830  0.705662468271  6.012887417343  3.718518193956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763516472170  9.625250213697  7.417696464932  36.715300217031  0.435061940962  6.662806126730  8.833423049383  2.924358416216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513637759359  5.213531969666  4.512018204123  51.473401853000  5.220930206056  1.353529638724  6.508163185577  3.718846683731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042323046769  7.943499704262  3.877011911999  93.619829250820  2.625901597956  0.179307442141  1.696277830334  1.418333737515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044439541463  7.138047814591  4.361336391019  90.819041998206  1.031838956377  5.295834707259  5.477268063008  6.963365603103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421601555657  8.038179292340  9.639283677774  55.597093210485  0.500939662522  5.658548145567  2.147544572894  4.543872816565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250266232464  6.239506103485  3.702218769387  22.085307331424  2.940590818118  5.278106166131  8.072328541465  7.879320678763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116791477596  7.847392230725  4.305677204023  91.550596403284  5.095721968142  1.512581170128  7.396891820513  5.512167027835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393262167907  8.063322445234  4.288636687880  62.752629630072  3.435225135701  0.373477750450  4.947801503928  1.736314339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263778009823  6.528346188245  5.386742881676  79.874337274740  2.249439045098  9.662360975706  1.856260298134  4.610369014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240939084843  9.499444433218  4.902064101492  58.035646410405  1.691833443021  7.689429404170  9.512090690006  7.443544809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373367185277  2.683890139366  7.652112496953  31.657965346656  2.623924888930  7.955790426136  9.931130497763  5.100729909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179618542422  5.277317618885  1.040829019141  76.486907012866  9.380154004123  8.426241025858  4.450247125513  6.313591795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829364410550  3.386710403370  2.542129553166  24.568576127011  2.330744474835  2.560957810998  5.851473464042  3.276465897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943796389360  2.913676726382  5.902026420846  53.536285895117  7.467381491037  3.171484421421  9.815929840044  4.331412837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093647915702  7.411332617514  6.944242476650  66.979068410874  8.021720985614  8.944224238324  5.316103293421  6.051554778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178635417937  5.058749665718  8.009335363439  64.569579981239  6.408451954874  4.112593781156  0.490795092250  2.608322846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811227311351  0.369605198489  4.109423501484  57.465793245006  4.440209532496  3.169976945884  2.299620320116  7.950773167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268114772519  0.997339903508  8.244582260973  20.801582094385  3.649593321780  7.617701087347  0.877631206393  2.667677278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544106610066  1.101270278447  6.554576246653  10.930657988088  2.078192084327  7.847701934182  6.354099379263  7.726096436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715812153657  7.674866978189  0.795841124697  60.888581938711  9.392040598524  8.065258468234  5.947244990240  9.336846639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814265405588  3.460715886480  4.824442879456  87.188289905451  1.682640524679  7.173643318510  9.939561808373  3.617850972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515943817690  0.649328769239  1.017037543513  62.799505862695  8.267232345215  3.493042524350  2.162168283179  6.121422425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075630912012  8.041230235049  2.653006022000  55.350440553318  3.387170010955  4.855983318848  4.837310354829  3.680103703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421699277015  5.119994459681  0.050826762507  68.269449379196  1.421345108069  1.303551018335  5.375154750943  7.909891802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524980761330  9.910194179603  2.798202603190  32.853654495623  4.072429989050  3.630296563367  4.031036947093  6.415155227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302475039287  2.777740647408  4.010481550000  49.915104858337  8.455506659336  8.728154143874  6.165658312178  6.390177575058
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       64    58.6966       64  146844192
    2   *   0.0000     0.0000   0.0000      0        -          -      -       64    65.6097       65  146844192
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    65.6097       65  146844192      9345.13       2106         91         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64       65  146844192      9345.13       2106

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command complete                CPU:   220 s (  0.06 hr )  ELAPSE:   167 s (  0.05 hr )  MEM-PEAK:  1262 MB
Compile-fusion command statistics  CPU=41 sec (0.01 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=1.232 GB
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************

Information: Runtime Summary (compile_fusion / initial_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              1.9%         Optimization (1) 
       00:00:04             10.1%         Optimization (1)/Timing Optimization 
       00:00:04              9.6%         Timing and Congestion Driven Placement 
       00:00:00              0.0%         Scan Reordering 
       00:00:01              2.6%         Optimization (2) 
       00:00:00              0.0%         Scan Synthesis 
       00:00:01              2.3%         DRC Optimization 
       00:00:00              0.0%         Incremental High Fanout Synthesis 
       00:00:02              5.7%         Optimization (3) 
       00:00:00              0.7%         Optimization (3)/Global Sizing and Buffering 
       00:00:00              0.1%         Optimization (3)/Macro Skewing 
       00:00:00              0.1%         Optimization (3)/Timing Optimization 
       00:00:01              3.2%         Optimization (4) 
       00:00:00              0.5%         Legalization 
       00:00:14             29.8%         Optimization (5) 
       00:00:16             33.6%         Other 
----------------------------------------------------------------------------
       00:00:48            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2026-01-09 00:03:19 / Session:  00:02:47 / Command:  00:01:40 / CPU:  00:02:30 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     5     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     5     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    20     4  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[5][5] is placed over... (MSG-3032)
Information:     2     2  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    50    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   105    51  0        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 51 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2026-01-09 00:03:20 / Session:  00:02:47 / Command:  00:01:41 / CPU:  00:02:31 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       9345.13  146844192.00        2106              0.05      1262


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2026-01-09 00:03:20 / Session:  00:02:48 / Command:  00:01:41 / CPU:  00:02:32 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Compile-fusion command begin                   CPU:   222 s (  0.06 hr )  ELAPSE:   168 s (  0.05 hr )  MEM-PEAK:  1262 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   222 s (  0.06 hr )  ELAPSE:   168 s (  0.05 hr )  MEM-PEAK:  1262 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       64    58.6966       64  146844192
    2   *   0.0000     0.0000   0.0000      0        -          -      -       64    65.6097       65  146844192
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    65.6097       65  146844192      9345.13       2106         91         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64       65  146844192      9345.13       2106
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   227 s (  0.06 hr )  ELAPSE:   170 s (  0.05 hr )  MEM-PEAK:  1262 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0444 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0380 seconds to load 2106 cell instances into cellmap
Moveable cells: 2106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6539, cell height 1.6720, cell area 4.4374 for total 2106 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00       129       9345.13  146844192.00        2106              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00       129       9345.13  146844192.00        2106              0.05      1262

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00       128       9345.13  146844192.00        2106              0.05      1262

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2026-01-09 00:03:24 / Session:  00:02:51 / Command:  00:01:45 / CPU:  00:02:41 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2026-01-09 00:03:24 / Session:  00:02:51 / Command:  00:01:45 / CPU:  00:02:41 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00       128       9345.13  146844192.00        2106              0.05      1262
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0354 seconds to build cellmap data
Snapped 2106 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10520 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 10520 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,119.06um,117.70um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 10520 
Net statistics:
Total number of nets     = 2223
Number of nets to route  = 2223
Net length statistics: 
Net Count(Ignore Fully Rted) 2223, Total Half Perimeter Wire Length (HPWL) 33943 microns
HPWL   0 ~   50 microns: Net Count     2077     Total HPWL        24329 microns
HPWL  50 ~  100 microns: Net Count      143     Total HPWL         8986 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          173 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          455 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   37  Proc 10520 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Average gCell capacity  2.66     on layer (1)    M1
Average gCell capacity  11.00    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.51     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.75     on layer (6)    M6
Average gCell capacity  1.37     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.69     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.07         on layer (1)    M1
Average number of tracks per gCell 11.04         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.79  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 49700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 10520 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   38  Proc 10520 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 10520 
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  142  Proc 10520 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  143  Alloctr  144  Proc 10520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    73 Max = 4 GRCs =   237 (2.38%)
Initial. H routing: Overflow =    56 Max = 4 (GRCs =  1) GRCs =   209 (4.21%)
Initial. V routing: Overflow =    17 Max = 4 (GRCs =  1) GRCs =    28 (0.56%)
Initial. M1         Overflow =    14 Max = 1 (GRCs = 16) GRCs =    16 (0.32%)
Initial. M2         Overflow =    17 Max = 4 (GRCs =  1) GRCs =    28 (0.56%)
Initial. M3         Overflow =    42 Max = 4 (GRCs =  1) GRCs =   193 (3.88%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 39860.37
Initial. Layer M1 wire length = 515.88
Initial. Layer M2 wire length = 20245.69
Initial. Layer M3 wire length = 16846.64
Initial. Layer M4 wire length = 948.93
Initial. Layer M5 wire length = 1298.18
Initial. Layer M6 wire length = 1.45
Initial. Layer M7 wire length = 3.62
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18308
Initial. Via VIA12SQ_C count = 9887
Initial. Via VIA23SQ_C count = 8084
Initial. Via VIA34SQ_C count = 213
Initial. Via VIA45SQ_C count = 122
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 1
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Jan  9 00:03:25 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 71 gCells x 70 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  143  Alloctr  145  Proc 10520 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     9 Max = 1 GRCs =    11 (0.11%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs = 11) GRCs =    11 (0.22%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     9 Max = 1 (GRCs = 11) GRCs =    11 (0.22%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 40128.73
phase1. Layer M1 wire length = 590.48
phase1. Layer M2 wire length = 20134.11
phase1. Layer M3 wire length = 16281.25
phase1. Layer M4 wire length = 1341.40
phase1. Layer M5 wire length = 1731.91
phase1. Layer M6 wire length = 1.45
phase1. Layer M7 wire length = 48.12
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 18522
phase1. Via VIA12SQ_C count = 9916
phase1. Via VIA23SQ_C count = 8044
phase1. Via VIA34SQ_C count = 343
phase1. Via VIA45SQ_C count = 205
phase1. Via VIA56SQ_C count = 7
phase1. Via VIA67SQ_C count = 7
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  110  Alloctr  110  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  143  Alloctr  145  Proc 10520 

Congestion utilization per direction:
Average vertical track utilization   = 19.41 %
Peak    vertical track utilization   = 65.00 %
Average horizontal track utilization = 22.95 %
Peak    horizontal track utilization = 90.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  109  Alloctr  109  Proc    0 
[End of Global Routing] Total (MB): Used  142  Alloctr  143  Proc 10520 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10520 
Using per-layer congestion maps for congestion reduction.
Information: 14.31% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 7.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.714 to 0.716. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
6.11322% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.34466e+07
Total net wire length: 3.8354e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 2222, of which 2221 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00523213
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.0331973, 10.1664)
*** 1 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2222
Amt power = 0.1
Non-default weight range: (0.90332, 5.91664)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Clustering: integrated legalization is off
DTDP placement: scenario=FUNC_Fast
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.95367e+08
Information: Coarse placer active wire length estimate = 7.03191e+06
Information: Coarse placer weighted wire length estimate = 5.23041e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0360 seconds to build cellmap data
INFO: creating 15(r) x 15(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port): 225
INFO: creating 15(r) x 15(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port): 225
Total 0.0405 seconds to load 2106 cell instances into cellmap, 2106 cells are off site row
Moveable cells: 2106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6539, cell height 1.6720, cell area 4.4374 for total 2106 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0359 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 76 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13082.3         2106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2106
number of references:                76
number of site rows:                 68
number of locations attempted:    54070
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2106 (36771 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.521 um ( 0.31 row height)
rms weighted cell displacement:   0.521 um ( 0.31 row height)
max cell displacement:            2.441 um ( 1.46 row height)
avg cell displacement:            0.458 um ( 0.27 row height)
avg weighted cell displacement:   0.458 um ( 0.27 row height)
number of cells moved:             2106
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_8091 (AO22X1_HVT)
  Input location: (13.8893,66.3047)
  Legal location: (13.856,63.864)
  Displacement:   2.441 um ( 1.46 row height)
Cell: phfnr_buf_906 (INVX0_RVT)
  Input location: (63.5698,73.183)
  Legal location: (63.56,75.568)
  Displacement:   2.385 um ( 1.43 row height)
Cell: ctmi_8588 (AO22X1_HVT)
  Input location: (95.455,104.015)
  Legal location: (94.112,105.664)
  Displacement:   2.126 um ( 1.27 row height)
Cell: ctmi_7848 (OA22X1_RVT)
  Input location: (28.8512,10.1337)
  Legal location: (28.904,8.688)
  Displacement:   1.447 um ( 0.87 row height)
Cell: phfnr_buf_912 (INVX0_HVT)
  Input location: (66.8165,55.8556)
  Legal location: (66.448,57.176)
  Displacement:   1.371 um ( 0.82 row height)
Cell: ctmi_8061 (AO22X1_HVT)
  Input location: (100.578,94.562)
  Legal location: (99.736,95.632)
  Displacement:   1.361 um ( 0.81 row height)
Cell: ctmi_8646 (INVX0_HVT)
  Input location: (90.8267,85.0587)
  Legal location: (91.528,83.928)
  Displacement:   1.331 um ( 0.80 row height)
Cell: ctmi_8454 (AO22X1_HVT)
  Input location: (37.961,36.6625)
  Legal location: (38.328,35.44)
  Displacement:   1.276 um ( 0.76 row height)
Cell: ctmi_8374 (INVX0_HVT)
  Input location: (19.7392,9.4742)
  Legal location: (18.872,10.36)
  Displacement:   1.240 um ( 0.74 row height)
Cell: ctmi_8699 (AO22X1_HVT)
  Input location: (9.8625,59.4075)
  Legal location: (10.36,60.52)
  Displacement:   1.219 um ( 0.73 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2106 out of 2106 cells, ratio = 1.000000
Total displacement = 1142.964355(um)
Max displacement = 2.991600(um), ctmi_8588 (95.455002, 104.015404, 0) => (94.112000, 107.335999, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.43(um)
  0 ~  50% cells displacement <=      0.52(um)
  0 ~  60% cells displacement <=      0.61(um)
  0 ~  70% cells displacement <=      0.71(um)
  0 ~  80% cells displacement <=      0.80(um)
  0 ~  90% cells displacement <=      0.91(um)
  0 ~ 100% cells displacement <=      2.99(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2026-01-09 00:03:28 / Session:  00:02:56 / Command:  00:01:49 / CPU:  00:02:48 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)


Compile-fusion optimization complete                 0.00        0.00      0.00       128       9345.13  146883024.00        2106              0.05      1262
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894450787461  6.565927777721  9.017933005874  45.620117209339  8.634229500307  0.781449240852  7.442082511238  3.181154249079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465783332247  8.763585641080  1.911357536960  00.957823309427  0.014778890929  4.045216044037  5.020604416976  6.345882429962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513557616982  7.835135386779  8.372515599733  48.010817444586  7.609665134508  3.894595964966  9.819998861759  1.487345287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928179031613  9.852540514378  0.210062610127  51.769205754570  7.466464147415  8.788298807826  8.572535884759  1.334180835409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134467436181  4.723127531449  6.753653267486  18.766629995845  6.246809132208  2.738921539211  6.086732906504  8.868232794724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006740754660  9.230848141384  9.005584846071  07.849633024446  3.794491862278  0.705661768271  6.012887817343  3.718518193956
2.708373385877  2.772683111566  2.637652116996  9.532708052994  6.656262309097  9.409795558072  6.136993113139  7.763516472170  9.625250427130  7.417696864932  36.671013417031  0.435069323300  6.662805426730  8.833423449383  2.924358416216

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.2419     3.2800     16        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       64    60.6284       64  146883024
    2   *   0.2419     3.2800   0.0000     16        -          -      -       64    67.7665       68  146883024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2419     3.2800   0.0000     16   0.0000     0.0000      0       64    67.7665       68  146883024      9345.13       2106         91         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.2419     3.2800   0.0000     16   0.0000     0.0000      0       64       68  146883024      9345.13       2106

Compile-fusion command complete                CPU:   239 s (  0.07 hr )  ELAPSE:   178 s (  0.05 hr )  MEM-PEAK:  1262 MB
Compile-fusion command statistics  CPU=17 sec (0.00 hr) ELAPSED=9 sec (0.00 hr) MEM-PEAK=1.232 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2026-01-09 00:03:30 / Session:  00:02:57 / Command:  00:01:51 / CPU:  00:02:49 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    53     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    77     8  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 8 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2026-01-09 00:03:30 / Session:  00:02:57 / Command:  00:01:51 / CPU:  00:02:50 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-09 00:03:30 / Session:  00:02:58 / Command:  00:01:51 / CPU:  00:02:50 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   241 s (  0.07 hr )  ELAPSE:   178 s (  0.05 hr )  MEM-PEAK:  1262 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.2419     3.2800     16        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       64    60.6284       64  146883024
    2   *   0.2419     3.2800   0.0000     16        -          -      -       64    67.7665       68  146883024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2419     3.2800   0.0000     16   0.0000     0.0000      0       64    67.7665       68  146883024      9345.13       2106         91         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.2419     3.2800   0.0000     16   0.0000     0.0000      0       64       68  146883024      9345.13       2106
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   245 s (  0.07 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:  1262 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0408 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0358 seconds to load 2106 cell instances into cellmap
Moveable cells: 2106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6539, cell height 1.6720, cell area 4.4374 for total 2106 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         3.28        0.00      0.00       132       9345.13  146883024.00        2106              0.05      1262
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         3.28        0.00      0.00       132       9345.13  146883024.00        2106              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         3.28        0.00      0.00       132       9345.13  146883024.00        2106              0.05      1262
Compile-fusion optimization Phase 19 Iter  3         3.28        0.00      0.00       130       9347.92  147267984.00        2106              0.05      1262

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.954
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter  3         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter  4         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter  5         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.954
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         3.28        0.00      0.00       129       9347.92  147267984.00        2107              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         3.28        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter  8         3.28        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter  9         3.28        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter 10         3.28        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262
Compile-fusion optimization Phase 20 Iter 11         3.28        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262

Compile-fusion optimization Phase 21 Iter  1         0.08        0.00      0.00       129       9348.18  147356736.00        2107              0.05      1262

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.08        0.00      0.00       129       9342.59  145052544.00        2107              0.05      1262

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.08        0.00      0.00       129       9342.59  145052544.00        2107              0.05      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00       129       9342.59  148376128.00        2107              0.05      1262
CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             2223             2223           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00       129       9342.59  148376128.00        2107              0.05      1262

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00       129       9340.55  148311952.00        2106              0.05      1262
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00       129       9340.05  148248800.00        2106              0.05      1262
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00       129       9340.05  148248800.00        2106              0.05      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02663813 cumPct:    92.75 estdown: 0.00208236 cumUp:  657 numDown:  140 status= valid
Knee-Processing :  cumEst: 0.02812192 cumPct:    97.92 estdown: 0.00059857 cumUp:  709 numDown:   88 status= valid
Knee-Processing :  cumEst: 0.02872049 cumPct:   100.00 estdown: 0.00000000 cumUp:  819 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262
Warning: No tie cell is available for constant fixing. (OPT-200)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-09 00:03:45 / Session:  00:03:12 / Command:  00:02:06 / CPU:  00:03:20 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2026-01-09 00:03:45 / Session:  00:03:12 / Command:  00:02:06 / CPU:  00:03:20 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    269 s ( 0.07 hr) ELAPSE :    192 s ( 0.05 hr) MEM-PEAK :  1262 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    269 s ( 0.07 hr) ELAPSE :    192 s ( 0.05 hr) MEM-PEAK :  1262 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00       129       9342.59  147522736.00        2106              0.05      1262
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0441 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 75 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13082.3         2106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2106
number of references:                75
number of site rows:                 68
number of locations attempted:    47934
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2106 (36761 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.027 um ( 0.02 row height)
rms weighted cell displacement:   0.027 um ( 0.02 row height)
max cell displacement:            1.679 um ( 1.00 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_132_inst_1043 (NBUFFX2_RVT)
  Input location: (81.952,72.224)
  Legal location: (82.104,70.552)
  Displacement:   1.679 um ( 1.00 row height)
Cell: ctmi_8268 (AO22X1_RVT)
  Input location: (83.016,70.552)
  Legal location: (83.32,70.552)
  Displacement:   0.304 um ( 0.18 row height)
Cell: ctmi_8284 (OA222X1_RVT)
  Input location: (10.816,62.192)
  Legal location: (10.512,62.192)
  Displacement:   0.304 um ( 0.18 row height)
Cell: port3_i/port_fifo/mem_reg[7][2] (SDFFX1_RVT)
  Input location: (43.04,102.32)
  Legal location: (42.888,102.32)
  Displacement:   0.152 um ( 0.09 row height)
Cell: port3_i/port_fifo/mem_reg[0][6] (SDFFX1_RVT)
  Input location: (42.736,95.632)
  Legal location: (42.584,95.632)
  Displacement:   0.152 um ( 0.09 row height)
Cell: port3_i/port_fifo/mem_reg[7][3] (SDFFX2_LVT)
  Input location: (47.904,102.32)
  Legal location: (48.056,102.32)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_7678 (AND4X1_HVT)
  Input location: (45.776,18.72)
  Legal location: (45.776,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7685 (AND4X1_HVT)
  Input location: (45.168,20.392)
  Legal location: (45.168,20.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_8011 (AND4X1_HVT)
  Input location: (39.088,95.632)
  Legal location: (39.088,95.632)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7944 (AND4X1_HVT)
  Input location: (96.088,83.928)
  Legal location: (96.088,83.928)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2026-01-09 00:03:45 / Session:  00:03:13 / Command:  00:02:06 / CPU:  00:03:21 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-09 00:03:45 / Session:  00:03:13 / Command:  00:02:06 / CPU:  00:03:21 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0385 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0463 seconds to load 2106 cell instances into cellmap
Moveable cells: 2106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6532, cell height 1.6720, cell area 4.4362 for total 2106 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00       140       9342.59  147522736.00        2106              0.05      1262
CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             2222             2222           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (70/4)
INFO: Derive col count 17 from GR congestion map (71/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00       139       9342.59  147522736.00        2106              0.05      1262
Compile-fusion optimization Phase 43 Iter  3         0.00        0.00      0.00       130       9347.67  151143152.00        2106              0.05      1262

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-09 00:03:47 / Session:  00:03:15 / Command:  00:02:08 / CPU:  00:03:24 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2026-01-09 00:03:47 / Session:  00:03:15 / Command:  00:02:08 / CPU:  00:03:24 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    274 s ( 0.08 hr) ELAPSE :    195 s ( 0.05 hr) MEM-PEAK :  1262 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    274 s ( 0.08 hr) ELAPSE :    195 s ( 0.05 hr) MEM-PEAK :  1262 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00       129       9347.67  151143152.00        2106              0.05      1262
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0351 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 76 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     13082.3         2106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2106
number of references:                76
number of site rows:                 68
number of locations attempted:    47894
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2106 (36781 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_8011 (AND4X1_HVT)
  Input location: (39.088,95.632)
  Legal location: (39.088,95.632)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7685 (AND4X1_HVT)
  Input location: (45.168,20.392)
  Legal location: (45.168,20.392)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7678 (AND4X1_HVT)
  Input location: (45.776,18.72)
  Legal location: (45.776,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7812 (AND4X1_HVT)
  Input location: (100.344,38.784)
  Legal location: (100.344,38.784)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7679 (AND2X1_HVT)
  Input location: (47.144,17.048)
  Legal location: (47.144,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_8007 (AND3X1_HVT)
  Input location: (41.064,95.632)
  Legal location: (41.064,95.632)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7807 (AND3X1_HVT)
  Input location: (102.168,47.144)
  Legal location: (102.168,47.144)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7813 (AND3X1_HVT)
  Input location: (100.648,43.8)
  Legal location: (100.648,43.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7686 (AND3X1_HVT)
  Input location: (47.144,23.736)
  Legal location: (47.144,23.736)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7944 (AND4X1_HVT)
  Input location: (96.088,83.928)
  Legal location: (96.088,83.928)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2026-01-09 00:03:48 / Session:  00:03:15 / Command:  00:02:09 / CPU:  00:03:26 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0358 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 576
Total 0.0445 seconds to load 2106 cell instances into cellmap
Moveable cells: 2106; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.6547, cell height 1.6720, cell area 4.4386 for total 2106 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00       130       9347.67  151143152.00        2106              0.05      1262

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00       130       9347.67  151143152.00        2106              0.05      1262

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2026-01-09 00:03:48 / Session:  00:03:16 / Command:  00:02:09 / CPU:  00:03:26 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     1  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     2     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    16     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    86    17  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 17 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1170640 1156960)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00       129       9347.67  151143152.00        2106              0.05      1262
Co-efficient Ratio Summary:
4.193421629247  6.578038490629  2.479639287277  7.744188140401  0.485050000353  3.179565833784  5.567214754587  2.894450787461  6.565927983409  9.017933305874  45.624000409339  8.634229500307  0.781449240852  7.442082511238  3.181154249079
6.992250284924  4.646239827530  3.823702212269  3.871841896193  1.424294066690  9.687527899646  6.131807232944  1.465783332247  8.763585857768  1.911357836960  00.951716509427  0.014778890929  4.045216044037  5.020604416976  6.345882429962
1.220116719169  5.967847613667  6.224305671704  0.238798315000  3.284509589705  9.611151237147  0.128739689272  0.513557616982  7.835135592457  8.372515899733  48.014700644586  7.609665134508  3.894595964966  9.819998861759  1.487345287763
2.106393280859  9.078063643872  1.314288630187  8.805818528323  0.072343539122  6.270037326705  0.450494780240  3.928179031613  9.852540720056  0.210062910127  51.763198954570  7.466464147415  8.788298807826  8.572535884759  1.334180835409
0.279263796791  8.236528667515  1.425386746381  6.766520799187  4.740224950513  6.567966215027  5.706185626119  8.134467436181  4.723127747127  6.753653567486  18.760512195845  6.246809132208  2.738921539211  6.086732906504  8.868232794724
5.890240957776  8.439499765860  1.154902068601  4.924446820001  0.405169190953  4.590768921970  4.170951209159  0.006740754660  9.230848357062  9.005584146071  07.843526224446  3.794491862278  0.705661768271  6.012887817343  3.718518193956
2.708373385877  2.772683111566  2.637652116996  9.532708052994  6.656262309097  9.409795558072  6.136993113139  7.763516472170  9.625250427130  7.417696864932  36.671013417031  0.435069323300  6.662805426730  8.833423449383  2.924358416216
9.183179636234  4.225277638045  7.821040823519  1.416281956161  2.866938022019  5.692842603132  5.858445024802  5.513637759359  5.213531173109  4.512018404123  51.477500053000  5.220938869083  1.353528038724  6.508163685577  3.718846683731
1.254829361324  5.503386711475  2.422542123053  1.661090576272  7.011233081071  7.845256074711  0.998585147436  4.042323046769  7.943499918782  3.877011111999  93.622803650820  2.625909275374  0.179306842141  1.696277330334  1.418333737515
5.650943793293  3.602913677798  2.545902020920  8.464997347149  5.117746745773  4.047317127472  1.421981592074  0.044439541463  7.138047027999  4.361337591019  90.692606198206  1.031836075603  5.295833107259  5.477268563008  6.963365603103
7.847093644829  7.027411333680  4.766944246976  6.505239065921  0.874802189647  3.823894401463  8.324531610419  3.421601555657  8.038179405748  9.639284877774  55.370658410485  0.500937781858  5.658547545567  2.147544072894  4.543872816565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250266232464  6.239506316883  3.702219869387  22.239573731424  2.940590157366  5.278106166131  8.072328641465  7.879320678763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116791477596  7.847392443123  4.305678304023  91.704762803284  5.095721207390  1.512581170128  7.396891920513  5.512167027835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393262167907  8.063322658632  4.288637787880  62.900378430072  3.435225271639  0.373477650450  4.947801503928  1.736314339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263778009823  6.528346391643  5.386743981676  79.015771874740  2.249439130057  9.662360875706  1.856260298134  4.610369014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240939084843  9.499444646616  4.902065201492  58.104473610405  1.691833782279  7.689429304170  9.512090690006  7.443544809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373367185277  2.683890342764  7.652113596953  31.726792546656  2.623924127188  7.955790326136  9.931130497763  5.100729909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179618542422  5.277317821283  1.040820119141  76.555734212866  9.380154343371  8.426241925858  4.450247125513  6.313591795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829364410550  3.386710616743  2.542120653166  24.652935327011  2.330744965524  2.560957710998  5.851473464042  3.276465897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943796389360  2.913676939755  5.902027520846  53.620644095117  7.467381982726  3.171484321421  9.815929840044  4.331412837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093647915702  7.411332821977  6.944243576650  66.047822810874  8.021720621502  8.944224238324  5.316103293421  6.051554778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178635417937  5.058749879171  8.009336463439  64.637333381239  6.408451690762  4.112593781156  0.490795092250  2.608322846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811227311351  0.369605302842  4.109424601484  57.533557645006  4.440209278384  3.169976945884  2.299620320116  7.950773167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268114772519  0.997339118141  8.244583360973  20.979346494385  3.649593067678  7.617701087347  0.877631206393  2.667677278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544106610066  1.101270483948  6.554577346653  10.008411388088  2.078192720215  7.847701934182  6.354099379263  7.726096436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715812153657  7.674866183680  0.795842224697  60.956345338711  9.392040234412  8.065258468234  5.947244990240  9.336846639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814265405588  3.460715091981  4.824443979456  87.256043305451  1.682640260567  7.173643318510  9.939561808373  3.617850972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515943817690  0.649328974730  1.017038643513  62.867369262695  8.267232081103  3.493042524350  2.162168283179  6.121422425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075630912012  8.041230440540  2.653007122000  55.428204953318  3.387170756843  4.855983318848  4.837310354829  3.680103703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421699277015  5.119994664182  0.050827862507  68.337203779196  1.421345844957  1.303551018335  5.375154750943  7.909891802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524980761330  9.910194384104  2.798202703190  33.383550495623  4.072429134259  3.630296563367  4.031036947093  6.415155227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302475039287  2.777740852909  4.010481650000  40.445000858337  8.455506804535  8.728154143874  6.165658312178  6.390177575058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413829102212  2.693877515655  1.931420894066  74.100180478996  4.661242739319  4.414867479322  4.787634991811  2.219111710369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786220705671  7.040234462174  0.003280109589  85.600426712371  4.701111053882  7.205345112169  8.278350498268  1.183723390997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831310688630  1.878801582387  3.230078943539  27.376015573267  0.504438604892  4.039491336316  1.398524540544  1.002108861101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261421786746  3.816762294558  1.874746824950  66.479984862150  2.757995513251  1.981554210361  8.147230310715  8.167534777674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711150302068  6.014920110689  0.010401769190  00.459212889219  7.041633279081  5.900277043546  6.092307526814  2.690053083460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772633052116  9.969538472811  9.946652862309  14.808302155580  7.261293698121  3.977845700721  7.096251647515  9.474174100649
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib_baseline.dlib:switch_4port.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    60.6133       64  151143152
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    67.7547       66  151143152
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64    67.7547       66  151143152      9347.67       2106         91         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       64       66  151143152      9347.67       2106

Compile-fusion command complete                CPU:   279 s (  0.08 hr )  ELAPSE:   198 s (  0.06 hr )  MEM-PEAK:  1262 MB
Compile-fusion command statistics  CPU=39 sec (0.01 hr) ELAPSED=20 sec (0.01 hr) MEM-PEAK=1.232 GB
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 15 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     6     3  0 CGT-3300  WARNING   Warning: There is no integrated clock-gating cell in the tec... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     6     5  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     5  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    20    16  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[5][5] is placed over... (MSG-3032)
Information:    16     2  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    16     2  0 PVT-031   WARNING   Warning: 2080 cells affected for early, 2080 for late. (PVT-... (MSG-3032)
Information:     3     3  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     2     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    16    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59    40  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     2  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   190   119  1       15  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 119 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch_lib_baseline.dlib:switch_4port.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/09/26 00:00 -->     0.005 hours
        - logic_opto                    01/09/26 00:01 -->     0.008 hours
        - initial_map                   01/09/26 00:01 -->     0.003 hours
        - logic_opto                    01/09/26 00:01 -->     0.008 hours
        - initial_place                 01/09/26 00:02 -->     0.002 hours
        - initial_drc                   01/09/26 00:02 -->     0.001 hours
        - initial_opto                  01/09/26 00:02 -->     0.013 hours
        - final_place                   01/09/26 00:03 -->     0.003 hours
        - final_opto                    01/09/26 00:03 -->     0.005 hours

1
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2026-01-09 00:03:50 / Session:  00:03:18 / Command:  00:02:11 / CPU:  00:03:29 / Memory: 1263 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 21 GB, Swap Free: 21 GB, Work Disk Free: 926 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Running auto PG connection. (NDM-099)
1
# =================================================================
# 7. REPORTS & EXPORT
# =================================================================
redirect -file report_timing.txt { report_timing }
redirect -file report_power.txt  { report_power }
redirect -file report_area.txt   { report_area }
redirect -file report_qor.txt    { report_qor }
change_names -rules verilog -hierarchy
 Information: Using name rules 'verilog'.
 Information: 1671 objects (144 ports, 24 bus ports, 638 cells, 816 nets & 49 bus nets) changed in design 'switch_4port'.
1
write_verilog -hierarchy all switch_4port_netlist.v
****************************************
Report : Reporting Mismatches
Version: V-2023.12-SP3
Date   : Fri Jan  9 00:03:52 2026
****************************************

==============================
Library : switch_lib_baseline.dlib
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
layer_missing_prefer_direction       1             1         0
1
write_sdf switch_4port.sdf
Information: The command 'write_sdf' cleared the undo history. (UNDO-016)
1
save_block -as switch_4port_final
Information: Saving 'switch_lib_baseline.dlib:switch_4port.design' to 'switch_lib_baseline.dlib:switch_4port_final.design'. (DES-028)
1
exit
Maximum memory usage for this session: 1262.98 MB
Maximum memory usage for this session including child processes: 1262.98 MB
CPU usage for this session:    283 seconds (  0.08 hours)
Elapsed time for this session:    200 seconds (  0.06 hours)
Thank you for using Fusion Compiler.

