- tb.sv:47: Verilog $finish
