$date
	Sun Oct 23 00:27:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#455317
b11100 !
1"
#455318
b11100 &
b11100 %
1$
#455319
0"
#455322
b1110 &
b1110 %
#455326
b111 &
b111 %
#455330
b10110 &
b10110 %
#455334
b1011 &
b1011 %
#455338
b100010 &
b100010 %
#455342
b10001 &
b10001 %
#455346
b110100 &
b110100 %
#455350
b11010 &
b11010 %
#455354
b1101 &
b1101 %
#455358
b101000 &
b101000 %
#455362
b10100 &
b10100 %
#455366
b1010 &
b1010 %
#455370
b101 &
b101 %
#455374
b10000 &
b10000 %
#455378
b1000 &
b1000 %
#455382
b100 &
b100 %
#455386
b10 &
b10 %
#455390
b1 &
1#
b1 %
#455394
b0 &
b0 %
0#
0$
#1422485
b1000 !
1"
#1422486
b1000 &
b1000 %
1$
#1422487
0"
#1422490
b100 &
b100 %
#1422494
b10 &
b10 %
#1422498
b1 &
b1 %
1#
#1422502
b0 &
0#
b0 %
0$
#2394799
b1 !
1"
#2394802
b1 &
b1 %
1$
#2394803
0"
#2394806
1#
#2394810
b0 &
b0 %
0#
0$
#4500012
