{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572485997019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572485997023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 21:39:56 2019 " "Processing started: Wed Oct 30 21:39:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572485997023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572485997023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_sync_cntr -c eight_bit_sync_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_sync_cntr -c eight_bit_sync_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572485997023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572485997485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572485997485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_sync_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_sync_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_sync_cntr " "Found entity 1: eight_bit_sync_cntr" {  } { { "eight_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_bit_sync_cntr/eight_bit_sync_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572486005872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572486005872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/four_bit_sync_cntr.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/home/documents/fpga_proj/common/four_bit_sync_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sync_cntr " "Found entity 1: four_bit_sync_cntr" {  } { { "../common/four_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/four_bit_sync_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572486005876 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_ff " "Found entity 2: t_ff" {  } { { "../common/four_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/four_bit_sync_cntr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572486005876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572486005876 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "eight_bit_sync_cntr.v(3) " "Verilog HDL error at eight_bit_sync_cntr.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "eight_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_bit_sync_cntr/eight_bit_sync_cntr.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1572486005880 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "count eight_bit_sync_cntr.v(12) " "Verilog HDL Expression error at eight_bit_sync_cntr.v(12): illegal part select of unpacked array \"count\"" {  } { { "eight_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_bit_sync_cntr/eight_bit_sync_cntr.v" 12 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572486005880 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "count eight_bit_sync_cntr.v(20) " "Verilog HDL Expression error at eight_bit_sync_cntr.v(20): illegal part select of unpacked array \"count\"" {  } { { "eight_bit_sync_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/eight_bit_sync_cntr/eight_bit_sync_cntr.v" 20 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572486005880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572486006008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 21:40:06 2019 " "Processing ended: Wed Oct 30 21:40:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572486006008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572486006008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572486006008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572486006008 ""}
