
Teste Case # 1 0
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 02 sec %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
15:57:54 54

	Stderr:

Travessed blocks:

Teste Case # 2 1
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 02 sec %T %S %y %Z %M 
	Input Size: 0
	Output Size: 26
	Stderr Size: 0
	Input:

	Output:
15:57:54 54 70 1781874 57

	Stderr:

Travessed blocks:

Teste Case # 3 2
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 02 min %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
15:59:52 52

	Stderr:

Travessed blocks:

Teste Case # 4 3
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 02 hour 3 min %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
18:00:52 52

	Stderr:

Travessed blocks:

Teste Case # 5 4
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 02 week 3 mon %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
15:57:55 55

	Stderr:

Travessed blocks:

Teste Case # 6 5
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 02 year 3 mon %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
15:57:57 57

	Stderr:

Travessed blocks:

Teste Case # 7 6
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 .2 hour +3 min %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
16:12:52 52

	Stderr:

Travessed blocks:

Teste Case # 8 7
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 .2 hour -3 min %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
16:06:52 52

	Stderr:

Travessed blocks:

Teste Case # 9 8
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 /2 hour /3 min %T %S 
	Input Size: 0
	Output Size: 27
	Stderr Size: 0
	Input:

	Output:
/2 hour /3 min 15:57:52 52

	Stderr:

Travessed blocks:

Teste Case # 10 9
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour 3 min 
	Input Size: 0
	Output Size: 13
	Stderr Size: 0
	Input:

	Output:
16:12 Jan 21

	Stderr:

Travessed blocks:

Teste Case # 11 10
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour -3 
	Input Size: 0
	Output Size: 0
	Stderr Size: 20
	Input:

	Output:

	Stderr:
date+: missing unit

Travessed blocks:

Teste Case # 12 11
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour -3 a 
	Input Size: 0
	Output Size: 0
	Stderr Size: 20
	Input:

	Output:

	Stderr:
date+: missing unit

Travessed blocks:

Teste Case # 13 12
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon 
	Input Size: 0
	Output Size: 13
	Stderr Size: 0
	Input:

	Output:
15:57 Mar 21

	Stderr:

Travessed blocks:

Teste Case # 14 13
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 2 mon %m 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
03

	Stderr:

Travessed blocks:

Teste Case # 15 14
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 2 year %y 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
72

	Stderr:

Travessed blocks:

Teste Case # 16 15
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour : min %T %S 
	Input Size: 0
	Output Size: 18
	Stderr Size: 0
	Input:

	Output:
: min 16:09:52 52

	Stderr:

Travessed blocks:

Teste Case # 17 16
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour -3 max %T %S 
	Input Size: 0
	Output Size: 0
	Stderr Size: 20
	Input:

	Output:

	Stderr:
date+: missing unit

Travessed blocks:

Teste Case # 18 17
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hou -3 min %T %S 
	Input Size: 0
	Output Size: 0
	Stderr Size: 20
	Input:

	Output:

	Stderr:
date+: missing unit

Travessed blocks:

Teste Case # 19 18
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 .2 hour -3 weeks %T %S 
	Input Size: 0
	Output Size: 12
	Stderr Size: 0
	Input:

	Output:
16:09:52 52

	Stderr:

Travessed blocks:

Teste Case # 20 19
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 weeks %T %S %w %d 
	Input Size: 0
	Output Size: 17
	Stderr Size: 0
	Input:

	Output:
15:57:52 52 3 04

	Stderr:

Travessed blocks:

Teste Case # 21 20
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 2 mon 2 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:57:56 56 05

	Stderr:

Travessed blocks:

Teste Case # 22 21
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 2 year 2 year %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:57:56 56 01

	Stderr:

Travessed blocks:

Teste Case # 23 22
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 year 2 year %T %S %y 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:57:56 56 74

	Stderr:

Travessed blocks:

Teste Case # 24 23
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 181872 2 mon 2 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
03:31:16 16 05

	Stderr:

Travessed blocks:

Teste Case # 25 24
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872888 2 mon 14 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
13:41:44 44 22

	Stderr:

Travessed blocks:

Teste Case # 26 25
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon %T %S %m %y 
	Input Size: 0
	Output Size: 18
	Stderr Size: 0
	Input:

	Output:
15:57:54 54 03 70

	Stderr:

Travessed blocks:

Teste Case # 27 26
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 9 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:58:01 01 10

	Stderr:

Travessed blocks:

Teste Case # 28 27
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon 2 mon 3 mon 5 mon 1 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:58:05 05 14

	Stderr:

Travessed blocks:

Teste Case # 29 28
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 0 mon -2 mon %T %S %m 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:57:50 50 -1

	Stderr:

Travessed blocks:

Teste Case # 30 29
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 -2 year 0 year %T %S %y 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
15:57:50 50 68

	Stderr:

Travessed blocks:

Teste Case # 31 30
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 12 year 2 mon %T %S %m %y 
	Input Size: 0
	Output Size: 18
	Stderr Size: 0
	Input:

	Output:
15:58:06 06 03 82

	Stderr:

Travessed blocks:

Teste Case # 32 31
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon 2 mon %T %S % 
	Input Size: 0
	Output Size: 13
	Stderr Size: 0
	Input:

	Output:
15:57:56 56 

	Stderr:

Travessed blocks:

Teste Case # 33 32
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon 2 mon %T %n %m 
	Input Size: 0
	Output Size: 14
	Stderr Size: 0
	Input:

	Output:
15:57:56 
 05

	Stderr:

Travessed blocks:

Teste Case # 34 33
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 2 mon 2 mon %T %t %m 
	Input Size: 0
	Output Size: 14
	Stderr Size: 0
	Input:

	Output:
15:57:56 	 05

	Stderr:

Travessed blocks:

Teste Case # 35 34
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872888 2 mon 14 mon %D %S %m 
	Input Size: 0
	Output Size: 16
	Stderr Size: 0
	Input:

	Output:
22/19/126 44 22

	Stderr:

Travessed blocks:

Teste Case # 36 35
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872888 2 mon 14 mon %T %S %a 
	Input Size: 0
	Output Size: 16
	Stderr Size: 0
	Input:

	Output:
13:41:44 44 Fri

	Stderr:

Travessed blocks:

Teste Case # 37 36
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872888 2 mon 14 mon %T %S %j 
	Input Size: 0
	Output Size: 16
	Stderr Size: 0
	Input:

	Output:
13:41:44 44 169

	Stderr:

Travessed blocks:

Teste Case # 38 37
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872888 2 mon 14 mon %T %S %x 
	Input Size: 0
	Output Size: 12
	Stderr Size: 33
	Input:

	Output:
13:41:44 44 
	Stderr:
date+: Bad format character: 'x'

Travessed blocks:

Teste Case # 39 38
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 +8 sec %S 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
00

	Stderr:

Travessed blocks:

Teste Case # 40 39
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 0 +0 sec %Z 
	Input Size: 0
	Output Size: 2
	Stderr Size: 0
	Input:

	Output:
0

	Stderr:

Travessed blocks:

Teste Case # 41 40
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 +3 min %M 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
00

	Stderr:

Travessed blocks:

Teste Case # 42 41
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 +15 hour %H 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
06

	Stderr:

Travessed blocks:

Teste Case # 43 42
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 +15 hour %T 
	Input Size: 0
	Output Size: 9
	Stderr Size: 0
	Input:

	Output:
06:57:52

	Stderr:

Travessed blocks:

Teste Case # 44 43
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 +10 sec %T 
	Input Size: 0
	Output Size: 9
	Stderr Size: 0
	Input:

	Output:
15:58:02

	Stderr:

Travessed blocks:

Teste Case # 45 44
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 1
	Parameters: 1781872 +8 sec %T 
	Input Size: 0
	Output Size: 9
	Stderr Size: 0
	Input:

	Output:
15:58:00

	Stderr:

Travessed blocks:

Teste Case # 46 45
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 0 + 0 sec %y 
	Input Size: 0
	Output Size: 0
	Stderr Size: 20
	Input:

	Output:

	Stderr:
date+: missing unit

Travessed blocks:

Teste Case # 47 46
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 0 0 sec %y 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
70

	Stderr:

Travessed blocks:

Teste Case # 48 47
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 1
	Parameters: 1781872 +11 day %w 
	Input Size: 0
	Output Size: 2
	Stderr Size: 0
	Input:

	Output:
0

	Stderr:

Travessed blocks:
