module outputlogic(
 input logic A[3:0],
 output logic curstate[6:0] , curchange[6:0] , far , halfp
);


seven_seg (.A(d2) , .S(curstate));
changesev (.A(d2) ,.S(curchange) , .h(halfp) , .f(far) ) ;

endmodule 