+define+USE_BOTH
./hsl_files/alt_and3t0.v
./hsl_files/alt_and3t1.v
./hsl_files/alt_and4t0.v
./hsl_files/alt_and4t1.v
./hsl_files/alt_cnt6.v
./hsl_files/alt_dec8t1.v
./hsl_files/alt_descrambler.v
./hsl_files/alt_eqc15h7cfbt2.v
./hsl_files/alt_eqc19h4e1fbt2.v
./hsl_files/alt_eqc4h9t1.v
./hsl_files/alt_eqc5h07t1.v
./hsl_files/alt_eqc5h0ft1.v
./hsl_files/alt_eqc5h18t1.v
./hsl_files/alt_eqc5h1bt1.v
./hsl_files/alt_eqc5h1ft1.v
./hsl_files/alt_fmon8.v
./hsl_files/alt_jtagsr.v
./hsl_files/alt_lfsr_client_40b.v
./hsl_files/alt_lut6.v
./hsl_files/alt_metronome320000.v
./hsl_files/alt_metronome32000.v
./hsl_files/alt_mlab20a1r1w1.v
./hsl_files/alt_mlab.v
./hsl_files/intc_mux2_t1_w32.v
./hsl_files/intc_mux4_t0_w32.v
./hsl_files/intc_mux8_t1_w32.v
./hsl_files/alt_or_r.v
./hsl_files/alt_reset_delay.v
./hsl_files/alt_ripple16.v
./hsl_files/alt_scrambler.v
./hsl_files/alt_sync1r1.v
./hsl_files/alt_sync20m.v
./hsl_files/alt_sync_regs_m2.v
./hsl_files/alt_times_1pt8.v

./address_decoder/ip/address_decode/address_decode_clk_csr.ip
./address_decoder/ip/address_decode/address_decode_eth_gen_mon.ip
./address_decoder/ip/address_decode/address_decode_merlin_master_translator_0.ip
./address_decoder/ip/address_decode/address_decode_mm_to_mac.ip
./address_decoder/ip/address_decode/address_decode_mm_to_phy.ip
./address_decoder/ip/address_decode/address_decode_rx_sc_fifo.ip
./address_decoder/ip/address_decode/address_decode_rx_xcvr_clk.ip
./address_decoder/ip/address_decode/address_decode_tx_sc_fifo.ip
./address_decoder/ip/address_decode/address_decode_tx_xcvr_clk.ip
./address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk.ip
./address_decoder/address_decode.qsys
./eth_traffic_controller/crc32/crc32.qip
./eth_traffic_controller/crc32/avalon_st_to_crc_if_bridge.v
./eth_traffic_controller/crc32/bit_endian_converter.v
./eth_traffic_controller/crc32/byte_endian_converter.v
./eth_traffic_controller/crc32/crc32.sdc
./eth_traffic_controller/crc32/crc32_calculator.v
./eth_traffic_controller/crc32/crc32_chk.v
./eth_traffic_controller/crc32/crc32_gen.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat16.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat24.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat32.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat32_any_byte.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat40.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat48.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat56.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat64.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat64_any_byte.v
./eth_traffic_controller/crc32/crc32_lib/crc32_dat8.v
./eth_traffic_controller/crc32/crc32_lib/crc_ethernet.v
./eth_traffic_controller/crc32/crc32_lib/crc_register.v
./eth_traffic_controller/crc32/crc32_lib/xor6.v
./eth_traffic_controller/crc32/crc_checksum_aligner.v
./eth_traffic_controller/crc32/crc_comparator.v
./eth_traffic_controller/eth_std_traffic_controller_top.qip
./eth_traffic_controller/eth_std_traffic_controller_top.v
./eth_traffic_controller/avalon_st_gen.v
./eth_traffic_controller/avalon_st_loopback.sv
./eth_traffic_controller/avalon_st_mon.v
./eth_traffic_controller/altera_avalon_sc_fifo.v
./eth_traffic_controller/avalon_st_loopback_csr.v
./eth_traffic_controller/avalon_st_prtmux.v
./eth_traffic_controller/shiftreg_ctrl.v
./eth_traffic_controller/shiftreg_data.v
./fifo_dcfifo/ip/dc_fifo/dc_fifo_0.ip
./fifo_dcfifo/dc_fifo.qsys
./fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo.ip
./fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo.ip
./fifo_scfifo/sc_fifo.qsys
./mac/altera_eth_10g_mac.ip
./pll_mpll/pll.ip

altera_eth_10g_mac_base_r.v
eth_e2e_e10.json
ccip_std_afu.sv
eth_e2e_e10.v
e2e_e10.sdc
../../../par/${OPAE_PLATFORM_FPGA_FAMILY}/hssi.stp
