# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 8
attribute \top 1
attribute \src "dut.sv:1.1-12.10"
module \dffs
  attribute \src "dut.sv:1.23-1.26"
  wire input 2 \clk
  attribute \src "dut.sv:1.33-1.36"
  wire input 4 \clr
  attribute \src "dut.sv:1.20-1.21"
  wire input 1 \d
  attribute \src "dut.sv:1.28-1.31"
  wire input 3 \pre
  attribute \init 1'0
  attribute \src "dut.sv:1.49-1.50"
  wire output 5 \q
  attribute \src "dut.sv:7.5-11.16"
  cell $sdff $auto$ff.cc:266:slice$7
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \d
    connect \Q \q
    connect \SRST \pre
  end
end
