###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       212177   # Number of WRITE/WRITEP commands
num_reads_done                 =       610913   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       454803   # Number of read row buffer hits
num_read_cmds                  =       610910   # Number of READ/READP commands
num_writes_done                =       212184   # Number of read requests issued
num_write_row_hits             =       170532   # Number of write row buffer hits
num_act_cmds                   =       198513   # Number of ACT commands
num_pre_cmds                   =       198484   # Number of PRE commands
num_ondemand_pres              =       175779   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9444415   # Cyles of rank active rank.0
rank_active_cycles.1           =      9143699   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       555585   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       856301   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       770167   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9320   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4792   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1884   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1109   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1451   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2214   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2476   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3749   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6804   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19135   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          440   # Write cmd latency (cycles)
write_latency[40-59]           =          767   # Write cmd latency (cycles)
write_latency[60-79]           =         1516   # Write cmd latency (cycles)
write_latency[80-99]           =         2868   # Write cmd latency (cycles)
write_latency[100-119]         =         4351   # Write cmd latency (cycles)
write_latency[120-139]         =         6528   # Write cmd latency (cycles)
write_latency[140-159]         =         8150   # Write cmd latency (cycles)
write_latency[160-179]         =         9530   # Write cmd latency (cycles)
write_latency[180-199]         =        10216   # Write cmd latency (cycles)
write_latency[200-]            =       167787   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       241399   # Read request latency (cycles)
read_latency[40-59]            =        70022   # Read request latency (cycles)
read_latency[60-79]            =        93510   # Read request latency (cycles)
read_latency[80-99]            =        33344   # Read request latency (cycles)
read_latency[100-119]          =        25668   # Read request latency (cycles)
read_latency[120-139]          =        21972   # Read request latency (cycles)
read_latency[140-159]          =        13369   # Read request latency (cycles)
read_latency[160-179]          =        10117   # Read request latency (cycles)
read_latency[180-199]          =         8365   # Read request latency (cycles)
read_latency[200-]             =        93144   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05919e+09   # Write energy
read_energy                    =  2.46319e+09   # Read energy
act_energy                     =  5.43132e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.66681e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.11024e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89331e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70567e+09   # Active standby energy rank.1
average_read_latency           =      126.811   # Average read request latency (cycles)
average_interarrival           =      12.1492   # Average request interarrival latency (cycles)
total_energy                   =  1.70468e+10   # Total energy (pJ)
average_power                  =      1704.68   # Average power (mW)
average_bandwidth              =      7.02376   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       238169   # Number of WRITE/WRITEP commands
num_reads_done                 =       638288   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       487432   # Number of read row buffer hits
num_read_cmds                  =       638285   # Number of READ/READP commands
num_writes_done                =       238180   # Number of read requests issued
num_write_row_hits             =       187151   # Number of write row buffer hits
num_act_cmds                   =       202758   # Number of ACT commands
num_pre_cmds                   =       202731   # Number of PRE commands
num_ondemand_pres              =       178388   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9348890   # Cyles of rank active rank.0
rank_active_cycles.1           =      9247737   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       651110   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       752263   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       824361   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8613   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4686   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1869   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1045   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1513   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2188   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2568   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3660   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6863   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19106   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           35   # Write cmd latency (cycles)
write_latency[20-39]           =          656   # Write cmd latency (cycles)
write_latency[40-59]           =         1147   # Write cmd latency (cycles)
write_latency[60-79]           =         2327   # Write cmd latency (cycles)
write_latency[80-99]           =         4382   # Write cmd latency (cycles)
write_latency[100-119]         =         6654   # Write cmd latency (cycles)
write_latency[120-139]         =         9192   # Write cmd latency (cycles)
write_latency[140-159]         =        10926   # Write cmd latency (cycles)
write_latency[160-179]         =        12132   # Write cmd latency (cycles)
write_latency[180-199]         =        12952   # Write cmd latency (cycles)
write_latency[200-]            =       177766   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       244361   # Read request latency (cycles)
read_latency[40-59]            =        80343   # Read request latency (cycles)
read_latency[60-79]            =        97683   # Read request latency (cycles)
read_latency[80-99]            =        36580   # Read request latency (cycles)
read_latency[100-119]          =        26723   # Read request latency (cycles)
read_latency[120-139]          =        23000   # Read request latency (cycles)
read_latency[140-159]          =        13564   # Read request latency (cycles)
read_latency[160-179]          =        10408   # Read request latency (cycles)
read_latency[180-199]          =         8771   # Read request latency (cycles)
read_latency[200-]             =        96851   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.18894e+09   # Write energy
read_energy                    =  2.57357e+09   # Read energy
act_energy                     =  5.54746e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12533e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61086e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83371e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77059e+09   # Active standby energy rank.1
average_read_latency           =      127.745   # Average read request latency (cycles)
average_interarrival           =      11.4094   # Average request interarrival latency (cycles)
total_energy                   =  1.72998e+10   # Total energy (pJ)
average_power                  =      1729.98   # Average power (mW)
average_bandwidth              =      7.47919   # Average bandwidth
