// Seed: 1655276484
module module_0;
  wire id_1 = 1 + -1;
endmodule
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  genvar id_4;
  assign id_4 = $clog2(16);
  ;
  logic id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      module_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  assign id_21[-1] = -1;
endmodule
