// Seed: 1497555854
module module_0;
  logic id_1;
  wire  id_2;
endmodule
program module_1 #(
    parameter id_2 = 32'd49,
    parameter id_5 = 32'd64,
    parameter id_6 = 32'd85
) (
    input tri  id_0
    , id_4,
    input tri0 id_1#(._id_5(1'b0), ._id_6(-1), .id_7(1)),
    input wand _id_2
);
  wire [1 : id_5] id_8, id_9;
  module_0 modCall_1 ();
  wire id_10;
  wire [id_6 : id_2] id_11, id_12;
  wire id_13;
endprogram
module module_2 #(
    parameter id_2 = 32'd41,
    parameter id_3 = 32'd69
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  inout logic [7:0] id_1;
  assign id_1 = id_1[id_2];
  supply1 [1 : id_3] id_4 = -1'b0;
endmodule
