module counter_4bit (
    input  logic clk,
    input  logic rst,
    input  logic en,
    output logic [3:0] count
);

always_ff @(posedge clk) begin
    if (rst)
        count <= 4'b0000;
    else if (en)
        count <= count + 1'b1;
    else
        count <= count;      // Hold value
end

endmodule
