$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Thu Sep 22 17:24:31 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [12] $end
$var wire 1 # DECODER_CMD [11] $end
$var wire 1 $ DECODER_CMD [10] $end
$var wire 1 % DECODER_CMD [9] $end
$var wire 1 & DECODER_CMD [8] $end
$var wire 1 ' DECODER_CMD [7] $end
$var wire 1 ( DECODER_CMD [6] $end
$var wire 1 ) DECODER_CMD [5] $end
$var wire 1 * DECODER_CMD [4] $end
$var wire 1 + DECODER_CMD [3] $end
$var wire 1 , DECODER_CMD [2] $end
$var wire 1 - DECODER_CMD [1] $end
$var wire 1 . DECODER_CMD [0] $end
$var wire 1 / KEY [3] $end
$var wire 1 0 KEY [2] $end
$var wire 1 1 KEY [1] $end
$var wire 1 2 KEY [0] $end
$var wire 1 3 PC_OUT [8] $end
$var wire 1 4 PC_OUT [7] $end
$var wire 1 5 PC_OUT [6] $end
$var wire 1 6 PC_OUT [5] $end
$var wire 1 7 PC_OUT [4] $end
$var wire 1 8 PC_OUT [3] $end
$var wire 1 9 PC_OUT [2] $end
$var wire 1 : PC_OUT [1] $end
$var wire 1 ; PC_OUT [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_PC_OUT [8] $end
$var wire 1 I ww_PC_OUT [7] $end
$var wire 1 J ww_PC_OUT [6] $end
$var wire 1 K ww_PC_OUT [5] $end
$var wire 1 L ww_PC_OUT [4] $end
$var wire 1 M ww_PC_OUT [3] $end
$var wire 1 N ww_PC_OUT [2] $end
$var wire 1 O ww_PC_OUT [1] $end
$var wire 1 P ww_PC_OUT [0] $end
$var wire 1 Q ww_DECODER_CMD [12] $end
$var wire 1 R ww_DECODER_CMD [11] $end
$var wire 1 S ww_DECODER_CMD [10] $end
$var wire 1 T ww_DECODER_CMD [9] $end
$var wire 1 U ww_DECODER_CMD [8] $end
$var wire 1 V ww_DECODER_CMD [7] $end
$var wire 1 W ww_DECODER_CMD [6] $end
$var wire 1 X ww_DECODER_CMD [5] $end
$var wire 1 Y ww_DECODER_CMD [4] $end
$var wire 1 Z ww_DECODER_CMD [3] $end
$var wire 1 [ ww_DECODER_CMD [2] $end
$var wire 1 \ ww_DECODER_CMD [1] $end
$var wire 1 ] ww_DECODER_CMD [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \KEY[0]~input_o\ $end
$var wire 1 c \CPU|incrementaPC|Add0~18\ $end
$var wire 1 d \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 e \ROM1|memROM~5_combout\ $end
$var wire 1 f \ROM1|memROM~6_combout\ $end
$var wire 1 g \CPU|incrementaPC|Add0~2\ $end
$var wire 1 h \CPU|incrementaPC|Add0~6\ $end
$var wire 1 i \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 j \CPU|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 k \ROM1|memROM~12_combout\ $end
$var wire 1 l \ROM1|memROM~14_combout\ $end
$var wire 1 m \ROM1|memROM~16_combout\ $end
$var wire 1 n \CPU|DECODER_INSTRU|Equal10~0_combout\ $end
$var wire 1 o \CPU|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 p \CPU|incrementaPC|Add0~22\ $end
$var wire 1 q \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 r \CPU|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 s \ROM1|memROM~1_combout\ $end
$var wire 1 t \ROM1|memROM~7_combout\ $end
$var wire 1 u \ROM1|memROM~8_combout\ $end
$var wire 1 v \CPU|incrementaPC|Add0~10\ $end
$var wire 1 w \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 x \CPU|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 y \CPU|incrementaPC|Add0~14\ $end
$var wire 1 z \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 { \CPU|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 | \ROM1|memROM~10_combout\ $end
$var wire 1 } \ROM1|memROM~13_combout\ $end
$var wire 1 ~ \ROM1|memROM~15_combout\ $end
$var wire 1 !! \ROM1|memROM~17_combout\ $end
$var wire 1 "! \CPU|DESVIO1|Sel[1]~0_combout\ $end
$var wire 1 #! \CPU|DESVIO1|comb~3_combout\ $end
$var wire 1 $! \CPU|DESVIO1|comb~2_combout\ $end
$var wire 1 %! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 &! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 '! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 (! \CPU|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 )! \ROM1|memROM~3_combout\ $end
$var wire 1 *! \ROM1|memROM~4_combout\ $end
$var wire 1 +! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 ,! \CPU|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 -! \ROM1|memROM~9_combout\ $end
$var wire 1 .! \ROM1|memROM~11_combout\ $end
$var wire 1 /! \~GND~combout\ $end
$var wire 1 0! \CPU|DECODER_INSTRU|saida~0_combout\ $end
$var wire 1 1! \CPU|DECODER_INSTRU|saida~1_combout\ $end
$var wire 1 2! \ROM1|memROM~21_combout\ $end
$var wire 1 3! \ROM1|memROM~20_combout\ $end
$var wire 1 4! \ROM1|memROM~19_combout\ $end
$var wire 1 5! \ROM1|memROM~0_combout\ $end
$var wire 1 6! \ROM1|memROM~18_combout\ $end
$var wire 1 7! \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 8! \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 9! \CPU|ULA1|Add0~18\ $end
$var wire 1 :! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 ;! \CPU|ULA1|Add0~22\ $end
$var wire 1 <! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 =! \CPU|ULA1|Add0~26\ $end
$var wire 1 >! \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 ?! \CPU|ULA1|Add0~30\ $end
$var wire 1 @! \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 A! \CPU|ULA1|Add0~2\ $end
$var wire 1 B! \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 C! \CPU|ULA1|Add0~6\ $end
$var wire 1 D! \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 E! \CPU|ULA1|Add0~10\ $end
$var wire 1 F! \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 G! \CPU|FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 H! \CPU|FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 I! \CPU|FLIPFLOP1|DOUT~2_combout\ $end
$var wire 1 J! \CPU|FLIPFLOP1|DOUT~3_combout\ $end
$var wire 1 K! \CPU|FLIPFLOP1|DOUT~4_combout\ $end
$var wire 1 L! \CPU|FLIPFLOP1|DOUT~q\ $end
$var wire 1 M! \CPU|DESVIO1|comb~1_combout\ $end
$var wire 1 N! \CPU|DESVIO1|comb~0_combout\ $end
$var wire 1 O! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 P! \CPU|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 Q! \ROM1|memROM~2_combout\ $end
$var wire 1 R! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 S! \CPU|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 T! \CPU|PC|DOUT\ [8] $end
$var wire 1 U! \CPU|PC|DOUT\ [7] $end
$var wire 1 V! \CPU|PC|DOUT\ [6] $end
$var wire 1 W! \CPU|PC|DOUT\ [5] $end
$var wire 1 X! \CPU|PC|DOUT\ [4] $end
$var wire 1 Y! \CPU|PC|DOUT\ [3] $end
$var wire 1 Z! \CPU|PC|DOUT\ [2] $end
$var wire 1 [! \CPU|PC|DOUT\ [1] $end
$var wire 1 \! \CPU|PC|DOUT\ [0] $end
$var wire 1 ]! \CPU|REGA|DOUT\ [7] $end
$var wire 1 ^! \CPU|REGA|DOUT\ [6] $end
$var wire 1 _! \CPU|REGA|DOUT\ [5] $end
$var wire 1 `! \CPU|REGA|DOUT\ [4] $end
$var wire 1 a! \CPU|REGA|DOUT\ [3] $end
$var wire 1 b! \CPU|REGA|DOUT\ [2] $end
$var wire 1 c! \CPU|REGA|DOUT\ [1] $end
$var wire 1 d! \CPU|REGA|DOUT\ [0] $end
$var wire 1 e! \CPU|END_RETORNO|DOUT\ [8] $end
$var wire 1 f! \CPU|END_RETORNO|DOUT\ [7] $end
$var wire 1 g! \CPU|END_RETORNO|DOUT\ [6] $end
$var wire 1 h! \CPU|END_RETORNO|DOUT\ [5] $end
$var wire 1 i! \CPU|END_RETORNO|DOUT\ [4] $end
$var wire 1 j! \CPU|END_RETORNO|DOUT\ [3] $end
$var wire 1 k! \CPU|END_RETORNO|DOUT\ [2] $end
$var wire 1 l! \CPU|END_RETORNO|DOUT\ [1] $end
$var wire 1 m! \CPU|END_RETORNO|DOUT\ [0] $end
$var wire 1 n! \CPU|DESVIO1|Sel\ [1] $end
$var wire 1 o! \CPU|DESVIO1|Sel\ [0] $end
$var wire 1 p! \CPU|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 q! \CPU|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 r! \CPU|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 s! \CPU|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 t! \CPU|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 u! \CPU|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 v! \CPU|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 w! \CPU|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 x! \CPU|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 y! \CPU|DESVIO1|ALT_INV_Sel[1]~0_combout\ $end
$var wire 1 z! \CPU|DESVIO1|ALT_INV_comb~0_combout\ $end
$var wire 1 {! \CPU|DESVIO1|ALT_INV_comb~1_combout\ $end
$var wire 1 |! \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 }! \CPU|DESVIO1|ALT_INV_Sel\ [1] $end
$var wire 1 ~! \CPU|DESVIO1|ALT_INV_Sel\ [0] $end
$var wire 1 !" \CPU|FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 "" \CPU|DECODER_INSTRU|ALT_INV_saida~0_combout\ $end
$var wire 1 #" \CPU|FLIPFLOP1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 $" \CPU|DESVIO1|ALT_INV_comb~3_combout\ $end
$var wire 1 %" \CPU|DESVIO1|ALT_INV_comb~2_combout\ $end
$var wire 1 &" \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 '" \CPU|FLIPFLOP1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 (" \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 )" \CPU|FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 *" \CPU|FLIPFLOP1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 +" \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 ," \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 -" \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 ." \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 /" \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 0" \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 1" \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 2" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 3" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 4" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 5" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 6" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 7" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 8" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 9" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 :" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ;" \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 <" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 =" \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 >" \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ?" \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 @" \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 A" \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 B" \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 C" \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 D" \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 E" \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 F" \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 G" \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 H" \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 I" \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 J" \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 K" \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 L" \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 M" \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 N" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 O" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 P" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 Q" \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 R" \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 S" \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 T" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 U" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 V" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 W" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 X" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 Y" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 [" \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 ]" \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ^" \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 _" \ROM1|ALT_INV_memROM~13_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0<
1=
1>
1?
1@
1A
1B
xC
x^
x_
x`
xa
1b
0c
0d
1e
1f
0g
0h
0i
1j
0k
0l
1m
1n
0o
0p
0q
0r
1s
1t
1u
0v
0w
1x
0y
0z
0{
1|
0}
0~
1!!
1"!
0#!
1$!
0%!
0&!
0'!
0(!
1)!
1*!
0+!
1,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
19!
1:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
1D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
1R!
0S!
0y!
1z!
0{!
1|!
1!"
1""
1#"
1$"
0%"
0&"
1'"
0("
1)"
1*"
1+"
1,"
1-"
0."
1/"
10"
11"
1;"
0<"
0="
1>"
1?"
0H"
1I"
0J"
1K"
1L"
0M"
1N"
0O"
0P"
1Q"
1R"
1S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
1^"
1_"
x/
x0
x1
12
xD
xE
xF
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
1T
0U
0V
0W
0X
0Y
1Z
1[
1\
0]
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1}!
0~!
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1"
0#
0$
1%
0&
0'
0(
0)
0*
1+
1,
1-
0.
03
04
05
06
07
08
09
0:
0;
$end
#10000
02
0G
0b
#20000
12
1G
1b
1Z!
1Y!
1[!
1m!
08"
07"
09"
0x!
1+!
1w
0e
1i
0m
0t
0)!
0-!
0/"
0I"
1P"
00"
1&"
1<"
1T"
1X"
1O
1M
1N
0.!
0*!
14!
0u
12!
0n
0!!
0f
13!
1:
19
18
1Z"
1V"
0|!
1\"
0,"
1("
1W"
0+"
1<!
0j
1>!
0x
0:!
1;!
0,!
0"!
0M!
1N!
01"
0>"
1J"
1y!
1{!
0z!
0[
0Q
0Z
0\
0T
0<!
1=!
0o!
0-
0,
0+
0%
0"
11"
0>!
1?!
1~!
1>"
1j
1x
1,!
1S!
0@!
1A!
1H"
0B!
1C!
1]"
0D!
1E!
1="
0F!
1M"
#30000
02
0G
0b
#40000
12
1G
1b
1\!
0:"
0R!
1g
1k
1m
1."
0["
0&"
1P
0+!
1h
1!!
1}
0S!
1;
1/"
0i
1v
0("
0_"
0,!
10"
1#!
0$!
0w
1y
0j
0$"
1%"
1I"
1S
1Q
1z
0x
1n!
1$
1"
0K"
0}!
1{
0{
1S!
#50000
02
0G
0b
#60000
12
1G
1b
0Z!
0Y!
0[!
18"
17"
19"
1+!
0h
1w
0y
1e
1i
0v
1l
0m
15!
0/"
0I"
0P"
00"
0;"
1&"
0N"
0O
0M
0N
0w
0z
0i
16!
1Q!
0!!
1~
1f
03!
0:
09
08
1I"
1K"
10"
0-"
0U"
1("
0?"
0W"
1+"
1<!
0=!
0#!
1$!
1M!
0N!
18!
09!
01"
1$"
0%"
0{!
1z!
0S"
1[
1R
0Q
1]
1:!
0;!
1>!
0?!
1o!
0n!
1.
1,
1#
0"
0J"
0>"
1@!
0A!
0<!
0~!
1}!
0H"
11"
1j
1B!
0C!
0]"
1D!
0E!
0="
1F!
0M"
#70000
02
0G
0b
#80000
12
1G
1b
1Z!
08"
1i
0k
00"
1["
1N
0}
19
1_"
10!
11!
0M!
1N!
0""
1{!
0z!
0S
0o!
0$
1~!
1,!
0S!
#90000
02
0G
0b
#100000
12
1G
1b
1[!
1d!
1b!
0\!
09"
0G"
0E"
1:"
1R!
0g
1<!
08!
19!
0e
0+!
1h
1-!
05!
0."
01"
1S"
1P"
1/"
0X"
1N"
0P
1O
0i
1v
0:!
1;!
1+!
0h
06!
0Q!
1.!
0,!
0f
13!
1S!
0;
1:
10"
1J"
0/"
1i
0v
0<!
1=!
1w
1-"
1U"
0Z"
1W"
0+"
1,!
0j
00"
11"
0I"
1<!
00!
01!
18!
0>!
1?!
0w
1x
1j
01"
1""
0S"
1>"
1I"
0[
1T
0]
0@!
1A!
0x
0.
0,
1%
1H"
0B!
1C!
1]"
0D!
1E!
1="
0F!
1M"
#110000
02
0G
0b
#120000
12
1G
1b
1\!
0:"
0R!
1g
0l
1m
0-!
1."
1;"
0&"
1X"
1P
0+!
1h
0.!
1!!
0~
1G!
0S!
1;
1/"
0i
1v
1Z"
0("
1?"
0#"
0,!
10"
1I!
1w
0j
0'"
0I"
0R
1Q
0T
1x
0%
0#
1"
#130000
02
0G
0b
#140000
12
1G
1b
0Z!
1Y!
0[!
0\!
18"
07"
19"
1:"
1R!
0g
1+!
0h
0w
1y
1i
0v
1k
1l
0m
1)!
0."
0/"
1I"
00"
0["
0;"
1&"
0T"
0P
0O
1M
0N
1w
0y
1z
0i
0+!
1*!
04!
0!!
1~
1}
0G!
1j
0x
1,!
1S!
0;
0:
09
18
0I"
0K"
10"
1/"
0z
0V"
1|!
1("
0?"
0_"
1#"
0,!
0j
1{
1x
1K"
1M!
0N!
1:!
0;!
0I!
0{
0{!
1z!
0J"
1'"
1S
1R
0Q
1\
0<!
1o!
1-
1$
1#
0"
11"
0~!
0x
1,!
0S!
#150000
02
0G
0b
#160000
12
1G
1b
0Y!
1[!
17"
09"
1+!
1t
0w
0)!
1-!
15!
0/"
0<"
1I"
1T"
0X"
0N"
1O
0M
16!
1Q!
1.!
0*!
14!
1u
02!
1:
08
0-"
0U"
0Z"
1V"
0|!
0\"
1,"
1>!
0?!
1x
0:!
1;!
0,!
1"!
0M!
1N!
1S!
08!
0>"
1J"
0y!
1{!
0z!
1S"
1Z
0\
1T
1]
1<!
1@!
0A!
0o!
1.
0-
1+
1%
01"
0H"
1B!
0C!
1~!
0]"
0x
1,!
1D!
0E!
0="
1F!
0M"
#170000
02
0G
0b
#180000
12
1G
1b
1\!
0:"
0R!
1g
0k
0l
0t
0-!
05!
1."
1["
1;"
1<"
1X"
1N"
1P
0+!
1h
06!
0Q!
0.!
0u
12!
0~
0}
0S!
1;
1/"
1i
1-"
1U"
1Z"
1\"
0,"
1?"
1_"
0,!
00"
0>!
1?!
0"!
18!
1j
1>"
1y!
0S"
0S
0R
0Z
0T
0]
0@!
1A!
0.
0+
0%
0$
0#
1H"
0B!
1C!
1]"
0D!
1E!
1="
0F!
1M"
#190000
02
0G
0b
#200000
12
1G
1b
1Z!
0[!
0\!
08"
19"
1:"
1R!
0g
1+!
0h
0i
1v
0."
0/"
10"
0P
0O
1N
1w
1i
0v
0+!
0j
1,!
1S!
0;
0:
19
0I"
00"
1/"
0w
0,!
1j
1x
1I"
0x
#210000
02
0G
0b
#220000
12
1G
1b
1\!
0:"
1e
0R!
1g
1l
15!
0P"
1."
0;"
0N"
1P
1+!
16!
1Q!
1~
0S!
1f
03!
1;
0/"
0-"
0U"
0?"
0W"
1+"
1,!
0<!
10!
11!
08!
11"
0""
1S"
1[
1R
1]
1.
1,
1#
#230000
02
0G
0b
#240000
12
1G
1b
1[!
0\!
09"
1:"
1R!
0g
0e
0+!
1h
1-!
05!
0."
1P"
1/"
0X"
1N"
0P
1O
0i
1v
1+!
0h
06!
0Q!
1.!
0,!
0f
13!
1S!
0;
1:
10"
0/"
1i
0v
1w
1-"
1U"
0Z"
1W"
0+"
1,!
0j
00"
0I"
1<!
00!
01!
18!
0w
1x
1j
01"
1""
0S"
1I"
0[
1T
0]
0x
0.
0,
1%
#250000
02
0G
0b
#260000
12
1G
1b
1\!
0:"
0R!
1g
0l
1m
0-!
1."
1;"
0&"
1X"
1P
0+!
1h
0.!
1!!
0~
1G!
0S!
1;
1/"
0i
1v
1Z"
0("
1?"
0#"
0,!
10"
1I!
1w
0j
0'"
0I"
0R
1Q
0T
1x
0%
0#
1"
#270000
02
0G
0b
#280000
12
1G
1b
0Z!
1Y!
0[!
0\!
18"
07"
19"
1:"
1R!
0g
1+!
0h
0w
1y
1i
0v
1k
1l
0m
1)!
0."
0/"
1I"
00"
0["
0;"
1&"
0T"
0P
0O
1M
0N
1w
0y
1z
0i
0+!
1*!
04!
0!!
1~
1}
0G!
1j
0x
1,!
1S!
0;
0:
09
18
0I"
0K"
10"
1/"
0z
0V"
1|!
1("
0?"
0_"
1#"
0,!
0j
1{
1x
1K"
1M!
0N!
1:!
0;!
0I!
0{
0{!
1z!
0J"
1'"
1S
1R
0Q
1\
0<!
1o!
1-
1$
1#
0"
11"
0~!
0x
1,!
0S!
#290000
02
0G
0b
#300000
12
1G
1b
0Y!
1[!
17"
09"
1+!
1t
0w
0)!
1-!
15!
0/"
0<"
1I"
1T"
0X"
0N"
1O
0M
16!
1Q!
1.!
0*!
14!
1u
02!
1:
08
0-"
0U"
0Z"
1V"
0|!
0\"
1,"
1>!
0?!
1x
0:!
1;!
0,!
1"!
0M!
1N!
1S!
08!
0>"
1J"
0y!
1{!
0z!
1S"
1Z
0\
1T
1]
1<!
1@!
0A!
0o!
1.
0-
1+
1%
01"
0H"
1B!
0C!
1~!
0]"
0x
1,!
1D!
0E!
0="
1F!
0M"
#310000
02
0G
0b
#320000
12
1G
1b
1\!
0:"
0R!
1g
0k
0l
0t
0-!
05!
1."
1["
1;"
1<"
1X"
1N"
1P
0+!
1h
06!
0Q!
0.!
0u
12!
0~
0}
0S!
1;
1/"
1i
1-"
1U"
1Z"
1\"
0,"
1?"
1_"
0,!
00"
0>!
1?!
0"!
18!
1j
1>"
1y!
0S"
0S
0R
0Z
0T
0]
0@!
1A!
0.
0+
0%
0$
0#
1H"
0B!
1C!
1]"
0D!
1E!
1="
0F!
1M"
#330000
02
0G
0b
#340000
12
1G
1b
1Z!
0[!
0\!
08"
19"
1:"
1R!
0g
1+!
0h
0i
1v
0."
0/"
10"
0P
0O
1N
1w
1i
0v
0+!
0j
1,!
1S!
0;
0:
19
0I"
00"
1/"
0w
0,!
1j
1x
1I"
0x
#350000
02
0G
0b
#360000
12
1G
1b
1\!
0:"
1e
0R!
1g
1l
15!
0P"
1."
0;"
0N"
1P
1+!
16!
1Q!
1~
0S!
1f
03!
1;
0/"
0-"
0U"
0?"
0W"
1+"
1,!
0<!
10!
11!
08!
11"
0""
1S"
1[
1R
1]
1.
1,
1#
#370000
02
0G
0b
#380000
12
1G
1b
1[!
0\!
09"
1:"
1R!
0g
0e
0+!
1h
1-!
05!
0."
1P"
1/"
0X"
1N"
0P
1O
0i
1v
1+!
0h
06!
0Q!
1.!
0,!
0f
13!
1S!
0;
1:
10"
0/"
1i
0v
1w
1-"
1U"
0Z"
1W"
0+"
1,!
0j
00"
0I"
1<!
00!
01!
18!
0w
1x
1j
01"
1""
0S"
1I"
0[
1T
0]
0x
0.
0,
1%
#390000
02
0G
0b
#400000
12
1G
1b
1\!
0:"
0R!
1g
0l
1m
0-!
1."
1;"
0&"
1X"
1P
0+!
1h
0.!
1!!
0~
1G!
0S!
1;
1/"
0i
1v
1Z"
0("
1?"
0#"
0,!
10"
1I!
1w
0j
0'"
0I"
0R
1Q
0T
1x
0%
0#
1"
#410000
02
0G
0b
#420000
12
1G
1b
0Z!
1Y!
0[!
0\!
18"
07"
19"
1:"
1R!
0g
1+!
0h
0w
1y
1i
0v
1k
1l
0m
1)!
0."
0/"
1I"
00"
0["
0;"
1&"
0T"
0P
0O
1M
0N
1w
0y
1z
0i
0+!
1*!
04!
0!!
1~
1}
0G!
1j
0x
1,!
1S!
0;
0:
09
18
0I"
0K"
10"
1/"
0z
0V"
1|!
1("
0?"
0_"
1#"
0,!
0j
1{
1x
1K"
1M!
0N!
1:!
0;!
0I!
0{
0{!
1z!
0J"
1'"
1S
1R
0Q
1\
0<!
1o!
1-
1$
1#
0"
11"
0~!
0x
1,!
0S!
#430000
02
0G
0b
#440000
12
1G
1b
0Y!
1[!
17"
09"
1+!
1t
0w
0)!
1-!
15!
0/"
0<"
1I"
1T"
0X"
0N"
1O
0M
16!
1Q!
1.!
0*!
14!
1u
02!
1:
08
0-"
0U"
0Z"
1V"
0|!
0\"
1,"
1>!
0?!
1x
0:!
1;!
0,!
1"!
0M!
1N!
1S!
08!
0>"
1J"
0y!
1{!
0z!
1S"
1Z
0\
1T
1]
1<!
1@!
0A!
0o!
1.
0-
1+
1%
01"
0H"
1B!
0C!
1~!
0]"
0x
1,!
1D!
0E!
0="
1F!
0M"
#450000
02
0G
0b
#460000
12
1G
1b
1\!
0:"
0R!
1g
0k
0l
0t
0-!
05!
1."
1["
1;"
1<"
1X"
1N"
1P
0+!
1h
06!
0Q!
0.!
0u
12!
0~
0}
0S!
1;
1/"
1i
1-"
1U"
1Z"
1\"
0,"
1?"
1_"
0,!
00"
0>!
1?!
0"!
18!
1j
1>"
1y!
0S"
0S
0R
0Z
0T
0]
0@!
1A!
0.
0+
0%
0$
0#
1H"
0B!
1C!
1]"
0D!
1E!
1="
0F!
1M"
#470000
02
0G
0b
#480000
