// Seed: 1977348906
module module_0 (
    input tri  id_0,
    input tri  id_1,
    input tri0 id_2
);
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9
);
  wire id_11 = id_9;
  wire ["" : -1] id_12 = -1'd0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
  assign id_12 = 1;
endmodule
