// Seed: 2425412023
macromodule module_0 #(
    parameter id_6 = 32'd93,
    parameter id_7 = 32'd35
) (
    output tri  id_0,
    input  tri1 id_1
);
  wor  id_3 = !(1);
  wire id_4;
  if (id_3) begin : id_5
    defparam id_6.id_7 = id_3;
  end
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri1  id_2,
    output wor   id_3,
    output tri0  id_4
);
  always @(negedge 1 or posedge 1) id_1 <= 1 == 1;
  logic [7:0] id_6, id_7;
  module_0(
      id_3, id_2
  );
  assign id_6[1] = (id_7);
  assign id_3 = 1'b0;
endmodule
