INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/imports/sources_1/new/combinedAudio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinedAudio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/pwmOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwmOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sim_1/new/combAudio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combAudio
