// Seed: 1254302406
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    output tri  id_3,
    output wand id_4,
    input  tri  id_5
);
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_5,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri id_11
    , id_15,
    input tri id_12,
    input wor id_13
);
  logic id_16;
  wire [-1 'd0 : -1] id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5,
      id_13
  );
  assign modCall_1.id_6 = 0;
endmodule
