$date
	Sun Apr 30 18:10:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module combinational_tb $end
$var wire 1 ! c $end
$var wire 2 " b [1:0] $end
$var reg 4 # a [3:0] $end
$scope module enc42a $end
$var wire 4 $ a [3:0] $end
$var wire 1 ! c $end
$var wire 2 % b [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5000
b0 "
b0 %
0!
b0 #
b0 $
#10000
1!
b1 #
b1 $
#15000
b1 "
b1 %
b10 #
b10 $
#20000
b11 #
b11 $
#25000
b10 "
b10 %
b100 #
b100 $
#30000
b101 #
b101 $
#35000
b11 "
b11 %
b110 #
b110 $
#40000
b111 #
b111 $
#45000
b1000 #
b1000 $
#50000
b1001 #
b1001 $
#55000
b1010 #
b1010 $
#60000
b1011 #
b1011 $
#65000
b1100 #
b1100 $
#70000
b1101 #
b1101 $
#75000
b1110 #
b1110 $
#80000
b1111 #
b1111 $
#85000
