--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_CLK    |   11.793(R)|   -2.560(R)|clk_BUFGP         |   0.000|
DATA_IN<0>  |   10.756(R)|   -1.472(R)|clk_BUFGP         |   0.000|
DATA_IN<1>  |   10.044(R)|   -0.834(R)|clk_BUFGP         |   0.000|
DATA_IN<2>  |    9.390(R)|   -1.491(R)|clk_BUFGP         |   0.000|
DATA_IN<3>  |    9.600(R)|   -1.686(R)|clk_BUFGP         |   0.000|
DATA_IN<4>  |    9.447(R)|   -1.533(R)|clk_BUFGP         |   0.000|
DATA_IN<5>  |    9.974(R)|   -1.185(R)|clk_BUFGP         |   0.000|
DATA_IN<6>  |   10.332(R)|   -1.298(R)|clk_BUFGP         |   0.000|
HALL11      |    3.458(R)|    0.121(R)|clk_BUFGP         |   0.000|
HALL12      |    2.887(R)|   -0.498(R)|clk_BUFGP         |   0.000|
HALL13      |    2.931(R)|    0.244(R)|clk_BUFGP         |   0.000|
HALL14      |    3.878(R)|    0.428(R)|clk_BUFGP         |   0.000|
HALL21      |    1.252(R)|    0.526(R)|clk_BUFGP         |   0.000|
HALL22      |    2.066(R)|   -0.009(R)|clk_BUFGP         |   0.000|
HALL23      |    2.122(R)|    0.597(R)|clk_BUFGP         |   0.000|
HALL24      |    4.723(R)|    0.417(R)|clk_BUFGP         |   0.000|
HALL31      |    0.676(R)|    0.934(R)|clk_BUFGP         |   0.000|
HALL32      |    1.895(R)|   -0.041(R)|clk_BUFGP         |   0.000|
HALL33      |    0.956(R)|    0.710(R)|clk_BUFGP         |   0.000|
HALL34      |    1.379(R)|    0.372(R)|clk_BUFGP         |   0.000|
TXE         |    6.214(R)|   -2.821(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |   11.580(R)|clk_BUFGP         |   0.000|
DATA_OUT<1> |   10.460(R)|clk_BUFGP         |   0.000|
DATA_OUT<2> |   10.294(R)|clk_BUFGP         |   0.000|
DATA_OUT<3> |   10.483(R)|clk_BUFGP         |   0.000|
DATA_OUT<4> |   10.856(R)|clk_BUFGP         |   0.000|
DATA_OUT<5> |   10.721(R)|clk_BUFGP         |   0.000|
DATA_OUT<6> |   11.033(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.129(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.116(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.366(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   10.087(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    9.503(R)|clk_BUFGP         |   0.000|
LED<1>      |   12.725(R)|clk_BUFGP         |   0.000|
LED<2>      |   12.633(R)|clk_BUFGP         |   0.000|
LED<3>      |   11.354(R)|clk_BUFGP         |   0.000|
M1n1        |   12.174(R)|clk_BUFGP         |   0.000|
M1n2        |   10.525(R)|clk_BUFGP         |   0.000|
M1n3        |   10.991(R)|clk_BUFGP         |   0.000|
M1n4        |   10.599(R)|clk_BUFGP         |   0.000|
M1p1        |   11.216(R)|clk_BUFGP         |   0.000|
M1p2        |   10.440(R)|clk_BUFGP         |   0.000|
M1p3        |   10.823(R)|clk_BUFGP         |   0.000|
M1p4        |   10.328(R)|clk_BUFGP         |   0.000|
M2n1        |   10.746(R)|clk_BUFGP         |   0.000|
M2n2        |   11.883(R)|clk_BUFGP         |   0.000|
M2n3        |   11.755(R)|clk_BUFGP         |   0.000|
M2n4        |   10.088(R)|clk_BUFGP         |   0.000|
M2p1        |   10.239(R)|clk_BUFGP         |   0.000|
M2p2        |   10.065(R)|clk_BUFGP         |   0.000|
M2p3        |   11.044(R)|clk_BUFGP         |   0.000|
M2p4        |    9.752(R)|clk_BUFGP         |   0.000|
M3n1        |   11.045(R)|clk_BUFGP         |   0.000|
M3n2        |   11.976(R)|clk_BUFGP         |   0.000|
M3n3        |   11.835(R)|clk_BUFGP         |   0.000|
M3n4        |   11.135(R)|clk_BUFGP         |   0.000|
M3p1        |   10.419(R)|clk_BUFGP         |   0.000|
M3p2        |   11.438(R)|clk_BUFGP         |   0.000|
M3p3        |   11.404(R)|clk_BUFGP         |   0.000|
M3p4        |   10.710(R)|clk_BUFGP         |   0.000|
USB_WR      |   11.734(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.969|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   11.511|
TEST_KEY<0>    |LED<2>         |   11.337|
TEST_KEY<0>    |LED<3>         |   10.662|
TEST_KEY<1>    |LED<1>         |   10.974|
TEST_KEY<1>    |LED<2>         |   11.760|
TEST_KEY<1>    |LED<3>         |   11.291|
---------------+---------------+---------+


Analysis completed Tue Jan 31 18:00:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



