// Seed: 2807063617
`timescale 1ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @(1 or negedge 1) begin
    SystemTFIdentifier(1'b0, id_2 & 1);
  end
endmodule
