---
title: "Tapeouts"
layout: gridlay
sitemap: false
permalink: /tapeouts/
---


# Research Tapeouts (Fabricated Test Chips & Prototypes)

work in progess...

<div class="rowl1">
  <img src="{{ site.url }}{{ site.baseurl }}/images/chipspic/LEO1_SoC.png" class="img-responsive" width="95%" style="float: top; border-radius: 10px;" />
  
  <!-- Apply inline styling for black text -->
  <h4 style="color: black; font-weight: bold;">RISC-V-based Research Platform in 65nm</h4>
  <ul>
    <li>Joint design with <a href="https://enicslabs.com/" target="_blank">Emerging Nanoscaled Circuits and Systems (EnICS)</a> Laboratories, Bar-Ilan University, Israel</li>
    <li><strong>Chip Name:</strong> LEO-I</li>
    <li><strong>Role:</strong> Backend designer (entire SoC integration)</li>
    <li>
      <strong>Description:</strong> A novel platform for bringing a project from the concept to the tapeout stage in a short
      amount of time. An open-source and extendable RISC-V architecture is exploited to build a small area
      footprint core. This leads the research platform to be flexible in terms of design integration, while also
      allowing fast design cycles of research chips.
      Note that, from the SoC layout picture at the top, the research modules (RM) labels over some layout areas correspond to different analog/digital designs from different research groups. 
    </li>
    <li>
	  <strong>Main related publication/s as main author or co-author:</strong>
	  <ul>
	    <li><strong style="color: #ff6666;">E. Garzón</strong>, R. Golman, O. Harel, T. Noy, Y. Kra, A. Pollock, S. Yuzhaninov, Y. Shoshan, Y. Rudin, Y. Weitzman, et al., "A RISC-V-based research platform for rapid design cycle", IEEE International Symposium on Circuits and Systems (ISCAS), Austin Texas, USA, 28 May-01 Jun., 2022. (<a href="http://dx.doi.org/10.1109/ISCAS48785.2022.9937866" target="_blank">link</a>)</li>
	  </ul>
	</li>
  </ul>
</div>

<div class="rowl1">
  <img src="{{ site.url }}{{ site.baseurl }}/images/chipspic/LEO2_HDCAM.png" class="img-responsive" width="85%" style="float: top; border-radius: 10px;" />
  
  <!-- Apply inline styling for black text -->
  <h4 style="color: black; font-weight: bold;">HD-CAM Memory Macro in 65nm</h4>
  <ul>
    <li>Full design at <a href="https://enicslabs.com/" target="_blank">Emerging Nanoscaled Circuits and Systems (EnICS)</a> Laboratories, Bar-Ilan University, Israel</li>
    <li><strong>Chip Name:</strong> LEO-II</li>
    <li><strong>Macro Name:</strong> HD-CAM</li>
    <li><strong>Role:</strong> Support in the design and experimental measurements of a Hamming Distance tolerant content-addressable memory (CAM)</li>
    <li>
      <strong>Description:</strong> A novel Hamming distance tolerant CAM (HD-CAM) for energy-efficient in-memory approximate matching applications. The fabricated HD-CAM macro presents high F1-score and AOC values during approximate match operations. 
    </li>
    <li>
    <strong>Main related publication/s as main author or co-author:</strong>
    <ul>
      <li><strong style="color: #ff6666;">E. Garzón</strong>, R. Golman, M. Lanuzza, A. Teman, L.Yavits "A Low-Complexity Sensing Scheme for Approximate Matching Content-Addressable Memory", IEEE Transactions on Circuits and Systems II, 2023. (<a href="http://dx.doi.org/10.1109/TCSII.2023.3286257" target="_blank">link</a>)</li>
      <li><strong style="color: #ff6666;">E. Garzón</strong>, R. Golman, M. Lanuzza, A. Teman, L.Yavits "Hamming Distance Tolerant Content-Addressable Memory (HD-CAM) for DNA Classification", IEEE Access, 2022. (<a href="http://dx.doi.org/10.1109/ACCESS.2022.3158305" target="_blank">link</a>)</li>
    </ul>
  </li>
  </ul>
</div>