Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep  1 06:30:39 2024
| Host         : DESKTOP-C8C4U9T running 64-bit major release  (build 9200)
| Command      : report_drc -file HydroDSP_wrapper_drc_opted.rpt -pb HydroDSP_wrapper_drc_opted.pb -rpx HydroDSP_wrapper_drc_opted.rpx
| Design       : HydroDSP_wrapper
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 11
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| UTLZ-1      | Error    | Resource utilization                                        | 1          |
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| DPIP-1      | Warning  | Input pipelining                                            | 8          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UTLZ-1#1 Error
Resource utilization  - PBlock:ROOT
RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 100 of such cell types but only 90 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product1 input HydroDSP_i/CC_0/inst/product1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product1 input HydroDSP_i/CC_0/inst/product1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product2 input HydroDSP_i/CC_0/inst/product2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product2 input HydroDSP_i/CC_0/inst/product2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product3 input HydroDSP_i/CC_0/inst/product3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product3 input HydroDSP_i/CC_0/inst/product3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product4 input HydroDSP_i/CC_0/inst/product4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP HydroDSP_i/CC_0/inst/product4 input HydroDSP_i/CC_0/inst/product4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT HydroDSP_i/clk100khz_0/inst/clk100k_INST_0 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[0],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[10],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[11],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[12],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[13],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[14],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[15],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[1],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[2],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[3],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[4],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[5],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[6],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[7],
HydroDSP_i/waveParser_0/inst/MemoryAddress_reg[8]
 (the first 15 of 16 listed)
Related violations: <none>


