import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main(@go go: 1) -> (@done done: 1) {
  cells {
    @external(1) in_mem = comb_mem_d1(32, 1, 32);
    @external(1) out_mem = comb_mem_d1(32, 1, 32);
    i0 = std_reg(32);
  }
  wires {
    static<1> group s1 {
      in_mem.addr0 = 32'd0;
      i0.in = in_mem.read_data;
      i0.write_en = 1'b1;
    }
    group d2 {
      out_mem.write_data = i0.out;
      out_mem.write_en = 1'b1;
      d2[done] = out_mem.done;
    }
  }
  control {
    @fast seq {
      s1;
      d2;
    }
  }
}
