var messages = { "messageData" :[
{"recid":0,"messageId":"50b83427","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 4, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 65.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":65}],"argList":{"2":"10","3":"4","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"65"},"rtlId":"f29c23e6_00200"},
{"recid":1,"messageId":"19bd6c8f","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 68.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":68}],"argList":{"2":"10","3":"5","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"68"},"rtlId":"d0e91a4c_00200"},
{"recid":2,"messageId":"19b1ac6b","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 8, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 71.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":71}],"argList":{"2":"10","3":"8","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"71"},"rtlId":"b7957635_00200"},
{"recid":3,"messageId":"e45f3b41","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 8, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 74.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":74}],"argList":{"2":"10","3":"8","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"74"},"rtlId":"c71276da_00200"},
{"recid":4,"messageId":"483d739c","severityName":"Info","categoryName":"Rtl Design Style","checksName":"if_else_if_can_be_case","messagesString":"'Long if, else if, else chain is modeled better with case statement.  Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 64 .","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.8.1.2, 2.8.6.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":64}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"64"},"rtlId":"f8d25718_00200"},
{"recid":5,"messageId":"521f1bce","severityName":"Warning","categoryName":"Connectivity","checksName":"unconnected_inst_output","messagesString":"Instance output is not connected or drives no logic. Port rx_error, Instance uart_rx, Instantiated in module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 85","moduleName":"UART_APB_TOP","uniqueModuleName":"UART_APB_TOP","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[1],"fileLineList":[{"1":85}],"argList":{"4":"UART_APB_TOP"},"argFileList":{"5":"1"},"argSignalList":{"7":"1"},"argInstanceList":{"8":"0"},"argLineList":{"6":"85"},"rtlId":""},
{"recid":6,"messageId":"67097db5","severityName":"Error","categoryName":"Rtl Design Style","checksName":"inst_port_width_mismatch","messagesString":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PADDR, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 49, Master Module Info: Port PADDR, Width 4, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 8.","moduleName":"UART_APB_TOP","uniqueModuleName":"UART_APB_TOP_1730573520","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.2.3.2","alias":"","instanceList":[],"signalList":[2,2],"fileLineList":[{"1":49},{"0":8}],"argList":{"8":"apb","10":"32","4":"UART_APB_TOP","11":"4"},"argFileList":{"5":"1","12":"0"},"argSignalList":{"9":"2","7":"2"},"argInstanceList":{},"argLineList":{"6":"49","13":"8"},"rtlId":""},
{"recid":7,"messageId":"79d009fb","severityName":"Error","categoryName":"Rtl Design Style","checksName":"inst_port_width_mismatch","messagesString":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PWDATA, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 50, Master Module Info: Port PWDATA, Width 10, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 9.","moduleName":"UART_APB_TOP","uniqueModuleName":"UART_APB_TOP_1730573520","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.2.3.2","alias":"","instanceList":[],"signalList":[3,3],"fileLineList":[{"1":50},{"0":9}],"argList":{"8":"apb","10":"32","4":"UART_APB_TOP","11":"10"},"argFileList":{"5":"1","12":"0"},"argSignalList":{"9":"3","7":"3"},"argInstanceList":{},"argLineList":{"6":"50","13":"9"},"rtlId":""},
{"recid":8,"messageId":"cade55e2","severityName":"Error","categoryName":"Rtl Design Style","checksName":"inst_port_width_mismatch","messagesString":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PRDATA, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 51, Master Module Info: Port PRDATA, Width 10, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 24.","moduleName":"UART_APB_TOP","uniqueModuleName":"UART_APB_TOP_1730573520","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.2.3.2","alias":"","instanceList":[],"signalList":[0,0],"fileLineList":[{"1":51},{"0":24}],"argList":{"8":"apb","10":"32","4":"UART_APB_TOP","11":"10"},"argFileList":{"5":"1","12":"0"},"argSignalList":{"9":"0","7":"0"},"argInstanceList":{},"argLineList":{"6":"51","13":"24"},"rtlId":""},
{"recid":9,"messageId":"98de7012","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name SETUP, Reason SDF or EDIF keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 5.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[4],"fileLineList":[{"0":5}],"argList":{"15":"SDF or EDIF keyword","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"14":"4"},"argInstanceList":{},"argLineList":{"6":"5"},"rtlId":""},
{"recid":10,"messageId":"cc58b22f","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name ACCESS, Reason VHDL keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 6.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[5],"fileLineList":[{"0":6}],"argList":{"15":"VHDL keyword","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"14":"5"},"argInstanceList":{},"argLineList":{"6":"6"},"rtlId":""},
{"recid":11,"messageId":"1d4fa67a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name out, Reason VHDL keyword, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 21.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[6],"fileLineList":[{"2":21}],"argList":{"15":"VHDL keyword","4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{"14":"6"},"argInstanceList":{},"argLineList":{"6":"21"},"rtlId":""},
{"recid":12,"messageId":"183e4b1","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name FINAL, Reason Case variant of verilog keyword, Module baudrate, File E:/Projects/Verilog/Projects/APB_UART/baudrate.v, Line 5.","moduleName":"baudrate","uniqueModuleName":"baudrate_321801903","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[7],"fileLineList":[{"3":5}],"argList":{"15":"Case variant of verilog keyword","4":"baudrate"},"argFileList":{"5":"3"},"argSignalList":{"14":"7"},"argInstanceList":{},"argLineList":{"6":"5"},"rtlId":""},
{"recid":13,"messageId":"6f2807f2","severityName":"Error","categoryName":"Simulation","checksName":"multi_driven_signal","messagesString":"Net has multiple drivers. Signal STATS_REG, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 50.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.5.1.5","alias":"","instanceList":[],"signalList":[8],"fileLineList":[{"0":50}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"9":"8"},"argInstanceList":{},"argLineList":{"6":"50"},"rtlId":""},
{"recid":14,"messageId":"d05c9ea7","severityName":"Error","categoryName":"Simulation","checksName":"multi_driven_signal","messagesString":"Net has multiple drivers. Signal RX_DATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 52.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.5.1.5","alias":"","instanceList":[],"signalList":[9],"fileLineList":[{"0":52}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"9":"9"},"argInstanceList":{},"argLineList":{"6":"52"},"rtlId":""},
{"recid":15,"messageId":"e6e85a0c","severityName":"Error","categoryName":"Rtl Design Style","checksName":"part_select_illegal","messagesString":"Part-selection is out of bound of the specified limit. Expression STATS_REG[31:4], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 133, Declaration: File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 36.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":133},{"0":36}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0","17":"0"},"argSignalList":{"16":"10"},"argInstanceList":{},"argLineList":{"6":"133","18":"36"},"rtlId":""},
{"recid":16,"messageId":"3e60aecd","severityName":"Error","categoryName":"Reset","checksName":"seq_block_first_stmt_not_if","messagesString":"First statement in a sequential block is not an IF statement. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Block at line 33, Invalid statement at line 34.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":33},{"2":34}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"33","19":"34"},"rtlId":"a48da647_00200"},
{"recid":17,"messageId":"a22aa2ab","severityName":"Info","categoryName":"Reset","checksName":"flop_without_control","messagesString":"Flip-flop does not have any set, reset, or load. Signal uart_rx.r_Rx_Data_R, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 34.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[11],"fileLineList":[{"2":34}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{"9":"11"},"argInstanceList":{},"argLineList":{"6":"34"},"rtlId":""},
{"recid":18,"messageId":"b2829ecb","severityName":"Info","categoryName":"Reset","checksName":"flop_without_control","messagesString":"Flip-flop does not have any set, reset, or load. Signal uart_rx.r_Rx_Data, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 35.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[12],"fileLineList":[{"2":35}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{"9":"12"},"argInstanceList":{},"argLineList":{"6":"35"},"rtlId":""},
{"recid":19,"messageId":"607accef","severityName":"Warning","categoryName":"Reset","checksName":"always_has_inconsistent_async_control","messagesString":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 47, First inconsistent pair: Asynchronous flop CTRL_REG, Line 49, Synchronous flop PRDATA, Line 65.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.1","alias":"","instanceList":[],"signalList":[13,0],"fileLineList":[{"0":47},{"0":49},{"0":65}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"20":"13","21":"0"},"argInstanceList":{},"argLineList":{"6":"47","19":"49","22":"65"},"rtlId":""},
{"recid":20,"messageId":"5464597e","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array rx_register[counter+1], Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 90.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[14],"fileLineList":[{"2":90}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{"23":"14"},"argInstanceList":{},"argLineList":{"6":"90"},"rtlId":""},
{"recid":21,"messageId":"71c0e299","severityName":"Info","categoryName":"Nomenclature Style","checksName":"identifier_with_error_warning","messagesString":"Identifier has error or warning word. Signal rx_error, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 20.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"2":20}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{"9":"1"},"argInstanceList":{},"argLineList":{"6":"20"},"rtlId":""},
{"recid":22,"messageId":"58f95f42","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 85.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_377460501","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":85}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"85"},"rtlId":"7389c170_00200"},
{"recid":23,"messageId":"d5af427","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 128.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":128}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"128"},"rtlId":"6eba929f_00200"},
{"recid":24,"messageId":"9de148bc","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 119.","moduleName":"UART_TRANSMITTER","uniqueModuleName":"UART_TRANSMITTER_1957887011","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":119}],"argList":{"4":"UART_TRANSMITTER"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"119"},"rtlId":"6eba929f_00200"},
{"recid":25,"messageId":"f749d4d6","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 54.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1833760541","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":54}],"argList":{"24":"6","25":"5","4":"UART_RECIVER"},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"54"},"rtlId":""},
{"recid":26,"messageId":"48d4cfc4","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 43.","moduleName":"UART_TRANSMITTER","uniqueModuleName":"UART_TRANSMITTER_1957887011","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":43}],"argList":{"24":"6","25":"5","4":"UART_TRANSMITTER"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"43"},"rtlId":""},
{"recid":27,"messageId":"221806de","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter IDLE, Total count 3, First module: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 4, Second module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 5","moduleName":"APB_SLAVE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":4},{"2":5}],"argList":{"26":"IDLE","24":"3","27":"APB_SLAVE","29":"UART_RECIVER"},"argFileList":{"28":"0","30":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"4","22":"5"},"rtlId":""},
{"recid":28,"messageId":"de49279a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter width, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 3, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 3","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":3},{"4":3}],"argList":{"26":"width","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"3","22":"3"},"rtlId":""},
{"recid":29,"messageId":"16d66041","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter width2, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 4, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 4","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":4},{"4":4}],"argList":{"26":"width2","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"4","22":"4"},"rtlId":""},
{"recid":30,"messageId":"6bfeba3d","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter START, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 6, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 6","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":6},{"4":6}],"argList":{"26":"START","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"6","22":"6"},"rtlId":""},
{"recid":31,"messageId":"8ff590e5","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DATA, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 7, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 7","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":7},{"4":7}],"argList":{"26":"DATA","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"7","22":"7"},"rtlId":""},
{"recid":32,"messageId":"81456fd3","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter STOP, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 8, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 8","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":8},{"4":8}],"argList":{"26":"STOP","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"8","22":"8"},"rtlId":""},
{"recid":33,"messageId":"f79dce75","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DONE, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 9, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 9","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":9},{"4":9}],"argList":{"26":"DONE","24":"2","27":"UART_RECIVER","29":"UART_TRANSMITTER"},"argFileList":{"28":"2","30":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"19":"9","22":"9"},"rtlId":""},
{"recid":34,"messageId":"91dd897c","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 25.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":25}],"argList":{},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"25"},"rtlId":""},
{"recid":35,"messageId":"91dd897c_1","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 79.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":79}],"argList":{},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"79"},"rtlId":""},
{"recid":36,"messageId":"91dd897c_2","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 91.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":91}],"argList":{},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"91"},"rtlId":""},
{"recid":37,"messageId":"a52d78c8","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 83.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":83}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"83"},"rtlId":""},
{"recid":38,"messageId":"a52d78c8_1","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 90.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":90}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"90"},"rtlId":""},
{"recid":39,"messageId":"a52d78c8_2","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 102.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":102}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"102"},"rtlId":""},
{"recid":40,"messageId":"a52d78c8_3","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 110.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":110}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"110"},"rtlId":""}]};
