{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../lenet2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "zynq_ultra_ps_e_1": "",
      "smartconnect_0": "",
      "smartconnect_2": "",
      "smartconnect_3": "",
      "smartconnect_1": "",
      "smartconnect_4": "",
      "smartconnect_5": "",
      "proc_sys_reset_1": "",
      "smartconnect_7": "",
      "Dense_0": "",
      "My_Conv_0": ""
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.243"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "241.709"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_JITTER": {
            "value": "134.232"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "241.709"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "155"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "127.875"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "zynq_ultra_ps_e_1": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "design_1_zynq_ultra_ps_e_1_0",
        "xci_path": "ip\\design_1_zynq_ultra_ps_e_1_0\\design_1_zynq_ultra_ps_e_1_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_1",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "60"
              }
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "78"
              }
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP2_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_2",
        "xci_path": "ip\\design_1_smartconnect_0_2\\design_1_smartconnect_0_2.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_3",
        "xci_path": "ip\\design_1_smartconnect_0_3\\design_1_smartconnect_0_3.xci",
        "inst_hier_path": "smartconnect_2",
        "parameters": {
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_3": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_4",
        "xci_path": "ip\\design_1_smartconnect_0_4\\design_1_smartconnect_0_4.xci",
        "inst_hier_path": "smartconnect_3",
        "parameters": {
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_5",
        "xci_path": "ip\\design_1_smartconnect_0_5\\design_1_smartconnect_0_5.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_4": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_3_0",
        "xci_path": "ip\\design_1_smartconnect_3_0\\design_1_smartconnect_3_0.xci",
        "inst_hier_path": "smartconnect_4",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "smartconnect_5": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_4_0",
        "xci_path": "ip\\design_1_smartconnect_4_0\\design_1_smartconnect_4_0.xci",
        "inst_hier_path": "smartconnect_5",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "28"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "28"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "28"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip\\design_1_proc_sys_reset_0_1\\design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "smartconnect_7": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_4_2",
        "xci_path": "ip\\design_1_smartconnect_4_2\\design_1_smartconnect_4_2.xci",
        "inst_hier_path": "smartconnect_7",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "Dense_0": {
        "vlnv": "xilinx.com:hls:Dense:1.35",
        "xci_name": "design_1_Dense_0_0",
        "xci_path": "ip\\design_1_Dense_0_0\\design_1_Dense_0_0.xci",
        "inst_hier_path": "Dense_0",
        "interface_ports": {
          "m_axi_IN1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_IN1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "89"
              }
            }
          },
          "m_axi_W1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "90"
              }
            }
          },
          "m_axi_W2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "91"
              }
            }
          },
          "m_axi_W3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "92"
              }
            }
          },
          "m_axi_W4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "93"
              }
            }
          },
          "m_axi_B1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_B1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "94"
              }
            }
          },
          "m_axi_OUT1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_OUT1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "95"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_IN1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W3": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W4": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_B1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_OUT1": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "My_Conv_0": {
        "vlnv": "xilinx.com:hls:My_Conv:10.120",
        "xci_name": "design_1_My_Conv_0_1",
        "xci_path": "ip\\design_1_My_Conv_0_1\\design_1_My_Conv_0_1.xci",
        "inst_hier_path": "My_Conv_0",
        "parameters": {
          "C_M_AXI_B1_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IN1_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IN2_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IN3_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_IN4_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_OUT1_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_OUT2_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_OUT3_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_OUT4_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_W1_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_W2_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_W3_DATA_WIDTH": {
            "value": "32"
          },
          "C_M_AXI_W4_DATA_WIDTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "m_axi_IN1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_IN1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "6"
              }
            }
          },
          "m_axi_IN2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_IN2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "48"
              }
            }
          },
          "m_axi_IN3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_IN3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "49"
              }
            }
          },
          "m_axi_IN4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_IN4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "50"
              }
            }
          },
          "m_axi_W1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "51"
              }
            }
          },
          "m_axi_W2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "52"
              }
            }
          },
          "m_axi_W3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "53"
              }
            }
          },
          "m_axi_W4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_W4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "54"
              }
            }
          },
          "m_axi_B1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_B1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "55"
              }
            }
          },
          "m_axi_OUT1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_OUT1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "56"
              }
            }
          },
          "m_axi_OUT2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_OUT2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "57"
              }
            }
          },
          "m_axi_OUT3": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_OUT3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "58"
              }
            }
          },
          "m_axi_OUT4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_OUT4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "59"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_IN1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_IN2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_IN3": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_IN4": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W3": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_W4": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_B1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_OUT1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_OUT2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_OUT3": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_OUT4": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      }
    },
    "interface_nets": {
      "Dense_0_m_axi_B1": {
        "interface_ports": [
          "Dense_0/m_axi_B1",
          "smartconnect_5/S05_AXI"
        ]
      },
      "Dense_0_m_axi_IN1": {
        "interface_ports": [
          "Dense_0/m_axi_IN1",
          "smartconnect_5/S00_AXI"
        ]
      },
      "Dense_0_m_axi_OUT1": {
        "interface_ports": [
          "smartconnect_5/S06_AXI",
          "Dense_0/m_axi_OUT1"
        ]
      },
      "Dense_0_m_axi_W1": {
        "interface_ports": [
          "Dense_0/m_axi_W1",
          "smartconnect_5/S01_AXI"
        ]
      },
      "Dense_0_m_axi_W2": {
        "interface_ports": [
          "Dense_0/m_axi_W2",
          "smartconnect_5/S02_AXI"
        ]
      },
      "Dense_0_m_axi_W3": {
        "interface_ports": [
          "Dense_0/m_axi_W3",
          "smartconnect_5/S03_AXI"
        ]
      },
      "Dense_0_m_axi_W4": {
        "interface_ports": [
          "Dense_0/m_axi_W4",
          "smartconnect_5/S04_AXI"
        ]
      },
      "My_Conv_0_m_axi_B1": {
        "interface_ports": [
          "My_Conv_0/m_axi_B1",
          "smartconnect_3/S03_AXI"
        ]
      },
      "My_Conv_0_m_axi_IN1": {
        "interface_ports": [
          "My_Conv_0/m_axi_IN1",
          "smartconnect_0/S00_AXI"
        ]
      },
      "My_Conv_0_m_axi_IN2": {
        "interface_ports": [
          "My_Conv_0/m_axi_IN2",
          "smartconnect_1/S00_AXI"
        ]
      },
      "My_Conv_0_m_axi_IN3": {
        "interface_ports": [
          "My_Conv_0/m_axi_IN3",
          "smartconnect_2/S00_AXI"
        ]
      },
      "My_Conv_0_m_axi_IN4": {
        "interface_ports": [
          "My_Conv_0/m_axi_IN4",
          "smartconnect_3/S00_AXI"
        ]
      },
      "My_Conv_0_m_axi_OUT1": {
        "interface_ports": [
          "My_Conv_0/m_axi_OUT1",
          "smartconnect_0/S02_AXI"
        ]
      },
      "My_Conv_0_m_axi_OUT2": {
        "interface_ports": [
          "My_Conv_0/m_axi_OUT2",
          "smartconnect_1/S02_AXI"
        ]
      },
      "My_Conv_0_m_axi_OUT3": {
        "interface_ports": [
          "My_Conv_0/m_axi_OUT3",
          "smartconnect_2/S02_AXI"
        ]
      },
      "My_Conv_0_m_axi_OUT4": {
        "interface_ports": [
          "My_Conv_0/m_axi_OUT4",
          "smartconnect_3/S02_AXI"
        ]
      },
      "My_Conv_0_m_axi_W1": {
        "interface_ports": [
          "My_Conv_0/m_axi_W1",
          "smartconnect_0/S01_AXI"
        ]
      },
      "My_Conv_0_m_axi_W2": {
        "interface_ports": [
          "My_Conv_0/m_axi_W2",
          "smartconnect_1/S01_AXI"
        ]
      },
      "My_Conv_0_m_axi_W3": {
        "interface_ports": [
          "My_Conv_0/m_axi_W3",
          "smartconnect_2/S01_AXI"
        ]
      },
      "My_Conv_0_m_axi_W4": {
        "interface_ports": [
          "My_Conv_0/m_axi_W4",
          "smartconnect_3/S01_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "zynq_ultra_ps_e_1/S_AXI_HP0_FPD"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "zynq_ultra_ps_e_1/S_AXI_HP1_FPD"
        ]
      },
      "smartconnect_2_M00_AXI": {
        "interface_ports": [
          "smartconnect_2/M00_AXI",
          "zynq_ultra_ps_e_1/S_AXI_HP3_FPD"
        ]
      },
      "smartconnect_3_M00_AXI": {
        "interface_ports": [
          "smartconnect_3/M00_AXI",
          "zynq_ultra_ps_e_1/S_AXI_HP2_FPD"
        ]
      },
      "smartconnect_4_M00_AXI": {
        "interface_ports": [
          "My_Conv_0/s_axi_control",
          "smartconnect_4/M00_AXI"
        ]
      },
      "smartconnect_5_M00_AXI": {
        "interface_ports": [
          "zynq_ultra_ps_e_1/S_AXI_HPC0_FPD",
          "smartconnect_5/M00_AXI"
        ]
      },
      "smartconnect_7_M00_AXI": {
        "interface_ports": [
          "smartconnect_7/M00_AXI",
          "Dense_0/s_axi_control"
        ]
      },
      "zynq_ultra_ps_e_1_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "smartconnect_4/S00_AXI",
          "zynq_ultra_ps_e_1/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_1_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "smartconnect_7/S00_AXI",
          "zynq_ultra_ps_e_1/M_AXI_HPM1_FPD"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "smartconnect_3/aclk",
          "smartconnect_2/aclk",
          "smartconnect_1/aclk",
          "smartconnect_0/aclk",
          "smartconnect_4/aclk",
          "zynq_ultra_ps_e_1/saxihp3_fpd_aclk",
          "zynq_ultra_ps_e_1/saxihp2_fpd_aclk",
          "zynq_ultra_ps_e_1/saxihp1_fpd_aclk",
          "zynq_ultra_ps_e_1/saxihp0_fpd_aclk",
          "zynq_ultra_ps_e_1/maxihpm0_fpd_aclk",
          "My_Conv_0/ap_clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "proc_sys_reset_1/slowest_sync_clk",
          "zynq_ultra_ps_e_1/saxihpc1_fpd_aclk",
          "zynq_ultra_ps_e_1/saxihpc0_fpd_aclk",
          "zynq_ultra_ps_e_1/maxihpm1_fpd_aclk",
          "smartconnect_7/aclk",
          "smartconnect_5/aclk",
          "Dense_0/ap_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "smartconnect_3/aresetn",
          "smartconnect_2/aresetn",
          "smartconnect_1/aresetn",
          "smartconnect_0/aresetn",
          "smartconnect_4/aresetn",
          "My_Conv_0/ap_rst_n"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "smartconnect_7/aresetn",
          "smartconnect_5/aresetn",
          "Dense_0/ap_rst_n"
        ]
      },
      "zynq_ultra_ps_e_1_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_1/pl_clk0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "zynq_ultra_ps_e_1_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_1/pl_resetn0",
          "clk_wiz_0/resetn"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_1": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_Dense_0_Reg": {
                "address_block": "/Dense_0/s_axi_control/Reg",
                "offset": "0x00B0000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_My_Conv_0_Reg": {
                "address_block": "/My_Conv_0/s_axi_control/Reg",
                "offset": "0x00A0000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          }
        }
      },
      "/Dense_0": {
        "address_spaces": {
          "Data_m_axi_IN1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W2": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W3": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W4": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_B1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_OUT1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/My_Conv_0": {
        "address_spaces": {
          "Data_m_axi_IN1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_IN2": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_IN3": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_IN4": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W2": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W3": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_W4": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_B1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_OUT1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_OUT2": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_OUT3": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_OUT4": {
            "segments": {
              "SEG_zynq_ultra_ps_e_1_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_1_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}