

================================================================
== Vivado HLS Report for 'getpartition'
================================================================
* Date:           Wed Jun 24 14:47:00 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.453|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      216|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      216|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln174_fu_56_p2    |     +    |      0|  0|  30|           5|          32|
    |sub_ln174_1_fu_44_p2  |     -    |      0|  0|  32|           1|          32|
    |sub_ln174_2_fu_50_p2  |     -    |      0|  0|  30|          32|          32|
    |sub_ln174_fu_32_p2    |     -    |      0|  0|  32|          32|          32|
    |hashedval_fu_62_p2    |   lshr   |      0|  0|  92|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 216|         102|         160|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_ready      | out |    1| ap_ctrl_hs | getpartition | return value |
|ap_return     | out |    5| ap_ctrl_hs | getpartition | return value |
|keyvalue_key  |  in |   32|   ap_none  | keyvalue_key |    scalar    |
|currentLOP    |  in |   32|   ap_none  |  currentLOP  |    scalar    |
|upperlimit    |  in |   32|   ap_none  |  upperlimit  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%upperlimit_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %upperlimit)" [../kernels/enigma.cpp:171]   --->   Operation 2 'read' 'upperlimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currentLOP_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %currentLOP)" [../kernels/enigma.cpp:171]   --->   Operation 3 'read' 'currentLOP_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%keyvalue_key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %keyvalue_key)" [../kernels/enigma.cpp:171]   --->   Operation 4 'read' 'keyvalue_key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.66ns)   --->   "%sub_ln174 = sub i32 %keyvalue_key_read, %upperlimit_read" [../kernels/enigma.cpp:174]   --->   Operation 5 'sub' 'sub_ln174' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%shl_ln174 = shl i32 %currentLOP_read, 2" [../kernels/enigma.cpp:174]   --->   Operation 6 'shl' 'shl_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.66ns) (out node of the LUT)   --->   "%sub_ln174_1 = sub i32 0, %shl_ln174" [../kernels/enigma.cpp:174]   --->   Operation 7 'sub' 'sub_ln174_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln174_2 = sub i32 %sub_ln174_1, %currentLOP_read" [../kernels/enigma.cpp:174]   --->   Operation 8 'sub' 'sub_ln174_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln174 = add i32 26, %sub_ln174_2" [../kernels/enigma.cpp:174]   --->   Operation 9 'add' 'add_ln174' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (1.05ns)   --->   "%hashedval = lshr i32 %sub_ln174, %add_ln174" [../kernels/enigma.cpp:174]   --->   Operation 10 'lshr' 'hashedval' <Predicate = true> <Delay = 1.05> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %hashedval to i5" [../kernels/enigma.cpp:174]   --->   Operation 11 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i5 %trunc_ln174" [../kernels/enigma.cpp:181]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ keyvalue_key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentLOP]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upperlimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
upperlimit_read   (read ) [ 00]
currentLOP_read   (read ) [ 00]
keyvalue_key_read (read ) [ 00]
sub_ln174         (sub  ) [ 00]
shl_ln174         (shl  ) [ 00]
sub_ln174_1       (sub  ) [ 00]
sub_ln174_2       (sub  ) [ 00]
add_ln174         (add  ) [ 00]
hashedval         (lshr ) [ 00]
trunc_ln174       (trunc) [ 00]
ret_ln181         (ret  ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="keyvalue_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyvalue_key"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="currentLOP">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentLOP"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="upperlimit">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upperlimit"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="upperlimit_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="upperlimit_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="currentLOP_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currentLOP_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="keyvalue_key_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="keyvalue_key_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sub_ln174_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="shl_ln174_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln174/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sub_ln174_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_ln174_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="add_ln174_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="hashedval_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="hashedval/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln174_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="20" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="32" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="56" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getpartition : keyvalue_key | {1 }
	Port: getpartition : currentLOP | {1 }
	Port: getpartition : upperlimit | {1 }
  - Chain level:
	State 1
		sub_ln174_2 : 1
		add_ln174 : 2
		hashedval : 3
		trunc_ln174 : 4
		ret_ln181 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        sub_ln174_fu_32       |    0    |    32   |
|    sub   |       sub_ln174_1_fu_44      |    0    |    32   |
|          |       sub_ln174_2_fu_50      |    0    |    30   |
|----------|------------------------------|---------|---------|
|   lshr   |        hashedval_fu_62       |    0    |    92   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln174_fu_56       |    0    |    30   |
|----------|------------------------------|---------|---------|
|          |  upperlimit_read_read_fu_14  |    0    |    0    |
|   read   |  currentLOP_read_read_fu_20  |    0    |    0    |
|          | keyvalue_key_read_read_fu_26 |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |        shl_ln174_fu_38       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln174_fu_68      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   216   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   216  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   216  |
+-----------+--------+--------+
