
N32-HYT271.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08009118  08009118  00019118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800955c  0800955c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800955c  0800955c  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800955c  0800955c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800955c  0800955c  0001955c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          0000030c  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004e0  200004e0  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001457a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002cb3  00000000  00000000  000347c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001130  00000000  00000000  00037478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d74  00000000  00000000  000385a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000040e3  00000000  00000000  0003931c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000182f0  00000000  00000000  0003d3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a7b6d  00000000  00000000  000556ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005a24  00000000  00000000  000fd25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00102c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009100 	.word	0x08009100

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009100 	.word	0x08009100

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <read_SHT45>:
#include "SHT45_driver.h"
#include "i2c_driver.h"
#include "main.h"

uint8_t read_SHT45(SHT45 * sensor, I2Cdriver * comm){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08c      	sub	sp, #48	; 0x30
 8000bcc:	af02      	add	r7, sp, #8
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
	// Read the data from SHT45
	// return 2: 	I2C error.
	// return 1:	Stale data.
	// return 0:	OK, fresh data.

	uint8_t addr = sensor->address;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	791b      	ldrb	r3, [r3, #4]
 8000bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	I2C_HandleTypeDef * comm_handle = comm->handle;
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	61fb      	str	r3, [r7, #28]
	volatile uint8_t * comm_buff = comm->i2c_buff;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	3305      	adds	r3, #5
 8000be4:	61bb      	str	r3, [r7, #24]

	// Measurement request
	if (HAL_I2C_Master_Transmit(comm_handle, addr << 1, 0xFD, 2, HAL_MAX_DELAY) != HAL_OK) {
 8000be6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	b299      	uxth	r1, r3
 8000bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	22fd      	movs	r2, #253	; 0xfd
 8000bfa:	69f8      	ldr	r0, [r7, #28]
 8000bfc:	f001 fb80 	bl	8002300 <HAL_I2C_Master_Transmit>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <read_SHT45+0x42>
		return 2; // I2C error
 8000c06:	2302      	movs	r3, #2
 8000c08:	e08e      	b.n	8000d28 <read_SHT45+0x160>
	}

	HAL_Delay(10);
 8000c0a:	200a      	movs	r0, #10
 8000c0c:	f000 ff54 	bl	8001ab8 <HAL_Delay>

	// Read measurement
	if (HAL_I2C_Master_Receive(comm_handle, addr << 1, comm_buff, 6, HAL_MAX_DELAY) != HAL_OK) {
 8000c10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	b299      	uxth	r1, r3
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	2306      	movs	r3, #6
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	69f8      	ldr	r0, [r7, #28]
 8000c26:	f001 fc83 	bl	8002530 <HAL_I2C_Master_Receive>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <read_SHT45+0x6c>
		return 2; // I2C error
 8000c30:	2302      	movs	r3, #2
 8000c32:	e079      	b.n	8000d28 <read_SHT45+0x160>
	}

	// Convert to real values
	uint16_t t_ticks = comm_buff[0] << 8 + comm_buff[1];
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	3308      	adds	r3, #8
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	82fb      	strh	r3, [r7, #22]
	uint8_t checksum_t = comm_buff[2];
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	3302      	adds	r3, #2
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	757b      	strb	r3, [r7, #21]
	  if (!CRC_check(t_ticks, checksum_t)) {
 8000c54:	7d7a      	ldrb	r2, [r7, #21]
 8000c56:	8afb      	ldrh	r3, [r7, #22]
 8000c58:	4611      	mov	r1, r2
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 f8ae 	bl	8000dbc <CRC_check>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <read_SHT45+0xa2>
		return 3; // CRC error
 8000c66:	2303      	movs	r3, #3
 8000c68:	e05e      	b.n	8000d28 <read_SHT45+0x160>
	  }

		uint16_t rh_ticks = comm_buff[3] << 8 + comm_buff[4];
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	3303      	adds	r3, #3
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	461a      	mov	r2, r3
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	3304      	adds	r3, #4
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	3308      	adds	r3, #8
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	827b      	strh	r3, [r7, #18]
		uint8_t checksum_rh = comm_buff[5];
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	3305      	adds	r3, #5
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	747b      	strb	r3, [r7, #17]
	  if (!CRC_check(rh_ticks, checksum_rh)){
 8000c8c:	7c7a      	ldrb	r2, [r7, #17]
 8000c8e:	8a7b      	ldrh	r3, [r7, #18]
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 f892 	bl	8000dbc <CRC_check>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d101      	bne.n	8000ca2 <read_SHT45+0xda>
		return 3; // CRC error
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e042      	b.n	8000d28 <read_SHT45+0x160>
	  }

	float t_degC = -45 + 175 * t_ticks/65535;
 8000ca2:	8afb      	ldrh	r3, [r7, #22]
 8000ca4:	22af      	movs	r2, #175	; 0xaf
 8000ca6:	fb02 f303 	mul.w	r3, r2, r3
 8000caa:	4a21      	ldr	r2, [pc, #132]	; (8000d30 <read_SHT45+0x168>)
 8000cac:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb0:	441a      	add	r2, r3
 8000cb2:	13d2      	asrs	r2, r2, #15
 8000cb4:	17db      	asrs	r3, r3, #31
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	3b2d      	subs	r3, #45	; 0x2d
 8000cba:	ee07 3a90 	vmov	s15, r3
 8000cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cc2:	edc7 7a03 	vstr	s15, [r7, #12]
	float rh_pRH = 125 * rh_ticks / 65535 - 6;
 8000cc6:	8a7a      	ldrh	r2, [r7, #18]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	015b      	lsls	r3, r3, #5
 8000ccc:	1a9b      	subs	r3, r3, r2
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a17      	ldr	r2, [pc, #92]	; (8000d30 <read_SHT45+0x168>)
 8000cd4:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd8:	441a      	add	r2, r3
 8000cda:	13d2      	asrs	r2, r2, #15
 8000cdc:	17db      	asrs	r3, r3, #31
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	3b06      	subs	r3, #6
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	if (rh_pRH > 100) {
 8000cee:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000cf2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000d34 <read_SHT45+0x16c>
 8000cf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cfe:	dd02      	ble.n	8000d06 <read_SHT45+0x13e>
		rh_pRH = 100;
 8000d00:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <read_SHT45+0x170>)
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
 8000d04:	e009      	b.n	8000d1a <read_SHT45+0x152>
	} else if (rh_pRH < 0) {
 8000d06:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000d0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	d502      	bpl.n	8000d1a <read_SHT45+0x152>
		rh_pRH = 0;
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
	}

	// store data
	sensor->RH = rh_pRH;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d1e:	60da      	str	r2, [r3, #12]
	sensor->temperature = t_degC;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	609a      	str	r2, [r3, #8]

	return 0;
 8000d26:	2300      	movs	r3, #0

}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	3728      	adds	r7, #40	; 0x28
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	80008001 	.word	0x80008001
 8000d34:	42c80000 	.word	0x42c80000
 8000d38:	42c80000 	.word	0x42c80000

08000d3c <sensor_power>:
	}

	return 0;
}

void sensor_power(uint8_t state){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  // Enable or diable power to sensor(s). All sensors are powered by the same source.
  if(state){
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d007      	beq.n	8000d5c <sensor_power+0x20>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d56:	f001 fa05 	bl	8002164 <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
  }
}
 8000d5a:	e006      	b.n	8000d6a <sensor_power+0x2e>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d66:	f001 f9fd 	bl	8002164 <HAL_GPIO_WritePin>
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <heat_and_read_SHT45>:
  }
  

}

uint8_t heat_and_read_SHT45(SHT45 * sensor, I2Cdriver * comm) {
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b086      	sub	sp, #24
 8000d76:	af02      	add	r7, sp, #8
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	6039      	str	r1, [r7, #0]

	I2C_HandleTypeDef * comm_handle = comm->handle;
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	60fb      	str	r3, [r7, #12]
    uint8_t addr = sensor->address;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	791b      	ldrb	r3, [r3, #4]
 8000d86:	72fb      	strb	r3, [r7, #11]

  // 0x24 is 110mW for 0.1 second
  if(HAL_I2C_Master_Transmit(comm_handle, addr << 1, 0x24, 1, HAL_MAX_DELAY) != HAL_OK) {
 8000d88:	7afb      	ldrb	r3, [r7, #11]
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	b299      	uxth	r1, r3
 8000d90:	f04f 33ff 	mov.w	r3, #4294967295
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	2301      	movs	r3, #1
 8000d98:	2224      	movs	r2, #36	; 0x24
 8000d9a:	68f8      	ldr	r0, [r7, #12]
 8000d9c:	f001 fab0 	bl	8002300 <HAL_I2C_Master_Transmit>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <heat_and_read_SHT45+0x38>
    return 2; // I2C error
 8000da6:	2302      	movs	r3, #2
 8000da8:	e003      	b.n	8000db2 <heat_and_read_SHT45+0x40>
  }

  read_SHT45(sensor, comm);
 8000daa:	6839      	ldr	r1, [r7, #0]
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ff0b 	bl	8000bc8 <read_SHT45>

}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <CRC_check>:

uint8_t CRC_check(uint16_t message, uint8_t checksum){
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	460a      	mov	r2, r1
 8000dc6:	80fb      	strh	r3, [r7, #6]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	717b      	strb	r3, [r7, #5]
  // Calculates the Cyclic Redundancy Checksum with polynomial 0x31
  uint8_t remainder = message % 0x31;
 8000dcc:	88f9      	ldrh	r1, [r7, #6]
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <CRC_check+0x44>)
 8000dd0:	fba3 2301 	umull	r2, r3, r3, r1
 8000dd4:	091a      	lsrs	r2, r3, #4
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	1a9b      	subs	r3, r3, r2
 8000ddc:	00da      	lsls	r2, r3, #3
 8000dde:	1ad2      	subs	r2, r2, r3
 8000de0:	1a8b      	subs	r3, r1, r2
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	73fb      	strb	r3, [r7, #15]

  if (remainder == checksum) {
 8000de6:	7bfa      	ldrb	r2, [r7, #15]
 8000de8:	797b      	ldrb	r3, [r7, #5]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d101      	bne.n	8000df2 <CRC_check+0x36>
    return 1; // success
 8000dee:	2301      	movs	r3, #1
 8000df0:	e000      	b.n	8000df4 <CRC_check+0x38>
  } else {
    return 0; // Does NOT check out
 8000df2:	2300      	movs	r3, #0
  }
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	5397829d 	.word	0x5397829d

08000e04 <scan_i2c>:
 *      Author: Anders Eriksen
 */

#include "i2c_driver.h"

uint8_t scan_i2c(I2C_HandleTypeDef *hi2c, volatile uint8_t * devices) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
	// Scan whole range of i2c addresses to identify devices
	uint8_t identified = 0; // number of identified devices
 8000e0e:	2300      	movs	r3, #0
 8000e10:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 128; i++) {
 8000e12:	2300      	movs	r3, #0
 8000e14:	73bb      	strb	r3, [r7, #14]
 8000e16:	e016      	b.n	8000e46 <scan_i2c+0x42>
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t)(i<<1), 3, 5) == HAL_OK) {
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	b299      	uxth	r1, r3
 8000e20:	2305      	movs	r3, #5
 8000e22:	2203      	movs	r2, #3
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f001 fc79 	bl	800271c <HAL_I2C_IsDeviceReady>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d107      	bne.n	8000e40 <scan_i2c+0x3c>
			*(devices + identified) = i;
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	4413      	add	r3, r2
 8000e36:	7bba      	ldrb	r2, [r7, #14]
 8000e38:	701a      	strb	r2, [r3, #0]
			identified++;
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 128; i++) {
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	3301      	adds	r3, #1
 8000e44:	73bb      	strb	r3, [r7, #14]
 8000e46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	dae4      	bge.n	8000e18 <scan_i2c+0x14>
		}
	}

	return identified;
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); // Visual cue that timer is functional
 8000e60:	2108      	movs	r1, #8
 8000e62:	4829      	ldr	r0, [pc, #164]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000e64:	f001 f996 	bl	8002194 <HAL_GPIO_TogglePin>

  // Measurements and streaming
  for (uint8_t i = 0; i < i2c_bus.n_devices; i++) {
 8000e68:	2300      	movs	r3, #0
 8000e6a:	73fb      	strb	r3, [r7, #15]
 8000e6c:	e041      	b.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x9a>
    uint8_t addr = i2c_bus.devices[i];
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	4a26      	ldr	r2, [pc, #152]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e72:	4413      	add	r3, r2
 8000e74:	7b1b      	ldrb	r3, [r3, #12]
 8000e76:	737b      	strb	r3, [r7, #13]
    HAL_Delay(100);
    HYT_Read_status = read_HYT271(&hi2c1, addr, i2c_buff);
    convert_data(i2c_buff, data[i]);
    */

    if (i < 2) {
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d81e      	bhi.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0x64>
    	if(sensors[i].RH > 95) {
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
 8000e80:	4a23      	ldr	r2, [pc, #140]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000e82:	011b      	lsls	r3, r3, #4
 8000e84:	4413      	add	r3, r2
 8000e86:	330c      	adds	r3, #12
 8000e88:	edd3 7a00 	vldr	s15, [r3]
 8000e8c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8000f14 <HAL_TIM_PeriodElapsedCallback+0xbc>
 8000e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e98:	dd08      	ble.n	8000eac <HAL_TIM_PeriodElapsedCallback+0x54>
    		heat_and_read_SHT45(&sensors[i], &i2c_bus);
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
 8000e9c:	011b      	lsls	r3, r3, #4
 8000e9e:	4a1c      	ldr	r2, [pc, #112]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000ea0:	4413      	add	r3, r2
 8000ea2:	491a      	ldr	r1, [pc, #104]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff64 	bl	8000d72 <heat_and_read_SHT45>
 8000eaa:	e007      	b.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0x64>
    	} else {
    		read_SHT45(&sensors[i], &i2c_bus);
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	4a17      	ldr	r2, [pc, #92]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4915      	ldr	r1, [pc, #84]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fe86 	bl	8000bc8 <read_SHT45>
    	}
    }

    if (stream) {
 8000ebc:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d013      	beq.n	8000eec <HAL_TIM_PeriodElapsedCallback+0x94>
    	for (uint8_t i = 0; i < i2c_bus.n_devices;i++) {
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	73bb      	strb	r3, [r7, #14]
 8000ec8:	e00a      	b.n	8000ee0 <HAL_TIM_PeriodElapsedCallback+0x88>
    		transmit_SHT45(&huart2, &sensors[i]);
 8000eca:	7bbb      	ldrb	r3, [r7, #14]
 8000ecc:	011b      	lsls	r3, r3, #4
 8000ece:	4a10      	ldr	r2, [pc, #64]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000ed0:	4413      	add	r3, r2
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4811      	ldr	r0, [pc, #68]	; (8000f1c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000ed6:	f000 fa8b 	bl	80013f0 <transmit_SHT45>
    	for (uint8_t i = 0; i < i2c_bus.n_devices;i++) {
 8000eda:	7bbb      	ldrb	r3, [r7, #14]
 8000edc:	3301      	adds	r3, #1
 8000ede:	73bb      	strb	r3, [r7, #14]
 8000ee0:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ee2:	7adb      	ldrb	r3, [r3, #11]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	7bba      	ldrb	r2, [r7, #14]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d3ee      	bcc.n	8000eca <HAL_TIM_PeriodElapsedCallback+0x72>
  for (uint8_t i = 0; i < i2c_bus.n_devices; i++) {
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	73fb      	strb	r3, [r7, #15]
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ef4:	7adb      	ldrb	r3, [r3, #11]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	7bfa      	ldrb	r2, [r7, #15]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d3b7      	bcc.n	8000e6e <HAL_TIM_PeriodElapsedCallback+0x16>
    	}
    }
  }
}
 8000efe:	bf00      	nop
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	48000400 	.word	0x48000400
 8000f0c:	20000318 	.word	0x20000318
 8000f10:	20000328 	.word	0x20000328
 8000f14:	42be0000 	.word	0x42be0000
 8000f18:	20000388 	.word	0x20000388
 8000f1c:	20000290 	.word	0x20000290

08000f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f24:	f000 fd62 	bl	80019ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f28:	f000 f85c 	bl	8000fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2c:	f000 f96a 	bl	8001204 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f30:	f000 f8aa 	bl	8001088 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f34:	f000 f936 	bl	80011a4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f38:	f000 f8e6 	bl	8001108 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, uart_rx, 4); // enable UART interrupt
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	4921      	ldr	r1, [pc, #132]	; (8000fc4 <main+0xa4>)
 8000f40:	4821      	ldr	r0, [pc, #132]	; (8000fc8 <main+0xa8>)
 8000f42:	f004 f8c3 	bl	80050cc <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000f46:	4821      	ldr	r0, [pc, #132]	; (8000fcc <main+0xac>)
 8000f48:	f003 fbee 	bl	8004728 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8000f4c:	201c      	movs	r0, #28
 8000f4e:	f000 ff00 	bl	8001d52 <HAL_NVIC_DisableIRQ>

  // Sensor initialization
  i2c_bus.handle = &hi2c1; 	// assignment must be in a function
 8000f52:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <main+0xb0>)
 8000f54:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <main+0xb4>)
 8000f56:	601a      	str	r2, [r3, #0]
  sensor_power(1); 				// Power on sensor(s)
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f7ff feef 	bl	8000d3c <sensor_power>
  i2c_bus.n_devices = scan_i2c(i2c_bus.handle, i2c_bus.devices);
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <main+0xb0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	491d      	ldr	r1, [pc, #116]	; (8000fd8 <main+0xb8>)
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff4d 	bl	8000e04 <scan_i2c>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <main+0xb0>)
 8000f70:	72da      	strb	r2, [r3, #11]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (scan) {
 8000f72:	4b1a      	ldr	r3, [pc, #104]	; (8000fdc <main+0xbc>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d017      	beq.n	8000faa <main+0x8a>
      // scan flag is set by incoming UART message
		  HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8000f7a:	201c      	movs	r0, #28
 8000f7c:	f000 fee9 	bl	8001d52 <HAL_NVIC_DisableIRQ>
		  i2c_bus.n_devices = scan_i2c(i2c_bus.handle, i2c_bus.devices);
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <main+0xb0>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4914      	ldr	r1, [pc, #80]	; (8000fd8 <main+0xb8>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff ff3c 	bl	8000e04 <scan_i2c>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <main+0xb0>)
 8000f92:	72da      	strb	r2, [r3, #11]
		  broadcast_devices(&huart2, i2c_bus.devices, i2c_bus.n_devices);
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <main+0xb0>)
 8000f96:	7adb      	ldrb	r3, [r3, #11]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	490e      	ldr	r1, [pc, #56]	; (8000fd8 <main+0xb8>)
 8000f9e:	480a      	ldr	r0, [pc, #40]	; (8000fc8 <main+0xa8>)
 8000fa0:	f000 fa9c 	bl	80014dc <broadcast_devices>
		  scan = 0;
 8000fa4:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <main+0xbc>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
	  }

	  if (stream) {
 8000faa:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <main+0xc0>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <main+0x9a>
		  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fb2:	201c      	movs	r0, #28
 8000fb4:	f000 febf 	bl	8001d36 <HAL_NVIC_EnableIRQ>
 8000fb8:	e7db      	b.n	8000f72 <main+0x52>
	  } else {
		  HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8000fba:	201c      	movs	r0, #28
 8000fbc:	f000 fec9 	bl	8001d52 <HAL_NVIC_DisableIRQ>
	  if (scan) {
 8000fc0:	e7d7      	b.n	8000f72 <main+0x52>
 8000fc2:	bf00      	nop
 8000fc4:	20000368 	.word	0x20000368
 8000fc8:	20000290 	.word	0x20000290
 8000fcc:	20000244 	.word	0x20000244
 8000fd0:	20000318 	.word	0x20000318
 8000fd4:	200001f0 	.word	0x200001f0
 8000fd8:	20000324 	.word	0x20000324
 8000fdc:	20000389 	.word	0x20000389
 8000fe0:	20000388 	.word	0x20000388

08000fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b096      	sub	sp, #88	; 0x58
 8000fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000fee:	2228      	movs	r2, #40	; 0x28
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f005 ff7d 	bl	8006ef2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001008:	1d3b      	adds	r3, r7, #4
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
 8001016:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001018:	2302      	movs	r3, #2
 800101a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800101c:	2301      	movs	r3, #1
 800101e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001020:	2310      	movs	r3, #16
 8001022:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001024:	2300      	movs	r3, #0
 8001026:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001028:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800102c:	4618      	mov	r0, r3
 800102e:	f001 ff9f 	bl	8002f70 <HAL_RCC_OscConfig>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001038:	f000 f946 	bl	80012c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800103c:	230f      	movs	r3, #15
 800103e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001040:	2300      	movs	r3, #0
 8001042:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800104c:	2300      	movs	r3, #0
 800104e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f002 ffc8 	bl	8003fec <HAL_RCC_ClockConfig>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001062:	f000 f931 	bl	80012c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001066:	2320      	movs	r3, #32
 8001068:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	4618      	mov	r0, r3
 8001072:	f003 f9db 	bl	800442c <HAL_RCCEx_PeriphCLKConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800107c:	f000 f924 	bl	80012c8 <Error_Handler>
  }
}
 8001080:	bf00      	nop
 8001082:	3758      	adds	r7, #88	; 0x58
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_I2C1_Init+0x74>)
 800108e:	4a1c      	ldr	r2, [pc, #112]	; (8001100 <MX_I2C1_Init+0x78>)
 8001090:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001092:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <MX_I2C1_Init+0x74>)
 8001094:	4a1b      	ldr	r2, [pc, #108]	; (8001104 <MX_I2C1_Init+0x7c>)
 8001096:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <MX_I2C1_Init+0x74>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <MX_I2C1_Init+0x74>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <MX_I2C1_Init+0x74>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <MX_I2C1_Init+0x74>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <MX_I2C1_Init+0x74>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_I2C1_Init+0x74>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_I2C1_Init+0x74>)
 80010be:	2200      	movs	r2, #0
 80010c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <MX_I2C1_Init+0x74>)
 80010c4:	f001 f880 	bl	80021c8 <HAL_I2C_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ce:	f000 f8fb 	bl	80012c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010d2:	2100      	movs	r1, #0
 80010d4:	4809      	ldr	r0, [pc, #36]	; (80010fc <MX_I2C1_Init+0x74>)
 80010d6:	f001 feb3 	bl	8002e40 <HAL_I2CEx_ConfigAnalogFilter>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010e0:	f000 f8f2 	bl	80012c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010e4:	2100      	movs	r1, #0
 80010e6:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_I2C1_Init+0x74>)
 80010e8:	f001 fef5 	bl	8002ed6 <HAL_I2CEx_ConfigDigitalFilter>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010f2:	f000 f8e9 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200001f0 	.word	0x200001f0
 8001100:	40005400 	.word	0x40005400
 8001104:	2000090e 	.word	0x2000090e

08001108 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800110e:	f107 0310 	add.w	r3, r7, #16
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001126:	4b1d      	ldr	r3, [pc, #116]	; (800119c <MX_TIM2_Init+0x94>)
 8001128:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800112c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <MX_TIM2_Init+0x94>)
 8001130:	2207      	movs	r2, #7
 8001132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <MX_TIM2_Init+0x94>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999999;
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <MX_TIM2_Init+0x94>)
 800113c:	4a18      	ldr	r2, [pc, #96]	; (80011a0 <MX_TIM2_Init+0x98>)
 800113e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001140:	4b16      	ldr	r3, [pc, #88]	; (800119c <MX_TIM2_Init+0x94>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <MX_TIM2_Init+0x94>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800114c:	4813      	ldr	r0, [pc, #76]	; (800119c <MX_TIM2_Init+0x94>)
 800114e:	f003 fa93 	bl	8004678 <HAL_TIM_Base_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001158:	f000 f8b6 	bl	80012c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800115c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001160:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001162:	f107 0310 	add.w	r3, r7, #16
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <MX_TIM2_Init+0x94>)
 800116a:	f003 fc3b 	bl	80049e4 <HAL_TIM_ConfigClockSource>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 f8a8 	bl	80012c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	; (800119c <MX_TIM2_Init+0x94>)
 8001186:	f003 fe3d 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001190:	f000 f89a 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	3720      	adds	r7, #32
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000244 	.word	0x20000244
 80011a0:	000f423f 	.word	0x000f423f

080011a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011aa:	4a15      	ldr	r2, [pc, #84]	; (8001200 <MX_USART2_UART_Init+0x5c>)
 80011ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011b0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80011b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011ca:	220c      	movs	r2, #12
 80011cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011e6:	4805      	ldr	r0, [pc, #20]	; (80011fc <MX_USART2_UART_Init+0x58>)
 80011e8:	f003 fe98 	bl	8004f1c <HAL_UART_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011f2:	f000 f869 	bl	80012c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000290 	.word	0x20000290
 8001200:	40004400 	.word	0x40004400

08001204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800121a:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <MX_GPIO_Init+0xbc>)
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	4a28      	ldr	r2, [pc, #160]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001220:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001224:	6153      	str	r3, [r2, #20]
 8001226:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001232:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	4a22      	ldr	r2, [pc, #136]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800123c:	6153      	str	r3, [r2, #20]
 800123e:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <MX_GPIO_Init+0xbc>)
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	4a1c      	ldr	r2, [pc, #112]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001254:	6153      	str	r3, [r2, #20]
 8001256:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <MX_GPIO_Init+0xbc>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LS_ENABLE_GPIO_Port, LS_ENABLE_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001268:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126c:	f000 ff7a 	bl	8002164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	2108      	movs	r1, #8
 8001274:	4813      	ldr	r0, [pc, #76]	; (80012c4 <MX_GPIO_Init+0xc0>)
 8001276:	f000 ff75 	bl	8002164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LS_ENABLE_Pin */
  GPIO_InitStruct.Pin = LS_ENABLE_Pin;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LS_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001296:	f000 fdf3 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800129a:	2308      	movs	r3, #8
 800129c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012a2:	2302      	movs	r3, #2
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	4619      	mov	r1, r3
 80012b0:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_GPIO_Init+0xc0>)
 80012b2:	f000 fde5 	bl	8001e80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012b6:	bf00      	nop
 80012b8:	3720      	adds	r7, #32
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000
 80012c4:	48000400 	.word	0x48000400

080012c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012cc:	b672      	cpsid	i
}
 80012ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <Error_Handler+0x8>
	...

080012d4 <HAL_UART_RxCpltCallback>:

#include "serial_driver.h"


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	// Function to handle incoming serial messages

	uint8_t ack[] = "#!#0#\n";
 80012dc:	4a3a      	ldr	r2, [pc, #232]	; (80013c8 <HAL_UART_RxCpltCallback+0xf4>)
 80012de:	f107 0318 	add.w	r3, r7, #24
 80012e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e6:	6018      	str	r0, [r3, #0]
 80012e8:	3304      	adds	r3, #4
 80012ea:	8019      	strh	r1, [r3, #0]
 80012ec:	3302      	adds	r3, #2
 80012ee:	0c0a      	lsrs	r2, r1, #16
 80012f0:	701a      	strb	r2, [r3, #0]
	uint8_t ack_stream[] = "#A!#\n";
 80012f2:	4a36      	ldr	r2, [pc, #216]	; (80013cc <HAL_UART_RxCpltCallback+0xf8>)
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012fc:	6018      	str	r0, [r3, #0]
 80012fe:	3304      	adds	r3, #4
 8001300:	8019      	strh	r1, [r3, #0]
	uint8_t ack_stream_stop[] = "S!#\n";
 8001302:	4a33      	ldr	r2, [pc, #204]	; (80013d0 <HAL_UART_RxCpltCallback+0xfc>)
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130c:	6018      	str	r0, [r3, #0]
 800130e:	3304      	adds	r3, #4
 8001310:	7019      	strb	r1, [r3, #0]

	// do something with the data
	if (strcmp(uart_rx, "#?#\n") == 0) {
 8001312:	4930      	ldr	r1, [pc, #192]	; (80013d4 <HAL_UART_RxCpltCallback+0x100>)
 8001314:	4830      	ldr	r0, [pc, #192]	; (80013d8 <HAL_UART_RxCpltCallback+0x104>)
 8001316:	f7fe ff5b 	bl	80001d0 <strcmp>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d10e      	bne.n	800133e <HAL_UART_RxCpltCallback+0x6a>
		HAL_UART_Transmit(huart, ack, strlen(ack), HAL_MAX_DELAY);
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	4618      	mov	r0, r3
 8001326:	f7fe ffb3 	bl	8000290 <strlen>
 800132a:	4603      	mov	r3, r0
 800132c:	b29a      	uxth	r2, r3
 800132e:	f107 0118 	add.w	r1, r7, #24
 8001332:	f04f 33ff 	mov.w	r3, #4294967295
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f003 fe3e 	bl	8004fb8 <HAL_UART_Transmit>
 800133c:	e03b      	b.n	80013b6 <HAL_UART_RxCpltCallback+0xe2>
	} else if(strcmp(uart_rx, "#A#\n") == 0) {
 800133e:	4927      	ldr	r1, [pc, #156]	; (80013dc <HAL_UART_RxCpltCallback+0x108>)
 8001340:	4825      	ldr	r0, [pc, #148]	; (80013d8 <HAL_UART_RxCpltCallback+0x104>)
 8001342:	f7fe ff45 	bl	80001d0 <strcmp>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d111      	bne.n	8001370 <HAL_UART_RxCpltCallback+0x9c>
		// set stream flag
		stream = 1;
 800134c:	4b24      	ldr	r3, [pc, #144]	; (80013e0 <HAL_UART_RxCpltCallback+0x10c>)
 800134e:	2201      	movs	r2, #1
 8001350:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(huart, ack_stream, strlen(ack), HAL_MAX_DELAY);
 8001352:	f107 0318 	add.w	r3, r7, #24
 8001356:	4618      	mov	r0, r3
 8001358:	f7fe ff9a 	bl	8000290 <strlen>
 800135c:	4603      	mov	r3, r0
 800135e:	b29a      	uxth	r2, r3
 8001360:	f107 0110 	add.w	r1, r7, #16
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f003 fe25 	bl	8004fb8 <HAL_UART_Transmit>
 800136e:	e022      	b.n	80013b6 <HAL_UART_RxCpltCallback+0xe2>
	} else if (strcmp(uart_rx, "#S#\n") == 0) {
 8001370:	491c      	ldr	r1, [pc, #112]	; (80013e4 <HAL_UART_RxCpltCallback+0x110>)
 8001372:	4819      	ldr	r0, [pc, #100]	; (80013d8 <HAL_UART_RxCpltCallback+0x104>)
 8001374:	f7fe ff2c 	bl	80001d0 <strcmp>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d111      	bne.n	80013a2 <HAL_UART_RxCpltCallback+0xce>
		// reset stream flag (stop streaming)
		stream = 0;
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <HAL_UART_RxCpltCallback+0x10c>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(huart, ack_stream_stop, strlen(ack), HAL_MAX_DELAY);
 8001384:	f107 0318 	add.w	r3, r7, #24
 8001388:	4618      	mov	r0, r3
 800138a:	f7fe ff81 	bl	8000290 <strlen>
 800138e:	4603      	mov	r3, r0
 8001390:	b29a      	uxth	r2, r3
 8001392:	f107 0108 	add.w	r1, r7, #8
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f003 fe0c 	bl	8004fb8 <HAL_UART_Transmit>
 80013a0:	e009      	b.n	80013b6 <HAL_UART_RxCpltCallback+0xe2>
	} else if (strcmp(uart_rx, "#s#\n") == 0) {
 80013a2:	4911      	ldr	r1, [pc, #68]	; (80013e8 <HAL_UART_RxCpltCallback+0x114>)
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <HAL_UART_RxCpltCallback+0x104>)
 80013a6:	f7fe ff13 	bl	80001d0 <strcmp>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <HAL_UART_RxCpltCallback+0xe2>
		// set scan flag
		scan = 1;
 80013b0:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <HAL_UART_RxCpltCallback+0x118>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(huart, uart_rx, 4);
 80013b6:	2204      	movs	r2, #4
 80013b8:	4907      	ldr	r1, [pc, #28]	; (80013d8 <HAL_UART_RxCpltCallback+0x104>)
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f003 fe86 	bl	80050cc <HAL_UART_Receive_IT>
}
 80013c0:	bf00      	nop
 80013c2:	3720      	adds	r7, #32
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	08009138 	.word	0x08009138
 80013cc:	08009140 	.word	0x08009140
 80013d0:	08009148 	.word	0x08009148
 80013d4:	08009118 	.word	0x08009118
 80013d8:	20000368 	.word	0x20000368
 80013dc:	08009120 	.word	0x08009120
 80013e0:	20000388 	.word	0x20000388
 80013e4:	08009128 	.word	0x08009128
 80013e8:	08009130 	.word	0x08009130
 80013ec:	20000389 	.word	0x20000389

080013f0 <transmit_SHT45>:

uint8_t transmit_SHT45(UART_HandleTypeDef * huart, SHT45 * sensor){
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b08c      	sub	sp, #48	; 0x30
 80013f4:	af02      	add	r7, sp, #8
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
	char tx[21] = "#s!#0#00000#00000#\n";
 80013fa:	4b34      	ldr	r3, [pc, #208]	; (80014cc <transmit_SHT45+0xdc>)
 80013fc:	f107 0410 	add.w	r4, r7, #16
 8001400:	461d      	mov	r5, r3
 8001402:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001404:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001406:	682b      	ldr	r3, [r5, #0]
 8001408:	6023      	str	r3, [r4, #0]
 800140a:	2300      	movs	r3, #0
 800140c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	char appendix[6];

	sprintf(tx, "#d!#%d", sensor->ID);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	795b      	ldrb	r3, [r3, #5]
 8001414:	461a      	mov	r2, r3
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	492d      	ldr	r1, [pc, #180]	; (80014d0 <transmit_SHT45+0xe0>)
 800141c:	4618      	mov	r0, r3
 800141e:	f005 fd05 	bl	8006e2c <siprintf>

	snprintf(appendix, sizeof(appendix), "#%06.2f", sensor->RH);	// Set up appendix with device address
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff f89e 	bl	8000568 <__aeabi_f2d>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	f107 0008 	add.w	r0, r7, #8
 8001434:	e9cd 2300 	strd	r2, r3, [sp]
 8001438:	4a26      	ldr	r2, [pc, #152]	; (80014d4 <transmit_SHT45+0xe4>)
 800143a:	2106      	movs	r1, #6
 800143c:	f005 fcc2 	bl	8006dc4 <sniprintf>
	strcat(tx, appendix); 						// concatenate 'appendix' to 'tx'
 8001440:	f107 0208 	add.w	r2, r7, #8
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	4611      	mov	r1, r2
 800144a:	4618      	mov	r0, r3
 800144c:	f005 fd59 	bl	8006f02 <strcat>
	snprintf(appendix, sizeof(appendix), "#%06.2f", sensor->temperature);	// Set up appendix with device address, format as hex
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f887 	bl	8000568 <__aeabi_f2d>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	f107 0008 	add.w	r0, r7, #8
 8001462:	e9cd 2300 	strd	r2, r3, [sp]
 8001466:	4a1b      	ldr	r2, [pc, #108]	; (80014d4 <transmit_SHT45+0xe4>)
 8001468:	2106      	movs	r1, #6
 800146a:	f005 fcab 	bl	8006dc4 <sniprintf>
	strcat(tx, appendix); 						// concatenate 'appendix' to 'tx'
 800146e:	f107 0208 	add.w	r2, r7, #8
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4611      	mov	r1, r2
 8001478:	4618      	mov	r0, r3
 800147a:	f005 fd42 	bl	8006f02 <strcat>


	strcat(tx, "#\n");
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ff04 	bl	8000290 <strlen>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	4413      	add	r3, r2
 8001492:	4a11      	ldr	r2, [pc, #68]	; (80014d8 <transmit_SHT45+0xe8>)
 8001494:	8811      	ldrh	r1, [r2, #0]
 8001496:	7892      	ldrb	r2, [r2, #2]
 8001498:	8019      	strh	r1, [r3, #0]
 800149a:	709a      	strb	r2, [r3, #2]

	if(HAL_UART_Transmit(huart, tx, strlen(tx), HAL_MAX_DELAY) != HAL_OK) {
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7fe fef5 	bl	8000290 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	f107 0110 	add.w	r1, r7, #16
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f003 fd80 	bl	8004fb8 <HAL_UART_Transmit>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <transmit_SHT45+0xd2>
		return 1;
 80014be:	2301      	movs	r3, #1
 80014c0:	e000      	b.n	80014c4 <transmit_SHT45+0xd4>
	} else {
		return 0;
 80014c2:	2300      	movs	r3, #0
	}
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3728      	adds	r7, #40	; 0x28
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bdb0      	pop	{r4, r5, r7, pc}
 80014cc:	08009164 	.word	0x08009164
 80014d0:	08009150 	.word	0x08009150
 80014d4:	08009158 	.word	0x08009158
 80014d8:	08009160 	.word	0x08009160

080014dc <broadcast_devices>:
	} else {
		return 0;
	}
}

uint8_t broadcast_devices(UART_HandleTypeDef *huart, volatile uint8_t * devices, volatile uint8_t n_devices) {
 80014dc:	b5b0      	push	{r4, r5, r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	4613      	mov	r3, r2
 80014e8:	71fb      	strb	r3, [r7, #7]
	uint8_t tx[19] = "#s!#0#00#00#00#00#\n";
 80014ea:	4b30      	ldr	r3, [pc, #192]	; (80015ac <broadcast_devices+0xd0>)
 80014ec:	f107 0414 	add.w	r4, r7, #20
 80014f0:	461d      	mov	r5, r3
 80014f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f6:	682b      	ldr	r3, [r5, #0]
 80014f8:	461a      	mov	r2, r3
 80014fa:	8022      	strh	r2, [r4, #0]
 80014fc:	3402      	adds	r4, #2
 80014fe:	0c1b      	lsrs	r3, r3, #16
 8001500:	7023      	strb	r3, [r4, #0]
	uint8_t appendix[4];

	sprintf(tx, "#s!#%d", n_devices);
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	461a      	mov	r2, r3
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	4928      	ldr	r1, [pc, #160]	; (80015b0 <broadcast_devices+0xd4>)
 800150e:	4618      	mov	r0, r3
 8001510:	f005 fc8c 	bl	8006e2c <siprintf>

	for (uint8_t i = 0; i < n_devices; i++) {
 8001514:	2300      	movs	r3, #0
 8001516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800151a:	e019      	b.n	8001550 <broadcast_devices+0x74>

		sprintf(appendix, "#%02X", *(devices + i));	// Set up appendix with device address, format as hex
 800151c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	4413      	add	r3, r2
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	461a      	mov	r2, r3
 800152a:	f107 0310 	add.w	r3, r7, #16
 800152e:	4921      	ldr	r1, [pc, #132]	; (80015b4 <broadcast_devices+0xd8>)
 8001530:	4618      	mov	r0, r3
 8001532:	f005 fc7b 	bl	8006e2c <siprintf>
		strcat(tx, appendix); 						// concatenate 'appendix' to 'tx'
 8001536:	f107 0210 	add.w	r2, r7, #16
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f005 fcde 	bl	8006f02 <strcat>
	for (uint8_t i = 0; i < n_devices; i++) {
 8001546:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800154a:	3301      	adds	r3, #1
 800154c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	b2db      	uxtb	r3, r3
 8001554:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001558:	429a      	cmp	r2, r3
 800155a:	d3df      	bcc.n	800151c <broadcast_devices+0x40>
	}

	strcat(tx, "#\n");
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fe95 	bl	8000290 <strlen>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4413      	add	r3, r2
 8001570:	4a11      	ldr	r2, [pc, #68]	; (80015b8 <broadcast_devices+0xdc>)
 8001572:	8811      	ldrh	r1, [r2, #0]
 8001574:	7892      	ldrb	r2, [r2, #2]
 8001576:	8019      	strh	r1, [r3, #0]
 8001578:	709a      	strb	r2, [r3, #2]

	if(HAL_UART_Transmit(huart, tx, strlen(tx), HAL_MAX_DELAY) != HAL_OK) {
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe fe86 	bl	8000290 <strlen>
 8001584:	4603      	mov	r3, r0
 8001586:	b29a      	uxth	r2, r3
 8001588:	f107 0114 	add.w	r1, r7, #20
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f003 fd11 	bl	8004fb8 <HAL_UART_Transmit>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <broadcast_devices+0xc4>
		return 1;
 800159c:	2301      	movs	r3, #1
 800159e:	e000      	b.n	80015a2 <broadcast_devices+0xc6>
	} else {
		return 0;
 80015a0:	2300      	movs	r3, #0
	}
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3728      	adds	r7, #40	; 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bdb0      	pop	{r4, r5, r7, pc}
 80015aa:	bf00      	nop
 80015ac:	080091a0 	.word	0x080091a0
 80015b0:	08009190 	.word	0x08009190
 80015b4:	08009198 	.word	0x08009198
 80015b8:	08009160 	.word	0x08009160

080015bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <HAL_MspInit+0x44>)
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <HAL_MspInit+0x44>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6193      	str	r3, [r2, #24]
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <HAL_MspInit+0x44>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015da:	4b09      	ldr	r3, [pc, #36]	; (8001600 <HAL_MspInit+0x44>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	4a08      	ldr	r2, [pc, #32]	; (8001600 <HAL_MspInit+0x44>)
 80015e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e4:	61d3      	str	r3, [r2, #28]
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <HAL_MspInit+0x44>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40021000 	.word	0x40021000

08001604 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	; 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a17      	ldr	r2, [pc, #92]	; (8001680 <HAL_I2C_MspInit+0x7c>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d127      	bne.n	8001676 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001626:	4b17      	ldr	r3, [pc, #92]	; (8001684 <HAL_I2C_MspInit+0x80>)
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	4a16      	ldr	r2, [pc, #88]	; (8001684 <HAL_I2C_MspInit+0x80>)
 800162c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001630:	6153      	str	r3, [r2, #20]
 8001632:	4b14      	ldr	r3, [pc, #80]	; (8001684 <HAL_I2C_MspInit+0x80>)
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800163e:	23c0      	movs	r3, #192	; 0xc0
 8001640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001642:	2312      	movs	r3, #18
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800164e:	2304      	movs	r3, #4
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	480b      	ldr	r0, [pc, #44]	; (8001688 <HAL_I2C_MspInit+0x84>)
 800165a:	f000 fc11 	bl	8001e80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_I2C_MspInit+0x80>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a08      	ldr	r2, [pc, #32]	; (8001684 <HAL_I2C_MspInit+0x80>)
 8001664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_I2C_MspInit+0x80>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	; 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40005400 	.word	0x40005400
 8001684:	40021000 	.word	0x40021000
 8001688:	48000400 	.word	0x48000400

0800168c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169c:	d113      	bne.n	80016c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <HAL_TIM_Base_MspInit+0x44>)
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	4a0b      	ldr	r2, [pc, #44]	; (80016d0 <HAL_TIM_Base_MspInit+0x44>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	61d3      	str	r3, [r2, #28]
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_TIM_Base_MspInit+0x44>)
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	201c      	movs	r0, #28
 80016bc:	f000 fb1f 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016c0:	201c      	movs	r0, #28
 80016c2:	f000 fb38 	bl	8001d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000

080016d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	; 0x28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a1c      	ldr	r2, [pc, #112]	; (8001764 <HAL_UART_MspInit+0x90>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d131      	bne.n	800175a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016f6:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <HAL_UART_MspInit+0x94>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a1b      	ldr	r2, [pc, #108]	; (8001768 <HAL_UART_MspInit+0x94>)
 80016fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <HAL_UART_MspInit+0x94>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	4b16      	ldr	r3, [pc, #88]	; (8001768 <HAL_UART_MspInit+0x94>)
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	4a15      	ldr	r2, [pc, #84]	; (8001768 <HAL_UART_MspInit+0x94>)
 8001714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001718:	6153      	str	r3, [r2, #20]
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <HAL_UART_MspInit+0x94>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001726:	f248 0304 	movw	r3, #32772	; 0x8004
 800172a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001738:	2307      	movs	r3, #7
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001746:	f000 fb9b 	bl	8001e80 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	2026      	movs	r0, #38	; 0x26
 8001750:	f000 fad5 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001754:	2026      	movs	r0, #38	; 0x26
 8001756:	f000 faee 	bl	8001d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40004400 	.word	0x40004400
 8001768:	40021000 	.word	0x40021000

0800176c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001770:	e7fe      	b.n	8001770 <NMI_Handler+0x4>

08001772 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001776:	e7fe      	b.n	8001776 <HardFault_Handler+0x4>

08001778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800177c:	e7fe      	b.n	800177c <MemManage_Handler+0x4>

0800177e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001782:	e7fe      	b.n	8001782 <BusFault_Handler+0x4>

08001784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001788:	e7fe      	b.n	8001788 <UsageFault_Handler+0x4>

0800178a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b8:	f000 f95e 	bl	8001a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}

080017c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017c4:	4802      	ldr	r0, [pc, #8]	; (80017d0 <TIM2_IRQHandler+0x10>)
 80017c6:	f003 f80b 	bl	80047e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000244 	.word	0x20000244

080017d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <USART2_IRQHandler+0x10>)
 80017da:	f003 fcbb 	bl	8005154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000290 	.word	0x20000290

080017e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return 1;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <_kill>:

int _kill(int pid, int sig)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001802:	f005 fbd7 	bl	8006fb4 <__errno>
 8001806:	4603      	mov	r3, r0
 8001808:	2216      	movs	r2, #22
 800180a:	601a      	str	r2, [r3, #0]
  return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <_exit>:

void _exit (int status)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001820:	f04f 31ff 	mov.w	r1, #4294967295
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ffe7 	bl	80017f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800182a:	e7fe      	b.n	800182a <_exit+0x12>

0800182c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e00a      	b.n	8001854 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800183e:	f3af 8000 	nop.w
 8001842:	4601      	mov	r1, r0
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	b2ca      	uxtb	r2, r1
 800184c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	dbf0      	blt.n	800183e <_read+0x12>
  }

  return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b086      	sub	sp, #24
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e009      	b.n	800188c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	60ba      	str	r2, [r7, #8]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf1      	blt.n	8001878 <_write+0x12>
  }
  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018c6:	605a      	str	r2, [r3, #4]
  return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <_isatty>:

int _isatty(int file)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	; (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	; (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	; (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	; (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f005 fb3c 	bl	8006fb4 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20003000 	.word	0x20003000
 8001968:	00000400 	.word	0x00000400
 800196c:	2000038c 	.word	0x2000038c
 8001970:	200004e0 	.word	0x200004e0

08001974 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <SystemInit+0x20>)
 800197a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800197e:	4a05      	ldr	r2, [pc, #20]	; (8001994 <SystemInit+0x20>)
 8001980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
                                                    ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019d0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800199c:	f7ff ffea 	bl	8001974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a0:	480c      	ldr	r0, [pc, #48]	; (80019d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80019a2:	490d      	ldr	r1, [pc, #52]	; (80019d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a4:	4a0d      	ldr	r2, [pc, #52]	; (80019dc <LoopForever+0xe>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a8:	e002      	b.n	80019b0 <LoopCopyDataInit>

080019aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ae:	3304      	adds	r3, #4

080019b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b4:	d3f9      	bcc.n	80019aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b6:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019b8:	4c0a      	ldr	r4, [pc, #40]	; (80019e4 <LoopForever+0x16>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019bc:	e001      	b.n	80019c2 <LoopFillZerobss>

080019be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c0:	3204      	adds	r2, #4

080019c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c4:	d3fb      	bcc.n	80019be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019c6:	f005 fafb 	bl	8006fc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ca:	f7ff faa9 	bl	8000f20 <main>

080019ce <LoopForever>:

LoopForever:
    b LoopForever
 80019ce:	e7fe      	b.n	80019ce <LoopForever>
                                                    ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019d0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80019d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019dc:	08009564 	.word	0x08009564
  ldr r2, =_sbss
 80019e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019e4:	200004e0 	.word	0x200004e0

080019e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019e8:	e7fe      	b.n	80019e8 <ADC1_2_IRQHandler>
	...

080019ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_Init+0x28>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a07      	ldr	r2, [pc, #28]	; (8001a14 <HAL_Init+0x28>)
 80019f6:	f043 0310 	orr.w	r3, r3, #16
 80019fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019fc:	2003      	movs	r0, #3
 80019fe:	f000 f973 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f000 f808 	bl	8001a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a08:	f7ff fdd8 	bl	80015bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40022000 	.word	0x40022000

08001a18 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_InitTick+0x54>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_InitTick+0x58>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f999 	bl	8001d6e <HAL_SYSTICK_Config>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e00e      	b.n	8001a64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d80a      	bhi.n	8001a62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f953 	bl	8001cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a58:	4a06      	ldr	r2, [pc, #24]	; (8001a74 <HAL_InitTick+0x5c>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e000      	b.n	8001a64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	20000008 	.word	0x20000008
 8001a74:	20000004 	.word	0x20000004

08001a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_IncTick+0x20>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_IncTick+0x24>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4413      	add	r3, r2
 8001a88:	4a04      	ldr	r2, [pc, #16]	; (8001a9c <HAL_IncTick+0x24>)
 8001a8a:	6013      	str	r3, [r2, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000008 	.word	0x20000008
 8001a9c:	20000390 	.word	0x20000390

08001aa0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <HAL_GetTick+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	20000390 	.word	0x20000390

08001ab8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac0:	f7ff ffee 	bl	8001aa0 <HAL_GetTick>
 8001ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d005      	beq.n	8001ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_Delay+0x44>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001ade:	bf00      	nop
 8001ae0:	f7ff ffde 	bl	8001aa0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d8f7      	bhi.n	8001ae0 <HAL_Delay+0x28>
  {
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000008 	.word	0x20000008

08001b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <__NVIC_SetPriorityGrouping+0x44>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b32:	4a04      	ldr	r2, [pc, #16]	; (8001b44 <__NVIC_SetPriorityGrouping+0x44>)
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	60d3      	str	r3, [r2, #12]
}
 8001b38:	bf00      	nop
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b4c:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <__NVIC_GetPriorityGrouping+0x18>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	0a1b      	lsrs	r3, r3, #8
 8001b52:	f003 0307 	and.w	r3, r3, #7
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	db0b      	blt.n	8001b8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	f003 021f 	and.w	r2, r3, #31
 8001b7c:	4907      	ldr	r1, [pc, #28]	; (8001b9c <__NVIC_EnableIRQ+0x38>)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	095b      	lsrs	r3, r3, #5
 8001b84:	2001      	movs	r0, #1
 8001b86:	fa00 f202 	lsl.w	r2, r0, r2
 8001b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000e100 	.word	0xe000e100

08001ba0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	db12      	blt.n	8001bd8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f003 021f 	and.w	r2, r3, #31
 8001bb8:	490a      	ldr	r1, [pc, #40]	; (8001be4 <__NVIC_DisableIRQ+0x44>)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	095b      	lsrs	r3, r3, #5
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc6:	3320      	adds	r3, #32
 8001bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bcc:	f3bf 8f4f 	dsb	sy
}
 8001bd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bd2:	f3bf 8f6f 	isb	sy
}
 8001bd6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	; (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	; (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	; 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	; 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cb4:	d301      	bcc.n	8001cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e00f      	b.n	8001cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <SysTick_Config+0x40>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc8:	f7ff ff8e 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <SysTick_Config+0x40>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <SysTick_Config+0x40>)
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff05 	bl	8001b00 <__NVIC_SetPriorityGrouping>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d10:	f7ff ff1a 	bl	8001b48 <__NVIC_GetPriorityGrouping>
 8001d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff ff8e 	bl	8001c3c <NVIC_EncodePriority>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff5d 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff0d 	bl	8001b64 <__NVIC_EnableIRQ>
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	4603      	mov	r3, r0
 8001d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff1d 	bl	8001ba0 <__NVIC_DisableIRQ>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff ff94 	bl	8001ca4 <SysTick_Config>
 8001d7c:	4603      	mov	r3, r0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e02e      	b.n	8001df6 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d008      	beq.n	8001db4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2204      	movs	r2, #4
 8001da6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e020      	b.n	8001df6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 020e 	bic.w	r2, r2, #14
 8001dc2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0201 	bic.w	r2, r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ddc:	2101      	movs	r1, #1
 8001dde:	fa01 f202 	lsl.w	r2, r1, r2
 8001de2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d005      	beq.n	8001e24 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2204      	movs	r2, #4
 8001e1c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	e027      	b.n	8001e74 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 020e 	bic.w	r2, r2, #14
 8001e32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e52:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	4798      	blx	r3
    }
  }
  return status;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e8e:	e14e      	b.n	800212e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2101      	movs	r1, #1
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 8140 	beq.w	8002128 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d005      	beq.n	8001ec0 <HAL_GPIO_Init+0x40>
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0303 	and.w	r3, r3, #3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d130      	bne.n	8001f22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	2203      	movs	r2, #3
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4013      	ands	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	091b      	lsrs	r3, r3, #4
 8001f0c:	f003 0201 	and.w	r2, r3, #1
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d017      	beq.n	8001f5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	2203      	movs	r2, #3
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d123      	bne.n	8001fb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	08da      	lsrs	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3208      	adds	r2, #8
 8001f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	220f      	movs	r2, #15
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	08da      	lsrs	r2, r3, #3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3208      	adds	r2, #8
 8001fac:	6939      	ldr	r1, [r7, #16]
 8001fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 0203 	and.w	r2, r3, #3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 809a 	beq.w	8002128 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff4:	4b55      	ldr	r3, [pc, #340]	; (800214c <HAL_GPIO_Init+0x2cc>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	4a54      	ldr	r2, [pc, #336]	; (800214c <HAL_GPIO_Init+0x2cc>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6193      	str	r3, [r2, #24]
 8002000:	4b52      	ldr	r3, [pc, #328]	; (800214c <HAL_GPIO_Init+0x2cc>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800200c:	4a50      	ldr	r2, [pc, #320]	; (8002150 <HAL_GPIO_Init+0x2d0>)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	220f      	movs	r2, #15
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002036:	d013      	beq.n	8002060 <HAL_GPIO_Init+0x1e0>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a46      	ldr	r2, [pc, #280]	; (8002154 <HAL_GPIO_Init+0x2d4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d00d      	beq.n	800205c <HAL_GPIO_Init+0x1dc>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a45      	ldr	r2, [pc, #276]	; (8002158 <HAL_GPIO_Init+0x2d8>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d007      	beq.n	8002058 <HAL_GPIO_Init+0x1d8>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a44      	ldr	r2, [pc, #272]	; (800215c <HAL_GPIO_Init+0x2dc>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d101      	bne.n	8002054 <HAL_GPIO_Init+0x1d4>
 8002050:	2303      	movs	r3, #3
 8002052:	e006      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 8002054:	2305      	movs	r3, #5
 8002056:	e004      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 8002058:	2302      	movs	r3, #2
 800205a:	e002      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 8002060:	2300      	movs	r3, #0
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	f002 0203 	and.w	r2, r2, #3
 8002068:	0092      	lsls	r2, r2, #2
 800206a:	4093      	lsls	r3, r2
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4313      	orrs	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002072:	4937      	ldr	r1, [pc, #220]	; (8002150 <HAL_GPIO_Init+0x2d0>)
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	3302      	adds	r3, #2
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002080:	4b37      	ldr	r3, [pc, #220]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	43db      	mvns	r3, r3
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020a4:	4a2e      	ldr	r2, [pc, #184]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020aa:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	43db      	mvns	r3, r3
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4013      	ands	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020ce:	4a24      	ldr	r2, [pc, #144]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020d4:	4b22      	ldr	r3, [pc, #136]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	43db      	mvns	r3, r3
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020f8:	4a19      	ldr	r2, [pc, #100]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	43db      	mvns	r3, r3
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4013      	ands	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4313      	orrs	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	3301      	adds	r3, #1
 800212c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	fa22 f303 	lsr.w	r3, r2, r3
 8002138:	2b00      	cmp	r3, #0
 800213a:	f47f aea9 	bne.w	8001e90 <HAL_GPIO_Init+0x10>
  }
}
 800213e:	bf00      	nop
 8002140:	bf00      	nop
 8002142:	371c      	adds	r7, #28
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	40021000 	.word	0x40021000
 8002150:	40010000 	.word	0x40010000
 8002154:	48000400 	.word	0x48000400
 8002158:	48000800 	.word	0x48000800
 800215c:	48000c00 	.word	0x48000c00
 8002160:	40010400 	.word	0x40010400

08002164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
 8002170:	4613      	mov	r3, r2
 8002172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002174:	787b      	ldrb	r3, [r7, #1]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800217a:	887a      	ldrh	r2, [r7, #2]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002180:	e002      	b.n	8002188 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002182:	887a      	ldrh	r2, [r7, #2]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021a6:	887a      	ldrh	r2, [r7, #2]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4013      	ands	r3, r2
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	43d9      	mvns	r1, r3
 80021b2:	887b      	ldrh	r3, [r7, #2]
 80021b4:	400b      	ands	r3, r1
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	619a      	str	r2, [r3, #24]
}
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e08d      	b.n	80022f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d106      	bne.n	80021f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff fa08 	bl	8001604 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2224      	movs	r2, #36	; 0x24
 80021f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002218:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002228:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d107      	bne.n	8002242 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	e006      	b.n	8002250 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800224e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d108      	bne.n	800226a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002266:	605a      	str	r2, [r3, #4]
 8002268:	e007      	b.n	800227a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002278:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800228c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800229c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	695b      	ldr	r3, [r3, #20]
 80022a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69d9      	ldr	r1, [r3, #28]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a1a      	ldr	r2, [r3, #32]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2220      	movs	r2, #32
 80022e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af02      	add	r7, sp, #8
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	461a      	mov	r2, r3
 800230c:	460b      	mov	r3, r1
 800230e:	817b      	strh	r3, [r7, #10]
 8002310:	4613      	mov	r3, r2
 8002312:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b20      	cmp	r3, #32
 800231e:	f040 80fd 	bne.w	800251c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_I2C_Master_Transmit+0x30>
 800232c:	2302      	movs	r3, #2
 800232e:	e0f6      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002338:	f7ff fbb2 	bl	8001aa0 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	2319      	movs	r3, #25
 8002344:	2201      	movs	r2, #1
 8002346:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 faf6 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e0e1      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2221      	movs	r2, #33	; 0x21
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2210      	movs	r2, #16
 8002366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	893a      	ldrh	r2, [r7, #8]
 800237a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002386:	b29b      	uxth	r3, r3
 8002388:	2bff      	cmp	r3, #255	; 0xff
 800238a:	d906      	bls.n	800239a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	22ff      	movs	r2, #255	; 0xff
 8002390:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002392:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	e007      	b.n	80023aa <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80023a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023a8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d024      	beq.n	80023fc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b6:	781a      	ldrb	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	3301      	adds	r3, #1
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	8979      	ldrh	r1, [r7, #10]
 80023ee:	4b4e      	ldr	r3, [pc, #312]	; (8002528 <HAL_I2C_Master_Transmit+0x228>)
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 fcf1 	bl	8002ddc <I2C_TransferConfig>
 80023fa:	e066      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002400:	b2da      	uxtb	r2, r3
 8002402:	8979      	ldrh	r1, [r7, #10]
 8002404:	4b48      	ldr	r3, [pc, #288]	; (8002528 <HAL_I2C_Master_Transmit+0x228>)
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 fce6 	bl	8002ddc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002410:	e05b      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	6a39      	ldr	r1, [r7, #32]
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 fae9 	bl	80029ee <I2C_WaitOnTXISFlagUntilTimeout>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e07b      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	781a      	ldrb	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002440:	b29b      	uxth	r3, r3
 8002442:	3b01      	subs	r3, #1
 8002444:	b29a      	uxth	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800245a:	b29b      	uxth	r3, r3
 800245c:	2b00      	cmp	r3, #0
 800245e:	d034      	beq.n	80024ca <HAL_I2C_Master_Transmit+0x1ca>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002464:	2b00      	cmp	r3, #0
 8002466:	d130      	bne.n	80024ca <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	2200      	movs	r2, #0
 8002470:	2180      	movs	r1, #128	; 0x80
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 fa62 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e04d      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002486:	b29b      	uxth	r3, r3
 8002488:	2bff      	cmp	r3, #255	; 0xff
 800248a:	d90e      	bls.n	80024aa <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	22ff      	movs	r2, #255	; 0xff
 8002490:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002496:	b2da      	uxtb	r2, r3
 8002498:	8979      	ldrh	r1, [r7, #10]
 800249a:	2300      	movs	r3, #0
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 fc9a 	bl	8002ddc <I2C_TransferConfig>
 80024a8:	e00f      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	8979      	ldrh	r1, [r7, #10]
 80024bc:	2300      	movs	r3, #0
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 fc89 	bl	8002ddc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d19e      	bne.n	8002412 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	6a39      	ldr	r1, [r7, #32]
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f000 facf 	bl	8002a7c <I2C_WaitOnSTOPFlagUntilTimeout>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e01a      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2220      	movs	r2, #32
 80024ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6859      	ldr	r1, [r3, #4]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	4b0c      	ldr	r3, [pc, #48]	; (800252c <HAL_I2C_Master_Transmit+0x22c>)
 80024fc:	400b      	ands	r3, r1
 80024fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	e000      	b.n	800251e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800251c:	2302      	movs	r3, #2
  }
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	80002000 	.word	0x80002000
 800252c:	fe00e800 	.word	0xfe00e800

08002530 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b088      	sub	sp, #32
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	607a      	str	r2, [r7, #4]
 800253a:	461a      	mov	r2, r3
 800253c:	460b      	mov	r3, r1
 800253e:	817b      	strh	r3, [r7, #10]
 8002540:	4613      	mov	r3, r2
 8002542:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b20      	cmp	r3, #32
 800254e:	f040 80db 	bne.w	8002708 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002558:	2b01      	cmp	r3, #1
 800255a:	d101      	bne.n	8002560 <HAL_I2C_Master_Receive+0x30>
 800255c:	2302      	movs	r3, #2
 800255e:	e0d4      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002568:	f7ff fa9a 	bl	8001aa0 <HAL_GetTick>
 800256c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2319      	movs	r3, #25
 8002574:	2201      	movs	r2, #1
 8002576:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 f9de 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e0bf      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2222      	movs	r2, #34	; 0x22
 800258e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2210      	movs	r2, #16
 8002596:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	893a      	ldrh	r2, [r7, #8]
 80025aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	2bff      	cmp	r3, #255	; 0xff
 80025ba:	d90e      	bls.n	80025da <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2201      	movs	r2, #1
 80025c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	8979      	ldrh	r1, [r7, #10]
 80025ca:	4b52      	ldr	r3, [pc, #328]	; (8002714 <HAL_I2C_Master_Receive+0x1e4>)
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 fc02 	bl	8002ddc <I2C_TransferConfig>
 80025d8:	e06d      	b.n	80026b6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025de:	b29a      	uxth	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	8979      	ldrh	r1, [r7, #10]
 80025ec:	4b49      	ldr	r3, [pc, #292]	; (8002714 <HAL_I2C_Master_Receive+0x1e4>)
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	f000 fbf1 	bl	8002ddc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80025fa:	e05c      	b.n	80026b6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	6a39      	ldr	r1, [r7, #32]
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 fa7f 	bl	8002b04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e07c      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	1c5a      	adds	r2, r3, #1
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262c:	3b01      	subs	r3, #1
 800262e:	b29a      	uxth	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002638:	b29b      	uxth	r3, r3
 800263a:	3b01      	subs	r3, #1
 800263c:	b29a      	uxth	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002646:	b29b      	uxth	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	d034      	beq.n	80026b6 <HAL_I2C_Master_Receive+0x186>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	2b00      	cmp	r3, #0
 8002652:	d130      	bne.n	80026b6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	2200      	movs	r2, #0
 800265c:	2180      	movs	r1, #128	; 0x80
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 f96c 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e04d      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002672:	b29b      	uxth	r3, r3
 8002674:	2bff      	cmp	r3, #255	; 0xff
 8002676:	d90e      	bls.n	8002696 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	22ff      	movs	r2, #255	; 0xff
 800267c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002682:	b2da      	uxtb	r2, r3
 8002684:	8979      	ldrh	r1, [r7, #10]
 8002686:	2300      	movs	r3, #0
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 fba4 	bl	8002ddc <I2C_TransferConfig>
 8002694:	e00f      	b.n	80026b6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	8979      	ldrh	r1, [r7, #10]
 80026a8:	2300      	movs	r3, #0
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 fb93 	bl	8002ddc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d19d      	bne.n	80025fc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	6a39      	ldr	r1, [r7, #32]
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 f9d9 	bl	8002a7c <I2C_WaitOnSTOPFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e01a      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2220      	movs	r2, #32
 80026da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6859      	ldr	r1, [r3, #4]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	4b0c      	ldr	r3, [pc, #48]	; (8002718 <HAL_I2C_Master_Receive+0x1e8>)
 80026e8:	400b      	ands	r3, r1
 80026ea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002704:	2300      	movs	r3, #0
 8002706:	e000      	b.n	800270a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002708:	2302      	movs	r3, #2
  }
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	80002400 	.word	0x80002400
 8002718:	fe00e800 	.word	0xfe00e800

0800271c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	; 0x28
 8002720:	af02      	add	r7, sp, #8
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	460b      	mov	r3, r1
 800272a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b20      	cmp	r3, #32
 800273a:	f040 80d6 	bne.w	80028ea <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800274c:	d101      	bne.n	8002752 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800274e:	2302      	movs	r3, #2
 8002750:	e0cc      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_I2C_IsDeviceReady+0x44>
 800275c:	2302      	movs	r3, #2
 800275e:	e0c5      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2224      	movs	r2, #36	; 0x24
 800276c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d107      	bne.n	800278e <HAL_I2C_IsDeviceReady+0x72>
 800277e:	897b      	ldrh	r3, [r7, #10]
 8002780:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002784:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002788:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800278c:	e006      	b.n	800279c <HAL_I2C_IsDeviceReady+0x80>
 800278e:	897b      	ldrh	r3, [r7, #10]
 8002790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002794:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002798:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80027a2:	f7ff f97d 	bl	8001aa0 <HAL_GetTick>
 80027a6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	f003 0320 	and.w	r3, r3, #32
 80027b2:	2b20      	cmp	r3, #32
 80027b4:	bf0c      	ite	eq
 80027b6:	2301      	moveq	r3, #1
 80027b8:	2300      	movne	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b10      	cmp	r3, #16
 80027ca:	bf0c      	ite	eq
 80027cc:	2301      	moveq	r3, #1
 80027ce:	2300      	movne	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80027d4:	e034      	b.n	8002840 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027dc:	d01a      	beq.n	8002814 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027de:	f7ff f95f 	bl	8001aa0 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d302      	bcc.n	80027f4 <HAL_I2C_IsDeviceReady+0xd8>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10f      	bne.n	8002814 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	f043 0220 	orr.w	r2, r3, #32
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e06b      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b20      	cmp	r3, #32
 8002820:	bf0c      	ite	eq
 8002822:	2301      	moveq	r3, #1
 8002824:	2300      	movne	r3, #0
 8002826:	b2db      	uxtb	r3, r3
 8002828:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	2b10      	cmp	r3, #16
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002840:	7ffb      	ldrb	r3, [r7, #31]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d102      	bne.n	800284c <HAL_I2C_IsDeviceReady+0x130>
 8002846:	7fbb      	ldrb	r3, [r7, #30]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0c4      	beq.n	80027d6 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b10      	cmp	r3, #16
 8002858:	d01a      	beq.n	8002890 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	2200      	movs	r2, #0
 8002862:	2120      	movs	r1, #32
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f000 f869 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e03b      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2220      	movs	r2, #32
 800287a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	e02d      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	2200      	movs	r2, #0
 8002898:	2120      	movs	r1, #32
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f84e 	bl	800293c <I2C_WaitOnFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e020      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2210      	movs	r2, #16
 80028b0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2220      	movs	r2, #32
 80028b8:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	3301      	adds	r3, #1
 80028be:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	f63f af56 	bhi.w	8002776 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	f043 0220 	orr.w	r2, r3, #32
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
  }
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3720      	adds	r7, #32
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b02      	cmp	r3, #2
 8002908:	d103      	bne.n	8002912 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2200      	movs	r2, #0
 8002910:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d007      	beq.n	8002930 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0201 	orr.w	r2, r2, #1
 800292e:	619a      	str	r2, [r3, #24]
  }
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	4613      	mov	r3, r2
 800294a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800294c:	e03b      	b.n	80029c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	6839      	ldr	r1, [r7, #0]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f962 	bl	8002c1c <I2C_IsErrorOccurred>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e041      	b.n	80029e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002968:	d02d      	beq.n	80029c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800296a:	f7ff f899 	bl	8001aa0 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d302      	bcc.n	8002980 <I2C_WaitOnFlagUntilTimeout+0x44>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d122      	bne.n	80029c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	4013      	ands	r3, r2
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	429a      	cmp	r2, r3
 800298e:	bf0c      	ite	eq
 8002990:	2301      	moveq	r3, #1
 8002992:	2300      	movne	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	461a      	mov	r2, r3
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	429a      	cmp	r2, r3
 800299c:	d113      	bne.n	80029c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a2:	f043 0220 	orr.w	r2, r3, #32
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00f      	b.n	80029e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699a      	ldr	r2, [r3, #24]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	4013      	ands	r3, r2
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	bf0c      	ite	eq
 80029d6:	2301      	moveq	r3, #1
 80029d8:	2300      	movne	r3, #0
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d0b4      	beq.n	800294e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b084      	sub	sp, #16
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	60f8      	str	r0, [r7, #12]
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029fa:	e033      	b.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	68b9      	ldr	r1, [r7, #8]
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f000 f90b 	bl	8002c1c <I2C_IsErrorOccurred>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e031      	b.n	8002a74 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a16:	d025      	beq.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a18:	f7ff f842 	bl	8001aa0 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d302      	bcc.n	8002a2e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d11a      	bne.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d013      	beq.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e007      	b.n	8002a74 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d1c4      	bne.n	80029fc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a88:	e02f      	b.n	8002aea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68b9      	ldr	r1, [r7, #8]
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f8c4 	bl	8002c1c <I2C_IsErrorOccurred>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e02d      	b.n	8002afa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a9e:	f7fe ffff 	bl	8001aa0 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d302      	bcc.n	8002ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d11a      	bne.n	8002aea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	d013      	beq.n	8002aea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac6:	f043 0220 	orr.w	r2, r3, #32
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e007      	b.n	8002afa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b20      	cmp	r3, #32
 8002af6:	d1c8      	bne.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002b14:	e071      	b.n	8002bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 f87e 	bl	8002c1c <I2C_IsErrorOccurred>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0320 	and.w	r3, r3, #32
 8002b34:	2b20      	cmp	r3, #32
 8002b36:	d13b      	bne.n	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002b38:	7dfb      	ldrb	r3, [r7, #23]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d138      	bne.n	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d105      	bne.n	8002b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f003 0310 	and.w	r3, r3, #16
 8002b62:	2b10      	cmp	r3, #16
 8002b64:	d121      	bne.n	8002baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2210      	movs	r2, #16
 8002b6c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2204      	movs	r2, #4
 8002b72:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6859      	ldr	r1, [r3, #4]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	4b24      	ldr	r3, [pc, #144]	; (8002c18 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002b88:	400b      	ands	r3, r1
 8002b8a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	75fb      	strb	r3, [r7, #23]
 8002ba8:	e002      	b.n	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002bb0:	f7fe ff76 	bl	8001aa0 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d302      	bcc.n	8002bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d119      	bne.n	8002bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002bc6:	7dfb      	ldrb	r3, [r7, #23]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d116      	bne.n	8002bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d00f      	beq.n	8002bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f043 0220 	orr.w	r2, r3, #32
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2220      	movs	r2, #32
 8002bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d002      	beq.n	8002c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002c08:	7dfb      	ldrb	r3, [r7, #23]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d083      	beq.n	8002b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	fe00e800 	.word	0xfe00e800

08002c1c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08a      	sub	sp, #40	; 0x28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	f003 0310 	and.w	r3, r3, #16
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d068      	beq.n	8002d1a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2210      	movs	r2, #16
 8002c4e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c50:	e049      	b.n	8002ce6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c58:	d045      	beq.n	8002ce6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c5a:	f7fe ff21 	bl	8001aa0 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d302      	bcc.n	8002c70 <I2C_IsErrorOccurred+0x54>
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d13a      	bne.n	8002ce6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c7a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c82:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c92:	d121      	bne.n	8002cd8 <I2C_IsErrorOccurred+0xbc>
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c9a:	d01d      	beq.n	8002cd8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b20      	cmp	r3, #32
 8002ca0:	d01a      	beq.n	8002cd8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cb0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cb2:	f7fe fef5 	bl	8001aa0 <HAL_GetTick>
 8002cb6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cb8:	e00e      	b.n	8002cd8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cba:	f7fe fef1 	bl	8001aa0 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b19      	cmp	r3, #25
 8002cc6:	d907      	bls.n	8002cd8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	f043 0320 	orr.w	r3, r3, #32
 8002cce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002cd6:	e006      	b.n	8002ce6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	f003 0320 	and.w	r3, r3, #32
 8002ce2:	2b20      	cmp	r3, #32
 8002ce4:	d1e9      	bne.n	8002cba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f003 0320 	and.w	r3, r3, #32
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d003      	beq.n	8002cfc <I2C_IsErrorOccurred+0xe0>
 8002cf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0aa      	beq.n	8002c52 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d103      	bne.n	8002d0c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	f043 0304 	orr.w	r3, r3, #4
 8002d12:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00b      	beq.n	8002d44 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d2c:	6a3b      	ldr	r3, [r7, #32]
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00b      	beq.n	8002d66 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	f043 0308 	orr.w	r3, r3, #8
 8002d54:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00b      	beq.n	8002d88 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	f043 0302 	orr.w	r3, r3, #2
 8002d76:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d01c      	beq.n	8002dca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f7ff fdaf 	bl	80028f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6859      	ldr	r1, [r3, #4]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <I2C_IsErrorOccurred+0x1bc>)
 8002da2:	400b      	ands	r3, r1
 8002da4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	431a      	orrs	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002dca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3728      	adds	r7, #40	; 0x28
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	fe00e800 	.word	0xfe00e800

08002ddc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	607b      	str	r3, [r7, #4]
 8002de6:	460b      	mov	r3, r1
 8002de8:	817b      	strh	r3, [r7, #10]
 8002dea:	4613      	mov	r3, r2
 8002dec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dee:	897b      	ldrh	r3, [r7, #10]
 8002df0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002df4:	7a7b      	ldrb	r3, [r7, #9]
 8002df6:	041b      	lsls	r3, r3, #16
 8002df8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dfc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e02:	6a3b      	ldr	r3, [r7, #32]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	0d5b      	lsrs	r3, r3, #21
 8002e16:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002e1a:	4b08      	ldr	r3, [pc, #32]	; (8002e3c <I2C_TransferConfig+0x60>)
 8002e1c:	430b      	orrs	r3, r1
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	ea02 0103 	and.w	r1, r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e2e:	bf00      	nop
 8002e30:	371c      	adds	r7, #28
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	03ff63ff 	.word	0x03ff63ff

08002e40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	d138      	bne.n	8002ec8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e032      	b.n	8002eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2224      	movs	r2, #36	; 0x24
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0201 	bic.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6819      	ldr	r1, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 0201 	orr.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e000      	b.n	8002eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
  }
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b085      	sub	sp, #20
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
 8002ede:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d139      	bne.n	8002f60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e033      	b.n	8002f62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2224      	movs	r2, #36	; 0x24
 8002f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0201 	bic.w	r2, r2, #1
 8002f18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	021b      	lsls	r3, r3, #8
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e000      	b.n	8002f62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f60:	2302      	movs	r3, #2
  }
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
	...

08002f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d102      	bne.n	8002f96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	f001 b823 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 817d 	beq.w	80032a6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002fac:	4bbc      	ldr	r3, [pc, #752]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b04      	cmp	r3, #4
 8002fb6:	d00c      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fb8:	4bb9      	ldr	r3, [pc, #740]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 030c 	and.w	r3, r3, #12
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d15c      	bne.n	800307e <HAL_RCC_OscConfig+0x10e>
 8002fc4:	4bb6      	ldr	r3, [pc, #728]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd0:	d155      	bne.n	800307e <HAL_RCC_OscConfig+0x10e>
 8002fd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fd6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002fe6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fea:	fab3 f383 	clz	r3, r3
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d102      	bne.n	8003004 <HAL_RCC_OscConfig+0x94>
 8002ffe:	4ba8      	ldr	r3, [pc, #672]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	e015      	b.n	8003030 <HAL_RCC_OscConfig+0xc0>
 8003004:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003008:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003010:	fa93 f3a3 	rbit	r3, r3
 8003014:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003018:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800301c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003020:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800302c:	4b9c      	ldr	r3, [pc, #624]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003034:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003038:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800303c:	fa92 f2a2 	rbit	r2, r2
 8003040:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003044:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	f002 021f 	and.w	r2, r2, #31
 8003058:	2101      	movs	r1, #1
 800305a:	fa01 f202 	lsl.w	r2, r1, r2
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 811f 	beq.w	80032a4 <HAL_RCC_OscConfig+0x334>
 8003066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	f040 8116 	bne.w	80032a4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	f000 bfaf 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800307e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003082:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800308e:	d106      	bne.n	800309e <HAL_RCC_OscConfig+0x12e>
 8003090:	4b83      	ldr	r3, [pc, #524]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a82      	ldr	r2, [pc, #520]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	e036      	b.n	800310c <HAL_RCC_OscConfig+0x19c>
 800309e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x158>
 80030ae:	4b7c      	ldr	r3, [pc, #496]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a7b      	ldr	r2, [pc, #492]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	4b79      	ldr	r3, [pc, #484]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a78      	ldr	r2, [pc, #480]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e021      	b.n	800310c <HAL_RCC_OscConfig+0x19c>
 80030c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030d8:	d10c      	bne.n	80030f4 <HAL_RCC_OscConfig+0x184>
 80030da:	4b71      	ldr	r3, [pc, #452]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a70      	ldr	r2, [pc, #448]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	4b6e      	ldr	r3, [pc, #440]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a6d      	ldr	r2, [pc, #436]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f0:	6013      	str	r3, [r2, #0]
 80030f2:	e00b      	b.n	800310c <HAL_RCC_OscConfig+0x19c>
 80030f4:	4b6a      	ldr	r3, [pc, #424]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a69      	ldr	r2, [pc, #420]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80030fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	4b67      	ldr	r3, [pc, #412]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a66      	ldr	r2, [pc, #408]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003106:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800310a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800310c:	4b64      	ldr	r3, [pc, #400]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	f023 020f 	bic.w	r2, r3, #15
 8003114:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003118:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	495f      	ldr	r1, [pc, #380]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003122:	4313      	orrs	r3, r2
 8003124:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800312a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d059      	beq.n	80031ea <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003136:	f7fe fcb3 	bl	8001aa0 <HAL_GetTick>
 800313a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313e:	e00a      	b.n	8003156 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003140:	f7fe fcae 	bl	8001aa0 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b64      	cmp	r3, #100	; 0x64
 800314e:	d902      	bls.n	8003156 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	f000 bf43 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003156:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800315a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003162:	fa93 f3a3 	rbit	r3, r3
 8003166:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800316a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	fab3 f383 	clz	r3, r3
 8003172:	b2db      	uxtb	r3, r3
 8003174:	095b      	lsrs	r3, r3, #5
 8003176:	b2db      	uxtb	r3, r3
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b01      	cmp	r3, #1
 8003180:	d102      	bne.n	8003188 <HAL_RCC_OscConfig+0x218>
 8003182:	4b47      	ldr	r3, [pc, #284]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	e015      	b.n	80031b4 <HAL_RCC_OscConfig+0x244>
 8003188:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800318c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003194:	fa93 f3a3 	rbit	r3, r3
 8003198:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800319c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031a0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80031a4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80031b0:	4b3b      	ldr	r3, [pc, #236]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031b8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80031bc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80031c0:	fa92 f2a2 	rbit	r2, r2
 80031c4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80031c8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80031cc:	fab2 f282 	clz	r2, r2
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	f042 0220 	orr.w	r2, r2, #32
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	f002 021f 	and.w	r2, r2, #31
 80031dc:	2101      	movs	r1, #1
 80031de:	fa01 f202 	lsl.w	r2, r1, r2
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0ab      	beq.n	8003140 <HAL_RCC_OscConfig+0x1d0>
 80031e8:	e05d      	b.n	80032a6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ea:	f7fe fc59 	bl	8001aa0 <HAL_GetTick>
 80031ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f2:	e00a      	b.n	800320a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031f4:	f7fe fc54 	bl	8001aa0 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b64      	cmp	r3, #100	; 0x64
 8003202:	d902      	bls.n	800320a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	f000 bee9 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 800320a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800320e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003212:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003216:	fa93 f3a3 	rbit	r3, r3
 800321a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800321e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003222:	fab3 f383 	clz	r3, r3
 8003226:	b2db      	uxtb	r3, r3
 8003228:	095b      	lsrs	r3, r3, #5
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_RCC_OscConfig+0x2cc>
 8003236:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	e015      	b.n	8003268 <HAL_RCC_OscConfig+0x2f8>
 800323c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003240:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003248:	fa93 f3a3 	rbit	r3, r3
 800324c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003250:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003254:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003258:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003264:	4b0e      	ldr	r3, [pc, #56]	; (80032a0 <HAL_RCC_OscConfig+0x330>)
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800326c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003270:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003274:	fa92 f2a2 	rbit	r2, r2
 8003278:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800327c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003280:	fab2 f282 	clz	r2, r2
 8003284:	b2d2      	uxtb	r2, r2
 8003286:	f042 0220 	orr.w	r2, r2, #32
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	f002 021f 	and.w	r2, r2, #31
 8003290:	2101      	movs	r1, #1
 8003292:	fa01 f202 	lsl.w	r2, r1, r2
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1ab      	bne.n	80031f4 <HAL_RCC_OscConfig+0x284>
 800329c:	e003      	b.n	80032a6 <HAL_RCC_OscConfig+0x336>
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 817d 	beq.w	80035b6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80032bc:	4ba6      	ldr	r3, [pc, #664]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f003 030c 	and.w	r3, r3, #12
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00b      	beq.n	80032e0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80032c8:	4ba3      	ldr	r3, [pc, #652]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f003 030c 	and.w	r3, r3, #12
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d172      	bne.n	80033ba <HAL_RCC_OscConfig+0x44a>
 80032d4:	4ba0      	ldr	r3, [pc, #640]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d16c      	bne.n	80033ba <HAL_RCC_OscConfig+0x44a>
 80032e0:	2302      	movs	r3, #2
 80032e2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80032ea:	fa93 f3a3 	rbit	r3, r3
 80032ee:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80032f2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	fab3 f383 	clz	r3, r3
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	095b      	lsrs	r3, r3, #5
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b01      	cmp	r3, #1
 8003308:	d102      	bne.n	8003310 <HAL_RCC_OscConfig+0x3a0>
 800330a:	4b93      	ldr	r3, [pc, #588]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	e013      	b.n	8003338 <HAL_RCC_OscConfig+0x3c8>
 8003310:	2302      	movs	r3, #2
 8003312:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003316:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800331a:	fa93 f3a3 	rbit	r3, r3
 800331e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003322:	2302      	movs	r3, #2
 8003324:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003328:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800332c:	fa93 f3a3 	rbit	r3, r3
 8003330:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003334:	4b88      	ldr	r3, [pc, #544]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	2202      	movs	r2, #2
 800333a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800333e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003342:	fa92 f2a2 	rbit	r2, r2
 8003346:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800334a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800334e:	fab2 f282 	clz	r2, r2
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	f042 0220 	orr.w	r2, r2, #32
 8003358:	b2d2      	uxtb	r2, r2
 800335a:	f002 021f 	and.w	r2, r2, #31
 800335e:	2101      	movs	r1, #1
 8003360:	fa01 f202 	lsl.w	r2, r1, r2
 8003364:	4013      	ands	r3, r2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00a      	beq.n	8003380 <HAL_RCC_OscConfig+0x410>
 800336a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d002      	beq.n	8003380 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	f000 be2e 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003380:	4b75      	ldr	r3, [pc, #468]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003388:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800338c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	21f8      	movs	r1, #248	; 0xf8
 8003396:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800339e:	fa91 f1a1 	rbit	r1, r1
 80033a2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80033a6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80033aa:	fab1 f181 	clz	r1, r1
 80033ae:	b2c9      	uxtb	r1, r1
 80033b0:	408b      	lsls	r3, r1
 80033b2:	4969      	ldr	r1, [pc, #420]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033b8:	e0fd      	b.n	80035b6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f000 8088 	beq.w	80034dc <HAL_RCC_OscConfig+0x56c>
 80033cc:	2301      	movs	r3, #1
 80033ce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80033d6:	fa93 f3a3 	rbit	r3, r3
 80033da:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80033de:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033e2:	fab3 f383 	clz	r3, r3
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	461a      	mov	r2, r3
 80033f4:	2301      	movs	r3, #1
 80033f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f8:	f7fe fb52 	bl	8001aa0 <HAL_GetTick>
 80033fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003400:	e00a      	b.n	8003418 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003402:	f7fe fb4d 	bl	8001aa0 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d902      	bls.n	8003418 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	f000 bde2 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003418:	2302      	movs	r3, #2
 800341a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800342a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	095b      	lsrs	r3, r3, #5
 8003436:	b2db      	uxtb	r3, r3
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b01      	cmp	r3, #1
 8003440:	d102      	bne.n	8003448 <HAL_RCC_OscConfig+0x4d8>
 8003442:	4b45      	ldr	r3, [pc, #276]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	e013      	b.n	8003470 <HAL_RCC_OscConfig+0x500>
 8003448:	2302      	movs	r3, #2
 800344a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800345a:	2302      	movs	r3, #2
 800345c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003460:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800346c:	4b3a      	ldr	r3, [pc, #232]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	2202      	movs	r2, #2
 8003472:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003476:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800347a:	fa92 f2a2 	rbit	r2, r2
 800347e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003482:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003486:	fab2 f282 	clz	r2, r2
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	f042 0220 	orr.w	r2, r2, #32
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	f002 021f 	and.w	r2, r2, #31
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f202 	lsl.w	r2, r1, r2
 800349c:	4013      	ands	r3, r2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d0af      	beq.n	8003402 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a2:	4b2d      	ldr	r3, [pc, #180]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	21f8      	movs	r1, #248	; 0xf8
 80034b8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034bc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80034c0:	fa91 f1a1 	rbit	r1, r1
 80034c4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80034c8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80034cc:	fab1 f181 	clz	r1, r1
 80034d0:	b2c9      	uxtb	r1, r1
 80034d2:	408b      	lsls	r3, r1
 80034d4:	4920      	ldr	r1, [pc, #128]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	600b      	str	r3, [r1, #0]
 80034da:	e06c      	b.n	80035b6 <HAL_RCC_OscConfig+0x646>
 80034dc:	2301      	movs	r3, #1
 80034de:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80034ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	461a      	mov	r2, r3
 8003504:	2300      	movs	r3, #0
 8003506:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003508:	f7fe faca 	bl	8001aa0 <HAL_GetTick>
 800350c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003510:	e00a      	b.n	8003528 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003512:	f7fe fac5 	bl	8001aa0 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d902      	bls.n	8003528 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	f000 bd5a 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003528:	2302      	movs	r3, #2
 800352a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800353a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	095b      	lsrs	r3, r3, #5
 8003546:	b2db      	uxtb	r3, r3
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b01      	cmp	r3, #1
 8003550:	d104      	bne.n	800355c <HAL_RCC_OscConfig+0x5ec>
 8003552:	4b01      	ldr	r3, [pc, #4]	; (8003558 <HAL_RCC_OscConfig+0x5e8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	e015      	b.n	8003584 <HAL_RCC_OscConfig+0x614>
 8003558:	40021000 	.word	0x40021000
 800355c:	2302      	movs	r3, #2
 800355e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003566:	fa93 f3a3 	rbit	r3, r3
 800356a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800356e:	2302      	movs	r3, #2
 8003570:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003574:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003578:	fa93 f3a3 	rbit	r3, r3
 800357c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003580:	4bc8      	ldr	r3, [pc, #800]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	2202      	movs	r2, #2
 8003586:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800358a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800358e:	fa92 f2a2 	rbit	r2, r2
 8003592:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003596:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800359a:	fab2 f282 	clz	r2, r2
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	f042 0220 	orr.w	r2, r2, #32
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	f002 021f 	and.w	r2, r2, #31
 80035aa:	2101      	movs	r1, #1
 80035ac:	fa01 f202 	lsl.w	r2, r1, r2
 80035b0:	4013      	ands	r3, r2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ad      	bne.n	8003512 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 8110 	beq.w	80037ec <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d079      	beq.n	80036d0 <HAL_RCC_OscConfig+0x760>
 80035dc:	2301      	movs	r3, #1
 80035de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80035e6:	fa93 f3a3 	rbit	r3, r3
 80035ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80035ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035f2:	fab3 f383 	clz	r3, r3
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	461a      	mov	r2, r3
 80035fa:	4bab      	ldr	r3, [pc, #684]	; (80038a8 <HAL_RCC_OscConfig+0x938>)
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	461a      	mov	r2, r3
 8003602:	2301      	movs	r3, #1
 8003604:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003606:	f7fe fa4b 	bl	8001aa0 <HAL_GetTick>
 800360a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800360e:	e00a      	b.n	8003626 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003610:	f7fe fa46 	bl	8001aa0 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d902      	bls.n	8003626 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	f000 bcdb 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003626:	2302      	movs	r3, #2
 8003628:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003630:	fa93 f3a3 	rbit	r3, r3
 8003634:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800363c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003640:	2202      	movs	r2, #2
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003648:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	fa93 f2a3 	rbit	r2, r3
 8003652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003656:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003660:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003664:	2202      	movs	r2, #2
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	fa93 f2a3 	rbit	r2, r3
 8003676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800367a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800367e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003680:	4b88      	ldr	r3, [pc, #544]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 8003682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003688:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800368c:	2102      	movs	r1, #2
 800368e:	6019      	str	r1, [r3, #0]
 8003690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003694:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	fa93 f1a3 	rbit	r1, r3
 800369e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80036a6:	6019      	str	r1, [r3, #0]
  return result;
 80036a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ac:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	fab3 f383 	clz	r3, r3
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f003 031f 	and.w	r3, r3, #31
 80036c2:	2101      	movs	r1, #1
 80036c4:	fa01 f303 	lsl.w	r3, r1, r3
 80036c8:	4013      	ands	r3, r2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0a0      	beq.n	8003610 <HAL_RCC_OscConfig+0x6a0>
 80036ce:	e08d      	b.n	80037ec <HAL_RCC_OscConfig+0x87c>
 80036d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	fa93 f2a3 	rbit	r2, r3
 80036ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80036f2:	601a      	str	r2, [r3, #0]
  return result;
 80036f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80036fc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036fe:	fab3 f383 	clz	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	461a      	mov	r2, r3
 8003706:	4b68      	ldr	r3, [pc, #416]	; (80038a8 <HAL_RCC_OscConfig+0x938>)
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	461a      	mov	r2, r3
 800370e:	2300      	movs	r3, #0
 8003710:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003712:	f7fe f9c5 	bl	8001aa0 <HAL_GetTick>
 8003716:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371a:	e00a      	b.n	8003732 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800371c:	f7fe f9c0 	bl	8001aa0 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d902      	bls.n	8003732 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	f000 bc55 	b.w	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003736:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800373a:	2202      	movs	r2, #2
 800373c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003742:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	fa93 f2a3 	rbit	r2, r3
 800374c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003750:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800375a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800375e:	2202      	movs	r2, #2
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003766:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	fa93 f2a3 	rbit	r2, r3
 8003770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003774:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800377e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003782:	2202      	movs	r2, #2
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800378a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	fa93 f2a3 	rbit	r2, r3
 8003794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003798:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800379c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800379e:	4b41      	ldr	r3, [pc, #260]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 80037a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80037aa:	2102      	movs	r1, #2
 80037ac:	6019      	str	r1, [r3, #0]
 80037ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	fa93 f1a3 	rbit	r1, r3
 80037bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80037c4:	6019      	str	r1, [r3, #0]
  return result;
 80037c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ca:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	fab3 f383 	clz	r3, r3
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	f003 031f 	and.w	r3, r3, #31
 80037e0:	2101      	movs	r1, #1
 80037e2:	fa01 f303 	lsl.w	r3, r1, r3
 80037e6:	4013      	ands	r3, r2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d197      	bne.n	800371c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 81a1 	beq.w	8003b44 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003802:	2300      	movs	r3, #0
 8003804:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003808:	4b26      	ldr	r3, [pc, #152]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d116      	bne.n	8003842 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003814:	4b23      	ldr	r3, [pc, #140]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	4a22      	ldr	r2, [pc, #136]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 800381a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800381e:	61d3      	str	r3, [r2, #28]
 8003820:	4b20      	ldr	r3, [pc, #128]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003828:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800382c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003836:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800383a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800383c:	2301      	movs	r3, #1
 800383e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003842:	4b1a      	ldr	r3, [pc, #104]	; (80038ac <HAL_RCC_OscConfig+0x93c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384a:	2b00      	cmp	r3, #0
 800384c:	d11a      	bne.n	8003884 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800384e:	4b17      	ldr	r3, [pc, #92]	; (80038ac <HAL_RCC_OscConfig+0x93c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a16      	ldr	r2, [pc, #88]	; (80038ac <HAL_RCC_OscConfig+0x93c>)
 8003854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003858:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800385a:	f7fe f921 	bl	8001aa0 <HAL_GetTick>
 800385e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003862:	e009      	b.n	8003878 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003864:	f7fe f91c 	bl	8001aa0 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b64      	cmp	r3, #100	; 0x64
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e3b1      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003878:	4b0c      	ldr	r3, [pc, #48]	; (80038ac <HAL_RCC_OscConfig+0x93c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ef      	beq.n	8003864 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003888:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d10d      	bne.n	80038b0 <HAL_RCC_OscConfig+0x940>
 8003894:	4b03      	ldr	r3, [pc, #12]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	4a02      	ldr	r2, [pc, #8]	; (80038a4 <HAL_RCC_OscConfig+0x934>)
 800389a:	f043 0301 	orr.w	r3, r3, #1
 800389e:	6213      	str	r3, [r2, #32]
 80038a0:	e03c      	b.n	800391c <HAL_RCC_OscConfig+0x9ac>
 80038a2:	bf00      	nop
 80038a4:	40021000 	.word	0x40021000
 80038a8:	10908120 	.word	0x10908120
 80038ac:	40007000 	.word	0x40007000
 80038b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10c      	bne.n	80038da <HAL_RCC_OscConfig+0x96a>
 80038c0:	4bc1      	ldr	r3, [pc, #772]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	4ac0      	ldr	r2, [pc, #768]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6213      	str	r3, [r2, #32]
 80038cc:	4bbe      	ldr	r3, [pc, #760]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	4abd      	ldr	r2, [pc, #756]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	6213      	str	r3, [r2, #32]
 80038d8:	e020      	b.n	800391c <HAL_RCC_OscConfig+0x9ac>
 80038da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	2b05      	cmp	r3, #5
 80038e8:	d10c      	bne.n	8003904 <HAL_RCC_OscConfig+0x994>
 80038ea:	4bb7      	ldr	r3, [pc, #732]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	4ab6      	ldr	r2, [pc, #728]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038f0:	f043 0304 	orr.w	r3, r3, #4
 80038f4:	6213      	str	r3, [r2, #32]
 80038f6:	4bb4      	ldr	r3, [pc, #720]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038f8:	6a1b      	ldr	r3, [r3, #32]
 80038fa:	4ab3      	ldr	r2, [pc, #716]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80038fc:	f043 0301 	orr.w	r3, r3, #1
 8003900:	6213      	str	r3, [r2, #32]
 8003902:	e00b      	b.n	800391c <HAL_RCC_OscConfig+0x9ac>
 8003904:	4bb0      	ldr	r3, [pc, #704]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	4aaf      	ldr	r2, [pc, #700]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 800390a:	f023 0301 	bic.w	r3, r3, #1
 800390e:	6213      	str	r3, [r2, #32]
 8003910:	4bad      	ldr	r3, [pc, #692]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	4aac      	ldr	r2, [pc, #688]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003916:	f023 0304 	bic.w	r3, r3, #4
 800391a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800391c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003920:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8081 	beq.w	8003a30 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800392e:	f7fe f8b7 	bl	8001aa0 <HAL_GetTick>
 8003932:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003938:	f7fe f8b2 	bl	8001aa0 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	f241 3288 	movw	r2, #5000	; 0x1388
 8003948:	4293      	cmp	r3, r2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e345      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003954:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003958:	2202      	movs	r2, #2
 800395a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003960:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	fa93 f2a3 	rbit	r2, r3
 800396a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800396e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003978:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800397c:	2202      	movs	r2, #2
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003984:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	fa93 f2a3 	rbit	r2, r3
 800398e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003992:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003996:	601a      	str	r2, [r3, #0]
  return result;
 8003998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800399c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80039a0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a2:	fab3 f383 	clz	r3, r3
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	f043 0302 	orr.w	r3, r3, #2
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d102      	bne.n	80039bc <HAL_RCC_OscConfig+0xa4c>
 80039b6:	4b84      	ldr	r3, [pc, #528]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	e013      	b.n	80039e4 <HAL_RCC_OscConfig+0xa74>
 80039bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80039c4:	2202      	movs	r2, #2
 80039c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039cc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	fa93 f2a3 	rbit	r2, r3
 80039d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039da:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	4b79      	ldr	r3, [pc, #484]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80039ec:	2102      	movs	r1, #2
 80039ee:	6011      	str	r1, [r2, #0]
 80039f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039f4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80039f8:	6812      	ldr	r2, [r2, #0]
 80039fa:	fa92 f1a2 	rbit	r1, r2
 80039fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a02:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003a06:	6011      	str	r1, [r2, #0]
  return result;
 8003a08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a0c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003a10:	6812      	ldr	r2, [r2, #0]
 8003a12:	fab2 f282 	clz	r2, r2
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	f002 021f 	and.w	r2, r2, #31
 8003a22:	2101      	movs	r1, #1
 8003a24:	fa01 f202 	lsl.w	r2, r1, r2
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d084      	beq.n	8003938 <HAL_RCC_OscConfig+0x9c8>
 8003a2e:	e07f      	b.n	8003b30 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a30:	f7fe f836 	bl	8001aa0 <HAL_GetTick>
 8003a34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a38:	e00b      	b.n	8003a52 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a3a:	f7fe f831 	bl	8001aa0 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e2c4      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a56:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a62:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	fa93 f2a3 	rbit	r2, r3
 8003a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a70:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a7a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003a7e:	2202      	movs	r2, #2
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a86:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	fa93 f2a3 	rbit	r2, r3
 8003a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a94:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003a98:	601a      	str	r2, [r3, #0]
  return result;
 8003a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a9e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003aa2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aa4:	fab3 f383 	clz	r3, r3
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	f043 0302 	orr.w	r3, r3, #2
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d102      	bne.n	8003abe <HAL_RCC_OscConfig+0xb4e>
 8003ab8:	4b43      	ldr	r3, [pc, #268]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	e013      	b.n	8003ae6 <HAL_RCC_OscConfig+0xb76>
 8003abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ace:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	fa93 f2a3 	rbit	r2, r3
 8003ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003adc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003ae0:	601a      	str	r2, [r3, #0]
 8003ae2:	4b39      	ldr	r3, [pc, #228]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003aea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003aee:	2102      	movs	r1, #2
 8003af0:	6011      	str	r1, [r2, #0]
 8003af2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003af6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	fa92 f1a2 	rbit	r1, r2
 8003b00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b04:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003b08:	6011      	str	r1, [r2, #0]
  return result;
 8003b0a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b0e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	fab2 f282 	clz	r2, r2
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	f002 021f 	and.w	r2, r2, #31
 8003b24:	2101      	movs	r1, #1
 8003b26:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d184      	bne.n	8003a3a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b30:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d105      	bne.n	8003b44 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b38:	4b23      	ldr	r3, [pc, #140]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	4a22      	ldr	r2, [pc, #136]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b42:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 8242 	beq.w	8003fda <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b56:	4b1c      	ldr	r3, [pc, #112]	; (8003bc8 <HAL_RCC_OscConfig+0xc58>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	f000 8213 	beq.w	8003f8a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	f040 8162 	bne.w	8003e3a <HAL_RCC_OscConfig+0xeca>
 8003b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b7a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003b7e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b88:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	fa93 f2a3 	rbit	r2, r3
 8003b92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b96:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003b9a:	601a      	str	r2, [r3, #0]
  return result;
 8003b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ba0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003ba4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba6:	fab3 f383 	clz	r3, r3
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	2300      	movs	r3, #0
 8003bba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fd ff70 	bl	8001aa0 <HAL_GetTick>
 8003bc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bc4:	e00c      	b.n	8003be0 <HAL_RCC_OscConfig+0xc70>
 8003bc6:	bf00      	nop
 8003bc8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bcc:	f7fd ff68 	bl	8001aa0 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e1fd      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003be0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003be8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bf2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	fa93 f2a3 	rbit	r2, r3
 8003bfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c00:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003c04:	601a      	str	r2, [r3, #0]
  return result;
 8003c06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c0a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003c0e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c10:	fab3 f383 	clz	r3, r3
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d102      	bne.n	8003c2a <HAL_RCC_OscConfig+0xcba>
 8003c24:	4bb0      	ldr	r3, [pc, #704]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	e027      	b.n	8003c7a <HAL_RCC_OscConfig+0xd0a>
 8003c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c2e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003c32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c3c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	fa93 f2a3 	rbit	r2, r3
 8003c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c4a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c54:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003c58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c62:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	fa93 f2a3 	rbit	r2, r3
 8003c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c70:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	4b9c      	ldr	r3, [pc, #624]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c7e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003c82:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c86:	6011      	str	r1, [r2, #0]
 8003c88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c8c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003c90:	6812      	ldr	r2, [r2, #0]
 8003c92:	fa92 f1a2 	rbit	r1, r2
 8003c96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c9a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003c9e:	6011      	str	r1, [r2, #0]
  return result;
 8003ca0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ca4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003ca8:	6812      	ldr	r2, [r2, #0]
 8003caa:	fab2 f282 	clz	r2, r2
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	f042 0220 	orr.w	r2, r2, #32
 8003cb4:	b2d2      	uxtb	r2, r2
 8003cb6:	f002 021f 	and.w	r2, r2, #31
 8003cba:	2101      	movs	r1, #1
 8003cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d182      	bne.n	8003bcc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc6:	4b88      	ldr	r3, [pc, #544]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	430b      	orrs	r3, r1
 8003ce8:	497f      	ldr	r1, [pc, #508]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	604b      	str	r3, [r1, #4]
 8003cee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cf2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003cf6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d00:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	fa93 f2a3 	rbit	r2, r3
 8003d0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d0e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003d12:	601a      	str	r2, [r3, #0]
  return result;
 8003d14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d18:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003d1c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d1e:	fab3 f383 	clz	r3, r3
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	461a      	mov	r2, r3
 8003d30:	2301      	movs	r3, #1
 8003d32:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fd feb4 	bl	8001aa0 <HAL_GetTick>
 8003d38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d3c:	e009      	b.n	8003d52 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d3e:	f7fd feaf 	bl	8001aa0 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e144      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d56:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003d5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d64:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	fa93 f2a3 	rbit	r2, r3
 8003d6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d72:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003d76:	601a      	str	r2, [r3, #0]
  return result;
 8003d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d7c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003d80:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	095b      	lsrs	r3, r3, #5
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d102      	bne.n	8003d9c <HAL_RCC_OscConfig+0xe2c>
 8003d96:	4b54      	ldr	r3, [pc, #336]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	e027      	b.n	8003dec <HAL_RCC_OscConfig+0xe7c>
 8003d9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003da0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003da4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003da8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dae:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	fa93 f2a3 	rbit	r2, r3
 8003db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dbc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003dc0:	601a      	str	r2, [r3, #0]
 8003dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003dca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dd4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	fa93 f2a3 	rbit	r2, r3
 8003dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003de2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	4b3f      	ldr	r3, [pc, #252]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003df0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003df4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003df8:	6011      	str	r1, [r2, #0]
 8003dfa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dfe:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003e02:	6812      	ldr	r2, [r2, #0]
 8003e04:	fa92 f1a2 	rbit	r1, r2
 8003e08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e0c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003e10:	6011      	str	r1, [r2, #0]
  return result;
 8003e12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e16:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	fab2 f282 	clz	r2, r2
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	f042 0220 	orr.w	r2, r2, #32
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	f002 021f 	and.w	r2, r2, #31
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d082      	beq.n	8003d3e <HAL_RCC_OscConfig+0xdce>
 8003e38:	e0cf      	b.n	8003fda <HAL_RCC_OscConfig+0x106a>
 8003e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003e42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e4c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	fa93 f2a3 	rbit	r2, r3
 8003e56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e5a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003e5e:	601a      	str	r2, [r3, #0]
  return result;
 8003e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e64:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003e68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6a:	fab3 f383 	clz	r3, r3
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e80:	f7fd fe0e 	bl	8001aa0 <HAL_GetTick>
 8003e84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e88:	e009      	b.n	8003e9e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e8a:	f7fd fe09 	bl	8001aa0 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e09e      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
 8003e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ea2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003ea6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eb0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	fa93 f2a3 	rbit	r2, r3
 8003eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ebe:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003ec2:	601a      	str	r2, [r3, #0]
  return result;
 8003ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ec8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003ecc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ece:	fab3 f383 	clz	r3, r3
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	095b      	lsrs	r3, r3, #5
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d104      	bne.n	8003eec <HAL_RCC_OscConfig+0xf7c>
 8003ee2:	4b01      	ldr	r3, [pc, #4]	; (8003ee8 <HAL_RCC_OscConfig+0xf78>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	e029      	b.n	8003f3c <HAL_RCC_OscConfig+0xfcc>
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ef0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003ef4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ef8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003efe:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	fa93 f2a3 	rbit	r2, r3
 8003f08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f0c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f16:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003f1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f24:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	fa93 f2a3 	rbit	r2, r3
 8003f2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f32:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	4b2b      	ldr	r3, [pc, #172]	; (8003fe8 <HAL_RCC_OscConfig+0x1078>)
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f40:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003f44:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f48:	6011      	str	r1, [r2, #0]
 8003f4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f4e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003f52:	6812      	ldr	r2, [r2, #0]
 8003f54:	fa92 f1a2 	rbit	r1, r2
 8003f58:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f5c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003f60:	6011      	str	r1, [r2, #0]
  return result;
 8003f62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f66:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	fab2 f282 	clz	r2, r2
 8003f70:	b2d2      	uxtb	r2, r2
 8003f72:	f042 0220 	orr.w	r2, r2, #32
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	f002 021f 	and.w	r2, r2, #31
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f82:	4013      	ands	r3, r2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d180      	bne.n	8003e8a <HAL_RCC_OscConfig+0xf1a>
 8003f88:	e027      	b.n	8003fda <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e01e      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f9e:	4b12      	ldr	r3, [pc, #72]	; (8003fe8 <HAL_RCC_OscConfig+0x1078>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003fa6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003faa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d10b      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003fbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003fc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d001      	beq.n	8003fda <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40021000 	.word	0x40021000

08003fec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b09e      	sub	sp, #120	; 0x78
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d101      	bne.n	8004004 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e162      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004004:	4b90      	ldr	r3, [pc, #576]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d910      	bls.n	8004034 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004012:	4b8d      	ldr	r3, [pc, #564]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f023 0207 	bic.w	r2, r3, #7
 800401a:	498b      	ldr	r1, [pc, #556]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	4313      	orrs	r3, r2
 8004020:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004022:	4b89      	ldr	r3, [pc, #548]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	429a      	cmp	r2, r3
 800402e:	d001      	beq.n	8004034 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e14a      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d008      	beq.n	8004052 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004040:	4b82      	ldr	r3, [pc, #520]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	497f      	ldr	r1, [pc, #508]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 800404e:	4313      	orrs	r3, r2
 8004050:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 80dc 	beq.w	8004218 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d13c      	bne.n	80040e2 <HAL_RCC_ClockConfig+0xf6>
 8004068:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800406c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004070:	fa93 f3a3 	rbit	r3, r3
 8004074:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004078:	fab3 f383 	clz	r3, r3
 800407c:	b2db      	uxtb	r3, r3
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b01      	cmp	r3, #1
 800408a:	d102      	bne.n	8004092 <HAL_RCC_ClockConfig+0xa6>
 800408c:	4b6f      	ldr	r3, [pc, #444]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	e00f      	b.n	80040b2 <HAL_RCC_ClockConfig+0xc6>
 8004092:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004096:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004098:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800409a:	fa93 f3a3 	rbit	r3, r3
 800409e:	667b      	str	r3, [r7, #100]	; 0x64
 80040a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80040a4:	663b      	str	r3, [r7, #96]	; 0x60
 80040a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040a8:	fa93 f3a3 	rbit	r3, r3
 80040ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040ae:	4b67      	ldr	r3, [pc, #412]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80040b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80040b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040ba:	fa92 f2a2 	rbit	r2, r2
 80040be:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80040c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040c2:	fab2 f282 	clz	r2, r2
 80040c6:	b2d2      	uxtb	r2, r2
 80040c8:	f042 0220 	orr.w	r2, r2, #32
 80040cc:	b2d2      	uxtb	r2, r2
 80040ce:	f002 021f 	and.w	r2, r2, #31
 80040d2:	2101      	movs	r1, #1
 80040d4:	fa01 f202 	lsl.w	r2, r1, r2
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d17b      	bne.n	80041d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e0f3      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d13c      	bne.n	8004164 <HAL_RCC_ClockConfig+0x178>
 80040ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040ee:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040f2:	fa93 f3a3 	rbit	r3, r3
 80040f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80040f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040fa:	fab3 f383 	clz	r3, r3
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	095b      	lsrs	r3, r3, #5
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f043 0301 	orr.w	r3, r3, #1
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b01      	cmp	r3, #1
 800410c:	d102      	bne.n	8004114 <HAL_RCC_ClockConfig+0x128>
 800410e:	4b4f      	ldr	r3, [pc, #316]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	e00f      	b.n	8004134 <HAL_RCC_ClockConfig+0x148>
 8004114:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004118:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800411c:	fa93 f3a3 	rbit	r3, r3
 8004120:	647b      	str	r3, [r7, #68]	; 0x44
 8004122:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004126:	643b      	str	r3, [r7, #64]	; 0x40
 8004128:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800412a:	fa93 f3a3 	rbit	r3, r3
 800412e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004130:	4b46      	ldr	r3, [pc, #280]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004138:	63ba      	str	r2, [r7, #56]	; 0x38
 800413a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800413c:	fa92 f2a2 	rbit	r2, r2
 8004140:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004144:	fab2 f282 	clz	r2, r2
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	f042 0220 	orr.w	r2, r2, #32
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	f002 021f 	and.w	r2, r2, #31
 8004154:	2101      	movs	r1, #1
 8004156:	fa01 f202 	lsl.w	r2, r1, r2
 800415a:	4013      	ands	r3, r2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d13a      	bne.n	80041d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e0b2      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
 8004164:	2302      	movs	r3, #2
 8004166:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416a:	fa93 f3a3 	rbit	r3, r3
 800416e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004172:	fab3 f383 	clz	r3, r3
 8004176:	b2db      	uxtb	r3, r3
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	b2db      	uxtb	r3, r3
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b01      	cmp	r3, #1
 8004184:	d102      	bne.n	800418c <HAL_RCC_ClockConfig+0x1a0>
 8004186:	4b31      	ldr	r3, [pc, #196]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	e00d      	b.n	80041a8 <HAL_RCC_ClockConfig+0x1bc>
 800418c:	2302      	movs	r3, #2
 800418e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004192:	fa93 f3a3 	rbit	r3, r3
 8004196:	627b      	str	r3, [r7, #36]	; 0x24
 8004198:	2302      	movs	r3, #2
 800419a:	623b      	str	r3, [r7, #32]
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	fa93 f3a3 	rbit	r3, r3
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	4b29      	ldr	r3, [pc, #164]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 80041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a8:	2202      	movs	r2, #2
 80041aa:	61ba      	str	r2, [r7, #24]
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	fa92 f2a2 	rbit	r2, r2
 80041b2:	617a      	str	r2, [r7, #20]
  return result;
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	fab2 f282 	clz	r2, r2
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	f042 0220 	orr.w	r2, r2, #32
 80041c0:	b2d2      	uxtb	r2, r2
 80041c2:	f002 021f 	and.w	r2, r2, #31
 80041c6:	2101      	movs	r1, #1
 80041c8:	fa01 f202 	lsl.w	r2, r1, r2
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e079      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041d6:	4b1d      	ldr	r3, [pc, #116]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f023 0203 	bic.w	r2, r3, #3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	491a      	ldr	r1, [pc, #104]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041e8:	f7fd fc5a 	bl	8001aa0 <HAL_GetTick>
 80041ec:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ee:	e00a      	b.n	8004206 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041f0:	f7fd fc56 	bl	8001aa0 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80041fe:	4293      	cmp	r3, r2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e061      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004206:	4b11      	ldr	r3, [pc, #68]	; (800424c <HAL_RCC_ClockConfig+0x260>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f003 020c 	and.w	r2, r3, #12
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	429a      	cmp	r2, r3
 8004216:	d1eb      	bne.n	80041f0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004218:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d214      	bcs.n	8004250 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004226:	4b08      	ldr	r3, [pc, #32]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f023 0207 	bic.w	r2, r3, #7
 800422e:	4906      	ldr	r1, [pc, #24]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	4313      	orrs	r3, r2
 8004234:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004236:	4b04      	ldr	r3, [pc, #16]	; (8004248 <HAL_RCC_ClockConfig+0x25c>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	429a      	cmp	r2, r3
 8004242:	d005      	beq.n	8004250 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e040      	b.n	80042ca <HAL_RCC_ClockConfig+0x2de>
 8004248:	40022000 	.word	0x40022000
 800424c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800425c:	4b1d      	ldr	r3, [pc, #116]	; (80042d4 <HAL_RCC_ClockConfig+0x2e8>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	491a      	ldr	r1, [pc, #104]	; (80042d4 <HAL_RCC_ClockConfig+0x2e8>)
 800426a:	4313      	orrs	r3, r2
 800426c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d009      	beq.n	800428e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800427a:	4b16      	ldr	r3, [pc, #88]	; (80042d4 <HAL_RCC_ClockConfig+0x2e8>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	4912      	ldr	r1, [pc, #72]	; (80042d4 <HAL_RCC_ClockConfig+0x2e8>)
 800428a:	4313      	orrs	r3, r2
 800428c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800428e:	f000 f829 	bl	80042e4 <HAL_RCC_GetSysClockFreq>
 8004292:	4601      	mov	r1, r0
 8004294:	4b0f      	ldr	r3, [pc, #60]	; (80042d4 <HAL_RCC_ClockConfig+0x2e8>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800429c:	22f0      	movs	r2, #240	; 0xf0
 800429e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	fa92 f2a2 	rbit	r2, r2
 80042a6:	60fa      	str	r2, [r7, #12]
  return result;
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	fab2 f282 	clz	r2, r2
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	40d3      	lsrs	r3, r2
 80042b2:	4a09      	ldr	r2, [pc, #36]	; (80042d8 <HAL_RCC_ClockConfig+0x2ec>)
 80042b4:	5cd3      	ldrb	r3, [r2, r3]
 80042b6:	fa21 f303 	lsr.w	r3, r1, r3
 80042ba:	4a08      	ldr	r2, [pc, #32]	; (80042dc <HAL_RCC_ClockConfig+0x2f0>)
 80042bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80042be:	4b08      	ldr	r3, [pc, #32]	; (80042e0 <HAL_RCC_ClockConfig+0x2f4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fd fba8 	bl	8001a18 <HAL_InitTick>
  
  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3778      	adds	r7, #120	; 0x78
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	080091b4 	.word	0x080091b4
 80042dc:	20000000 	.word	0x20000000
 80042e0:	20000004 	.word	0x20000004

080042e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b087      	sub	sp, #28
 80042e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
 80042ee:	2300      	movs	r3, #0
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80042fe:	4b1e      	ldr	r3, [pc, #120]	; (8004378 <HAL_RCC_GetSysClockFreq+0x94>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f003 030c 	and.w	r3, r3, #12
 800430a:	2b04      	cmp	r3, #4
 800430c:	d002      	beq.n	8004314 <HAL_RCC_GetSysClockFreq+0x30>
 800430e:	2b08      	cmp	r3, #8
 8004310:	d003      	beq.n	800431a <HAL_RCC_GetSysClockFreq+0x36>
 8004312:	e026      	b.n	8004362 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004314:	4b19      	ldr	r3, [pc, #100]	; (800437c <HAL_RCC_GetSysClockFreq+0x98>)
 8004316:	613b      	str	r3, [r7, #16]
      break;
 8004318:	e026      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	0c9b      	lsrs	r3, r3, #18
 800431e:	f003 030f 	and.w	r3, r3, #15
 8004322:	4a17      	ldr	r2, [pc, #92]	; (8004380 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004324:	5cd3      	ldrb	r3, [r2, r3]
 8004326:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004328:	4b13      	ldr	r3, [pc, #76]	; (8004378 <HAL_RCC_GetSysClockFreq+0x94>)
 800432a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	4a14      	ldr	r2, [pc, #80]	; (8004384 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004332:	5cd3      	ldrb	r3, [r2, r3]
 8004334:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004340:	4a0e      	ldr	r2, [pc, #56]	; (800437c <HAL_RCC_GetSysClockFreq+0x98>)
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	fbb2 f2f3 	udiv	r2, r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	fb02 f303 	mul.w	r3, r2, r3
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	e004      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	613b      	str	r3, [r7, #16]
      break;
 8004360:	e002      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004362:	4b06      	ldr	r3, [pc, #24]	; (800437c <HAL_RCC_GetSysClockFreq+0x98>)
 8004364:	613b      	str	r3, [r7, #16]
      break;
 8004366:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004368:	693b      	ldr	r3, [r7, #16]
}
 800436a:	4618      	mov	r0, r3
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40021000 	.word	0x40021000
 800437c:	007a1200 	.word	0x007a1200
 8004380:	080091cc 	.word	0x080091cc
 8004384:	080091dc 	.word	0x080091dc
 8004388:	003d0900 	.word	0x003d0900

0800438c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004390:	4b03      	ldr	r3, [pc, #12]	; (80043a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004392:	681b      	ldr	r3, [r3, #0]
}
 8004394:	4618      	mov	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000000 	.word	0x20000000

080043a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80043aa:	f7ff ffef 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043ae:	4601      	mov	r1, r0
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043b8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80043bc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	fa92 f2a2 	rbit	r2, r2
 80043c4:	603a      	str	r2, [r7, #0]
  return result;
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	fab2 f282 	clz	r2, r2
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	40d3      	lsrs	r3, r2
 80043d0:	4a04      	ldr	r2, [pc, #16]	; (80043e4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80043d2:	5cd3      	ldrb	r3, [r2, r3]
 80043d4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80043d8:	4618      	mov	r0, r3
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40021000 	.word	0x40021000
 80043e4:	080091c4 	.word	0x080091c4

080043e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80043ee:	f7ff ffcd 	bl	800438c <HAL_RCC_GetHCLKFreq>
 80043f2:	4601      	mov	r1, r0
 80043f4:	4b0b      	ldr	r3, [pc, #44]	; (8004424 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80043fc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004400:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	fa92 f2a2 	rbit	r2, r2
 8004408:	603a      	str	r2, [r7, #0]
  return result;
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	fab2 f282 	clz	r2, r2
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	40d3      	lsrs	r3, r2
 8004414:	4a04      	ldr	r2, [pc, #16]	; (8004428 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004416:	5cd3      	ldrb	r3, [r2, r3]
 8004418:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800441c:	4618      	mov	r0, r3
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021000 	.word	0x40021000
 8004428:	080091c4 	.word	0x080091c4

0800442c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b092      	sub	sp, #72	; 0x48
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800443c:	2300      	movs	r3, #0
 800443e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 80cd 	beq.w	80045ea <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004450:	4b86      	ldr	r3, [pc, #536]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10e      	bne.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445c:	4b83      	ldr	r3, [pc, #524]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800445e:	69db      	ldr	r3, [r3, #28]
 8004460:	4a82      	ldr	r2, [pc, #520]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004466:	61d3      	str	r3, [r2, #28]
 8004468:	4b80      	ldr	r3, [pc, #512]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004470:	60bb      	str	r3, [r7, #8]
 8004472:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447a:	4b7d      	ldr	r3, [pc, #500]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004482:	2b00      	cmp	r3, #0
 8004484:	d118      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004486:	4b7a      	ldr	r3, [pc, #488]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a79      	ldr	r2, [pc, #484]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800448c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004490:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004492:	f7fd fb05 	bl	8001aa0 <HAL_GetTick>
 8004496:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004498:	e008      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800449a:	f7fd fb01 	bl	8001aa0 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b64      	cmp	r3, #100	; 0x64
 80044a6:	d901      	bls.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e0db      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ac:	4b70      	ldr	r3, [pc, #448]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0f0      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044b8:	4b6c      	ldr	r3, [pc, #432]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d07d      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d076      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044d6:	4b65      	ldr	r3, [pc, #404]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044e4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e8:	fa93 f3a3 	rbit	r3, r3
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80044ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044f0:	fab3 f383 	clz	r3, r3
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	4b5e      	ldr	r3, [pc, #376]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80044fa:	4413      	add	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	461a      	mov	r2, r3
 8004500:	2301      	movs	r3, #1
 8004502:	6013      	str	r3, [r2, #0]
 8004504:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004508:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450c:	fa93 f3a3 	rbit	r3, r3
 8004510:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004514:	fab3 f383 	clz	r3, r3
 8004518:	b2db      	uxtb	r3, r3
 800451a:	461a      	mov	r2, r3
 800451c:	4b55      	ldr	r3, [pc, #340]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	461a      	mov	r2, r3
 8004524:	2300      	movs	r3, #0
 8004526:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004528:	4a50      	ldr	r2, [pc, #320]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800452a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800452c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800452e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d045      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004538:	f7fd fab2 	bl	8001aa0 <HAL_GetTick>
 800453c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800453e:	e00a      	b.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004540:	f7fd faae 	bl	8001aa0 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	f241 3288 	movw	r2, #5000	; 0x1388
 800454e:	4293      	cmp	r3, r2
 8004550:	d901      	bls.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e086      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8004556:	2302      	movs	r3, #2
 8004558:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800455c:	fa93 f3a3 	rbit	r3, r3
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
 8004562:	2302      	movs	r3, #2
 8004564:	623b      	str	r3, [r7, #32]
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	fa93 f3a3 	rbit	r3, r3
 800456c:	61fb      	str	r3, [r7, #28]
  return result;
 800456e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004570:	fab3 f383 	clz	r3, r3
 8004574:	b2db      	uxtb	r3, r3
 8004576:	095b      	lsrs	r3, r3, #5
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f043 0302 	orr.w	r3, r3, #2
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d102      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004584:	4b39      	ldr	r3, [pc, #228]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	e007      	b.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800458a:	2302      	movs	r3, #2
 800458c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	fa93 f3a3 	rbit	r3, r3
 8004594:	617b      	str	r3, [r7, #20]
 8004596:	4b35      	ldr	r3, [pc, #212]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	2202      	movs	r2, #2
 800459c:	613a      	str	r2, [r7, #16]
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	fa92 f2a2 	rbit	r2, r2
 80045a4:	60fa      	str	r2, [r7, #12]
  return result;
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	fab2 f282 	clz	r2, r2
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	f002 021f 	and.w	r2, r2, #31
 80045b8:	2101      	movs	r1, #1
 80045ba:	fa01 f202 	lsl.w	r2, r1, r2
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0bd      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80045c4:	4b29      	ldr	r3, [pc, #164]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	4926      	ldr	r1, [pc, #152]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d105      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045de:	4b23      	ldr	r3, [pc, #140]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	4a22      	ldr	r2, [pc, #136]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045e8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d008      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045f6:	4b1d      	ldr	r3, [pc, #116]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fa:	f023 0203 	bic.w	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	491a      	ldr	r1, [pc, #104]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004604:	4313      	orrs	r3, r2
 8004606:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0320 	and.w	r3, r3, #32
 8004610:	2b00      	cmp	r3, #0
 8004612:	d008      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004614:	4b15      	ldr	r3, [pc, #84]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004618:	f023 0210 	bic.w	r2, r3, #16
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	4912      	ldr	r1, [pc, #72]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004622:	4313      	orrs	r3, r2
 8004624:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d008      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004632:	4b0e      	ldr	r3, [pc, #56]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004636:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	490b      	ldr	r1, [pc, #44]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004640:	4313      	orrs	r3, r2
 8004642:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d008      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004650:	4b06      	ldr	r3, [pc, #24]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004654:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	4903      	ldr	r1, [pc, #12]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800465e:	4313      	orrs	r3, r2
 8004660:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3748      	adds	r7, #72	; 0x48
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40021000 	.word	0x40021000
 8004670:	40007000 	.word	0x40007000
 8004674:	10908100 	.word	0x10908100

08004678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e049      	b.n	800471e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fc fff4 	bl	800168c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f000 fa86 	bl	8004bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
	...

08004728 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b01      	cmp	r3, #1
 800473a:	d001      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e040      	b.n	80047c2 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a1c      	ldr	r2, [pc, #112]	; (80047d0 <HAL_TIM_Base_Start_IT+0xa8>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00e      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x58>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800476a:	d009      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x58>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a18      	ldr	r2, [pc, #96]	; (80047d4 <HAL_TIM_Base_Start_IT+0xac>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d004      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x58>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a17      	ldr	r2, [pc, #92]	; (80047d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d115      	bne.n	80047ac <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <HAL_TIM_Base_Start_IT+0xb4>)
 8004788:	4013      	ands	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b06      	cmp	r3, #6
 8004790:	d015      	beq.n	80047be <HAL_TIM_Base_Start_IT+0x96>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004798:	d011      	beq.n	80047be <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0201 	orr.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047aa:	e008      	b.n	80047be <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f042 0201 	orr.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	e000      	b.n	80047c0 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40014000 	.word	0x40014000
 80047dc:	00010007 	.word	0x00010007

080047e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d020      	beq.n	8004844 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d01b      	beq.n	8004844 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f06f 0202 	mvn.w	r2, #2
 8004814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f9ad 	bl	8004b8a <HAL_TIM_IC_CaptureCallback>
 8004830:	e005      	b.n	800483e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f99f 	bl	8004b76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 f9b0 	bl	8004b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d020      	beq.n	8004890 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f003 0304 	and.w	r3, r3, #4
 8004854:	2b00      	cmp	r3, #0
 8004856:	d01b      	beq.n	8004890 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0204 	mvn.w	r2, #4
 8004860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2202      	movs	r2, #2
 8004866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f987 	bl	8004b8a <HAL_TIM_IC_CaptureCallback>
 800487c:	e005      	b.n	800488a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f979 	bl	8004b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f98a 	bl	8004b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b00      	cmp	r3, #0
 8004898:	d020      	beq.n	80048dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d01b      	beq.n	80048dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f06f 0208 	mvn.w	r2, #8
 80048ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2204      	movs	r2, #4
 80048b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f961 	bl	8004b8a <HAL_TIM_IC_CaptureCallback>
 80048c8:	e005      	b.n	80048d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f953 	bl	8004b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 f964 	bl	8004b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f003 0310 	and.w	r3, r3, #16
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d020      	beq.n	8004928 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d01b      	beq.n	8004928 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f06f 0210 	mvn.w	r2, #16
 80048f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2208      	movs	r2, #8
 80048fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f93b 	bl	8004b8a <HAL_TIM_IC_CaptureCallback>
 8004914:	e005      	b.n	8004922 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f92d 	bl	8004b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 f93e 	bl	8004b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00c      	beq.n	800494c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b00      	cmp	r3, #0
 800493a:	d007      	beq.n	800494c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f06f 0201 	mvn.w	r2, #1
 8004944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fc fa86 	bl	8000e58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00c      	beq.n	8004970 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800495c:	2b00      	cmp	r3, #0
 800495e:	d007      	beq.n	8004970 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fac2 	bl	8004ef4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00c      	beq.n	8004994 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800498c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 faba 	bl	8004f08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d007      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f8fd 	bl	8004bb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f06f 0220 	mvn.w	r2, #32
 80049d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 fa82 	bl	8004ee0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ee:	2300      	movs	r3, #0
 80049f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_TIM_ConfigClockSource+0x1c>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e0b6      	b.n	8004b6e <HAL_TIM_ConfigClockSource+0x18a>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a3c:	d03e      	beq.n	8004abc <HAL_TIM_ConfigClockSource+0xd8>
 8004a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a42:	f200 8087 	bhi.w	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a4a:	f000 8086 	beq.w	8004b5a <HAL_TIM_ConfigClockSource+0x176>
 8004a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a52:	d87f      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a54:	2b70      	cmp	r3, #112	; 0x70
 8004a56:	d01a      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0xaa>
 8004a58:	2b70      	cmp	r3, #112	; 0x70
 8004a5a:	d87b      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a5c:	2b60      	cmp	r3, #96	; 0x60
 8004a5e:	d050      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x11e>
 8004a60:	2b60      	cmp	r3, #96	; 0x60
 8004a62:	d877      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a64:	2b50      	cmp	r3, #80	; 0x50
 8004a66:	d03c      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0xfe>
 8004a68:	2b50      	cmp	r3, #80	; 0x50
 8004a6a:	d873      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a6c:	2b40      	cmp	r3, #64	; 0x40
 8004a6e:	d058      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x13e>
 8004a70:	2b40      	cmp	r3, #64	; 0x40
 8004a72:	d86f      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a74:	2b30      	cmp	r3, #48	; 0x30
 8004a76:	d064      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x15e>
 8004a78:	2b30      	cmp	r3, #48	; 0x30
 8004a7a:	d86b      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d060      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x15e>
 8004a80:	2b20      	cmp	r3, #32
 8004a82:	d867      	bhi.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d05c      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x15e>
 8004a88:	2b10      	cmp	r3, #16
 8004a8a:	d05a      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x15e>
 8004a8c:	e062      	b.n	8004b54 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a9e:	f000 f991 	bl	8004dc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ab0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	609a      	str	r2, [r3, #8]
      break;
 8004aba:	e04f      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004acc:	f000 f97a 	bl	8004dc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ade:	609a      	str	r2, [r3, #8]
      break;
 8004ae0:	e03c      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 f8ee 	bl	8004cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2150      	movs	r1, #80	; 0x50
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f947 	bl	8004d8e <TIM_ITRx_SetConfig>
      break;
 8004b00:	e02c      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 f90d 	bl	8004d2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2160      	movs	r1, #96	; 0x60
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 f937 	bl	8004d8e <TIM_ITRx_SetConfig>
      break;
 8004b20:	e01c      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f000 f8ce 	bl	8004cd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2140      	movs	r1, #64	; 0x40
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f927 	bl	8004d8e <TIM_ITRx_SetConfig>
      break;
 8004b40:	e00c      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	f000 f91e 	bl	8004d8e <TIM_ITRx_SetConfig>
      break;
 8004b52:	e003      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	73fb      	strb	r3, [r7, #15]
      break;
 8004b58:	e000      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b7e:	bf00      	nop
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a38      	ldr	r2, [pc, #224]	; (8004cbc <TIM_Base_SetConfig+0xf4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d007      	beq.n	8004bf0 <TIM_Base_SetConfig+0x28>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004be6:	d003      	beq.n	8004bf0 <TIM_Base_SetConfig+0x28>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a35      	ldr	r2, [pc, #212]	; (8004cc0 <TIM_Base_SetConfig+0xf8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d108      	bne.n	8004c02 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2d      	ldr	r2, [pc, #180]	; (8004cbc <TIM_Base_SetConfig+0xf4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d013      	beq.n	8004c32 <TIM_Base_SetConfig+0x6a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c10:	d00f      	beq.n	8004c32 <TIM_Base_SetConfig+0x6a>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a2a      	ldr	r2, [pc, #168]	; (8004cc0 <TIM_Base_SetConfig+0xf8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d00b      	beq.n	8004c32 <TIM_Base_SetConfig+0x6a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a29      	ldr	r2, [pc, #164]	; (8004cc4 <TIM_Base_SetConfig+0xfc>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d007      	beq.n	8004c32 <TIM_Base_SetConfig+0x6a>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a28      	ldr	r2, [pc, #160]	; (8004cc8 <TIM_Base_SetConfig+0x100>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d003      	beq.n	8004c32 <TIM_Base_SetConfig+0x6a>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a27      	ldr	r2, [pc, #156]	; (8004ccc <TIM_Base_SetConfig+0x104>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d108      	bne.n	8004c44 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a14      	ldr	r2, [pc, #80]	; (8004cbc <TIM_Base_SetConfig+0xf4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00b      	beq.n	8004c88 <TIM_Base_SetConfig+0xc0>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a14      	ldr	r2, [pc, #80]	; (8004cc4 <TIM_Base_SetConfig+0xfc>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d007      	beq.n	8004c88 <TIM_Base_SetConfig+0xc0>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a13      	ldr	r2, [pc, #76]	; (8004cc8 <TIM_Base_SetConfig+0x100>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d003      	beq.n	8004c88 <TIM_Base_SetConfig+0xc0>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a12      	ldr	r2, [pc, #72]	; (8004ccc <TIM_Base_SetConfig+0x104>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d103      	bne.n	8004c90 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d105      	bne.n	8004cae <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f023 0201 	bic.w	r2, r3, #1
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	611a      	str	r2, [r3, #16]
  }
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40000400 	.word	0x40000400
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	40014400 	.word	0x40014400
 8004ccc:	40014800 	.word	0x40014800

08004cd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	f023 0201 	bic.w	r2, r3, #1
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f023 030a 	bic.w	r3, r3, #10
 8004d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	621a      	str	r2, [r3, #32]
}
 8004d22:	bf00      	nop
 8004d24:	371c      	adds	r7, #28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr

08004d2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b087      	sub	sp, #28
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f023 0210 	bic.w	r2, r3, #16
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	031b      	lsls	r3, r3, #12
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	011b      	lsls	r3, r3, #4
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	621a      	str	r2, [r3, #32]
}
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b085      	sub	sp, #20
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f043 0307 	orr.w	r3, r3, #7
 8004db0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	609a      	str	r2, [r3, #8]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	021a      	lsls	r2, r3, #8
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	431a      	orrs	r2, r3
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	697a      	ldr	r2, [r7, #20]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	609a      	str	r2, [r3, #8]
}
 8004df8:	bf00      	nop
 8004dfa:	371c      	adds	r7, #28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d101      	bne.n	8004e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e054      	b.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a24      	ldr	r2, [pc, #144]	; (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d108      	bne.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004e4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a17      	ldr	r2, [pc, #92]	; (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00e      	beq.n	8004e9a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e84:	d009      	beq.n	8004e9a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a13      	ldr	r2, [pc, #76]	; (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d004      	beq.n	8004e9a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a11      	ldr	r2, [pc, #68]	; (8004edc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d10c      	bne.n	8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ea0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40012c00 	.word	0x40012c00
 8004ed8:	40000400 	.word	0x40000400
 8004edc:	40014000 	.word	0x40014000

08004ee0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e040      	b.n	8004fb0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d106      	bne.n	8004f44 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7fc fbc8 	bl	80016d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2224      	movs	r2, #36	; 0x24
 8004f48:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0201 	bic.w	r2, r2, #1
 8004f58:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fd32 	bl	80059cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 fbf9 	bl	8005760 <UART_SetConfig>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e01b      	b.n	8004fb0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 fdb1 	bl	8005b10 <UART_CheckIdleState>
 8004fae:	4603      	mov	r3, r0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3708      	adds	r7, #8
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08a      	sub	sp, #40	; 0x28
 8004fbc:	af02      	add	r7, sp, #8
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	603b      	str	r3, [r7, #0]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d178      	bne.n	80050c2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_UART_Transmit+0x24>
 8004fd6:	88fb      	ldrh	r3, [r7, #6]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e071      	b.n	80050c4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2221      	movs	r2, #33	; 0x21
 8004fec:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fee:	f7fc fd57 	bl	8001aa0 <HAL_GetTick>
 8004ff2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	88fa      	ldrh	r2, [r7, #6]
 8004ff8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	88fa      	ldrh	r2, [r7, #6]
 8005000:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800500c:	d108      	bne.n	8005020 <HAL_UART_Transmit+0x68>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d104      	bne.n	8005020 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005016:	2300      	movs	r3, #0
 8005018:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	61bb      	str	r3, [r7, #24]
 800501e:	e003      	b.n	8005028 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005024:	2300      	movs	r3, #0
 8005026:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005028:	e030      	b.n	800508c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2200      	movs	r2, #0
 8005032:	2180      	movs	r1, #128	; 0x80
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 fe13 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d004      	beq.n	800504a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e03c      	b.n	80050c4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10b      	bne.n	8005068 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	881a      	ldrh	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800505c:	b292      	uxth	r2, r2
 800505e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	3302      	adds	r3, #2
 8005064:	61bb      	str	r3, [r7, #24]
 8005066:	e008      	b.n	800507a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	781a      	ldrb	r2, [r3, #0]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	b292      	uxth	r2, r2
 8005072:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	3301      	adds	r3, #1
 8005078:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005080:	b29b      	uxth	r3, r3
 8005082:	3b01      	subs	r3, #1
 8005084:	b29a      	uxth	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005092:	b29b      	uxth	r3, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1c8      	bne.n	800502a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2200      	movs	r2, #0
 80050a0:	2140      	movs	r1, #64	; 0x40
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 fddc 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d004      	beq.n	80050b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2220      	movs	r2, #32
 80050b2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e005      	b.n	80050c4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2220      	movs	r2, #32
 80050bc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	e000      	b.n	80050c4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80050c2:	2302      	movs	r3, #2
  }
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3720      	adds	r7, #32
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b08a      	sub	sp, #40	; 0x28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	4613      	mov	r3, r2
 80050d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050e0:	2b20      	cmp	r3, #32
 80050e2:	d132      	bne.n	800514a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_UART_Receive_IT+0x24>
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e02b      	b.n	800514c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d018      	beq.n	800513a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	e853 3f00 	ldrex	r3, [r3]
 8005114:	613b      	str	r3, [r7, #16]
   return(result);
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800511c:	627b      	str	r3, [r7, #36]	; 0x24
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	461a      	mov	r2, r3
 8005124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005126:	623b      	str	r3, [r7, #32]
 8005128:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512a:	69f9      	ldr	r1, [r7, #28]
 800512c:	6a3a      	ldr	r2, [r7, #32]
 800512e:	e841 2300 	strex	r3, r2, [r1]
 8005132:	61bb      	str	r3, [r7, #24]
   return(result);
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1e6      	bne.n	8005108 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	461a      	mov	r2, r3
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fdfb 	bl	8005d3c <UART_Start_Receive_IT>
 8005146:	4603      	mov	r3, r0
 8005148:	e000      	b.n	800514c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800514a:	2302      	movs	r3, #2
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3728      	adds	r7, #40	; 0x28
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b0ba      	sub	sp, #232	; 0xe8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800517a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800517e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005182:	4013      	ands	r3, r2
 8005184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005188:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800518c:	2b00      	cmp	r3, #0
 800518e:	d115      	bne.n	80051bc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00f      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800519c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d009      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 82ab 	beq.w	8005708 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	4798      	blx	r3
      }
      return;
 80051ba:	e2a5      	b.n	8005708 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80051bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 8117 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80051c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80051d6:	4b85      	ldr	r3, [pc, #532]	; (80053ec <HAL_UART_IRQHandler+0x298>)
 80051d8:	4013      	ands	r3, r2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 810a 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d011      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
 80051ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00b      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2201      	movs	r2, #1
 80051fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005206:	f043 0201 	orr.w	r2, r3, #1
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d011      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
 800521c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00b      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2202      	movs	r2, #2
 800522e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d011      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
 800524c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2204      	movs	r2, #4
 800525e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005266:	f043 0202 	orr.w	r2, r3, #2
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d017      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800527c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005280:	f003 0320 	and.w	r3, r3, #32
 8005284:	2b00      	cmp	r3, #0
 8005286:	d105      	bne.n	8005294 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800528c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00b      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2208      	movs	r2, #8
 800529a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a2:	f043 0208 	orr.w	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80052ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d012      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00c      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052d4:	f043 0220 	orr.w	r2, r3, #32
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8211 	beq.w	800570c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00d      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005318:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005326:	2b40      	cmp	r3, #64	; 0x40
 8005328:	d005      	beq.n	8005336 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800532a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800532e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005332:	2b00      	cmp	r3, #0
 8005334:	d04f      	beq.n	80053d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fdc6 	bl	8005ec8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005346:	2b40      	cmp	r3, #64	; 0x40
 8005348:	d141      	bne.n	80053ce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3308      	adds	r3, #8
 8005350:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005360:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005364:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005368:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3308      	adds	r3, #8
 8005372:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005376:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800537a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005382:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800538e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d9      	bne.n	800534a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800539a:	2b00      	cmp	r3, #0
 800539c:	d013      	beq.n	80053c6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053a2:	4a13      	ldr	r2, [pc, #76]	; (80053f0 <HAL_UART_IRQHandler+0x29c>)
 80053a4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fc fd29 	bl	8001e02 <HAL_DMA_Abort_IT>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d017      	beq.n	80053e6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80053c0:	4610      	mov	r0, r2
 80053c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c4:	e00f      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9b4 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	e00b      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f9b0 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d4:	e007      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9ac 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80053e4:	e192      	b.n	800570c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e6:	bf00      	nop
    return;
 80053e8:	e190      	b.n	800570c <HAL_UART_IRQHandler+0x5b8>
 80053ea:	bf00      	nop
 80053ec:	04000120 	.word	0x04000120
 80053f0:	08005f91 	.word	0x08005f91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	f040 814b 	bne.w	8005694 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005402:	f003 0310 	and.w	r3, r3, #16
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8144 	beq.w	8005694 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800540c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 813d 	beq.w	8005694 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2210      	movs	r2, #16
 8005420:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542c:	2b40      	cmp	r3, #64	; 0x40
 800542e:	f040 80b5 	bne.w	800559c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800543e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 8164 	beq.w	8005710 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800544e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005452:	429a      	cmp	r2, r3
 8005454:	f080 815c 	bcs.w	8005710 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800545e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	2b20      	cmp	r3, #32
 800546a:	f000 8086 	beq.w	800557a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800547a:	e853 3f00 	ldrex	r3, [r3]
 800547e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005482:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005486:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800548a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005498:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800549c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80054a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80054b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1da      	bne.n	800546e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3308      	adds	r3, #8
 80054be:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054c2:	e853 3f00 	ldrex	r3, [r3]
 80054c6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80054c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054ca:	f023 0301 	bic.w	r3, r3, #1
 80054ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3308      	adds	r3, #8
 80054d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80054dc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80054e0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80054e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80054e8:	e841 2300 	strex	r3, r2, [r1]
 80054ec:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80054ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1e1      	bne.n	80054b8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3308      	adds	r3, #8
 80054fa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054fe:	e853 3f00 	ldrex	r3, [r3]
 8005502:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005504:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800550a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3308      	adds	r3, #8
 8005514:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005518:	66fa      	str	r2, [r7, #108]	; 0x6c
 800551a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800551e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005526:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e3      	bne.n	80054f4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2220      	movs	r2, #32
 8005530:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005542:	e853 3f00 	ldrex	r3, [r3]
 8005546:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800554a:	f023 0310 	bic.w	r3, r3, #16
 800554e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800555c:	65bb      	str	r3, [r7, #88]	; 0x58
 800555e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005560:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005562:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005564:	e841 2300 	strex	r3, r2, [r1]
 8005568:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800556a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1e4      	bne.n	800553a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005574:	4618      	mov	r0, r3
 8005576:	f7fc fc06 	bl	8001d86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2202      	movs	r2, #2
 800557e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800558c:	b29b      	uxth	r3, r3
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	b29b      	uxth	r3, r3
 8005592:	4619      	mov	r1, r3
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f8d7 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800559a:	e0b9      	b.n	8005710 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 80ab 	beq.w	8005714 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80055be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 80a6 	beq.w	8005714 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80055ea:	647b      	str	r3, [r7, #68]	; 0x44
 80055ec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e4      	bne.n	80055c8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3308      	adds	r3, #8
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	623b      	str	r3, [r7, #32]
   return(result);
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	3308      	adds	r3, #8
 800561e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005622:	633a      	str	r2, [r7, #48]	; 0x30
 8005624:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e3      	bne.n	80055fe <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2220      	movs	r2, #32
 800563a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	e853 3f00 	ldrex	r3, [r3]
 8005656:	60fb      	str	r3, [r7, #12]
   return(result);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0310 	bic.w	r3, r3, #16
 800565e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	69b9      	ldr	r1, [r7, #24]
 8005672:	69fa      	ldr	r2, [r7, #28]
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	617b      	str	r3, [r7, #20]
   return(result);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e4      	bne.n	800564a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005686:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800568a:	4619      	mov	r1, r3
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f85b 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005692:	e03f      	b.n	8005714 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00e      	beq.n	80056be <HAL_UART_IRQHandler+0x56a>
 80056a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d008      	beq.n	80056be <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80056b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fe52 	bl	8006360 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056bc:	e02d      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80056be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00e      	beq.n	80056e8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80056ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d008      	beq.n	80056e8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d01c      	beq.n	8005718 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	4798      	blx	r3
    }
    return;
 80056e6:	e017      	b.n	8005718 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d012      	beq.n	800571a <HAL_UART_IRQHandler+0x5c6>
 80056f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00c      	beq.n	800571a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fc5b 	bl	8005fbc <UART_EndTransmit_IT>
    return;
 8005706:	e008      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005708:	bf00      	nop
 800570a:	e006      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
    return;
 800570c:	bf00      	nop
 800570e:	e004      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005710:	bf00      	nop
 8005712:	e002      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005714:	bf00      	nop
 8005716:	e000      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
    return;
 8005718:	bf00      	nop
  }

}
 800571a:	37e8      	adds	r7, #232	; 0xe8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005768:	2300      	movs	r3, #0
 800576a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4b8a      	ldr	r3, [pc, #552]	; (80059b4 <UART_SetConfig+0x254>)
 800578c:	4013      	ands	r3, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	6979      	ldr	r1, [r7, #20]
 8005794:	430b      	orrs	r3, r1
 8005796:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a78      	ldr	r2, [pc, #480]	; (80059b8 <UART_SetConfig+0x258>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d120      	bne.n	800581e <UART_SetConfig+0xbe>
 80057dc:	4b77      	ldr	r3, [pc, #476]	; (80059bc <UART_SetConfig+0x25c>)
 80057de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e0:	f003 0303 	and.w	r3, r3, #3
 80057e4:	2b03      	cmp	r3, #3
 80057e6:	d817      	bhi.n	8005818 <UART_SetConfig+0xb8>
 80057e8:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <UART_SetConfig+0x90>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005801 	.word	0x08005801
 80057f4:	0800580d 	.word	0x0800580d
 80057f8:	08005813 	.word	0x08005813
 80057fc:	08005807 	.word	0x08005807
 8005800:	2300      	movs	r3, #0
 8005802:	77fb      	strb	r3, [r7, #31]
 8005804:	e01d      	b.n	8005842 <UART_SetConfig+0xe2>
 8005806:	2302      	movs	r3, #2
 8005808:	77fb      	strb	r3, [r7, #31]
 800580a:	e01a      	b.n	8005842 <UART_SetConfig+0xe2>
 800580c:	2304      	movs	r3, #4
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e017      	b.n	8005842 <UART_SetConfig+0xe2>
 8005812:	2308      	movs	r3, #8
 8005814:	77fb      	strb	r3, [r7, #31]
 8005816:	e014      	b.n	8005842 <UART_SetConfig+0xe2>
 8005818:	2310      	movs	r3, #16
 800581a:	77fb      	strb	r3, [r7, #31]
 800581c:	e011      	b.n	8005842 <UART_SetConfig+0xe2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a67      	ldr	r2, [pc, #412]	; (80059c0 <UART_SetConfig+0x260>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d102      	bne.n	800582e <UART_SetConfig+0xce>
 8005828:	2300      	movs	r3, #0
 800582a:	77fb      	strb	r3, [r7, #31]
 800582c:	e009      	b.n	8005842 <UART_SetConfig+0xe2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a64      	ldr	r2, [pc, #400]	; (80059c4 <UART_SetConfig+0x264>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d102      	bne.n	800583e <UART_SetConfig+0xde>
 8005838:	2300      	movs	r3, #0
 800583a:	77fb      	strb	r3, [r7, #31]
 800583c:	e001      	b.n	8005842 <UART_SetConfig+0xe2>
 800583e:	2310      	movs	r3, #16
 8005840:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800584a:	d15a      	bne.n	8005902 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800584c:	7ffb      	ldrb	r3, [r7, #31]
 800584e:	2b08      	cmp	r3, #8
 8005850:	d827      	bhi.n	80058a2 <UART_SetConfig+0x142>
 8005852:	a201      	add	r2, pc, #4	; (adr r2, 8005858 <UART_SetConfig+0xf8>)
 8005854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005858:	0800587d 	.word	0x0800587d
 800585c:	08005885 	.word	0x08005885
 8005860:	0800588d 	.word	0x0800588d
 8005864:	080058a3 	.word	0x080058a3
 8005868:	08005893 	.word	0x08005893
 800586c:	080058a3 	.word	0x080058a3
 8005870:	080058a3 	.word	0x080058a3
 8005874:	080058a3 	.word	0x080058a3
 8005878:	0800589b 	.word	0x0800589b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800587c:	f7fe fd92 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
 8005880:	61b8      	str	r0, [r7, #24]
        break;
 8005882:	e013      	b.n	80058ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005884:	f7fe fdb0 	bl	80043e8 <HAL_RCC_GetPCLK2Freq>
 8005888:	61b8      	str	r0, [r7, #24]
        break;
 800588a:	e00f      	b.n	80058ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800588c:	4b4e      	ldr	r3, [pc, #312]	; (80059c8 <UART_SetConfig+0x268>)
 800588e:	61bb      	str	r3, [r7, #24]
        break;
 8005890:	e00c      	b.n	80058ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005892:	f7fe fd27 	bl	80042e4 <HAL_RCC_GetSysClockFreq>
 8005896:	61b8      	str	r0, [r7, #24]
        break;
 8005898:	e008      	b.n	80058ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800589e:	61bb      	str	r3, [r7, #24]
        break;
 80058a0:	e004      	b.n	80058ac <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	77bb      	strb	r3, [r7, #30]
        break;
 80058aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d074      	beq.n	800599c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	005a      	lsls	r2, r3, #1
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	085b      	lsrs	r3, r3, #1
 80058bc:	441a      	add	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	2b0f      	cmp	r3, #15
 80058cc:	d916      	bls.n	80058fc <UART_SetConfig+0x19c>
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058d4:	d212      	bcs.n	80058fc <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	b29b      	uxth	r3, r3
 80058da:	f023 030f 	bic.w	r3, r3, #15
 80058de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	085b      	lsrs	r3, r3, #1
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	89fb      	ldrh	r3, [r7, #14]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	89fa      	ldrh	r2, [r7, #14]
 80058f8:	60da      	str	r2, [r3, #12]
 80058fa:	e04f      	b.n	800599c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	77bb      	strb	r3, [r7, #30]
 8005900:	e04c      	b.n	800599c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005902:	7ffb      	ldrb	r3, [r7, #31]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d828      	bhi.n	800595a <UART_SetConfig+0x1fa>
 8005908:	a201      	add	r2, pc, #4	; (adr r2, 8005910 <UART_SetConfig+0x1b0>)
 800590a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590e:	bf00      	nop
 8005910:	08005935 	.word	0x08005935
 8005914:	0800593d 	.word	0x0800593d
 8005918:	08005945 	.word	0x08005945
 800591c:	0800595b 	.word	0x0800595b
 8005920:	0800594b 	.word	0x0800594b
 8005924:	0800595b 	.word	0x0800595b
 8005928:	0800595b 	.word	0x0800595b
 800592c:	0800595b 	.word	0x0800595b
 8005930:	08005953 	.word	0x08005953
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005934:	f7fe fd36 	bl	80043a4 <HAL_RCC_GetPCLK1Freq>
 8005938:	61b8      	str	r0, [r7, #24]
        break;
 800593a:	e013      	b.n	8005964 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800593c:	f7fe fd54 	bl	80043e8 <HAL_RCC_GetPCLK2Freq>
 8005940:	61b8      	str	r0, [r7, #24]
        break;
 8005942:	e00f      	b.n	8005964 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005944:	4b20      	ldr	r3, [pc, #128]	; (80059c8 <UART_SetConfig+0x268>)
 8005946:	61bb      	str	r3, [r7, #24]
        break;
 8005948:	e00c      	b.n	8005964 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800594a:	f7fe fccb 	bl	80042e4 <HAL_RCC_GetSysClockFreq>
 800594e:	61b8      	str	r0, [r7, #24]
        break;
 8005950:	e008      	b.n	8005964 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005956:	61bb      	str	r3, [r7, #24]
        break;
 8005958:	e004      	b.n	8005964 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	77bb      	strb	r3, [r7, #30]
        break;
 8005962:	bf00      	nop
    }

    if (pclk != 0U)
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d018      	beq.n	800599c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	085a      	lsrs	r2, r3, #1
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	441a      	add	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	fbb2 f3f3 	udiv	r3, r2, r3
 800597c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	2b0f      	cmp	r3, #15
 8005982:	d909      	bls.n	8005998 <UART_SetConfig+0x238>
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800598a:	d205      	bcs.n	8005998 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	b29a      	uxth	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60da      	str	r2, [r3, #12]
 8005996:	e001      	b.n	800599c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80059a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3720      	adds	r7, #32
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	efff69f3 	.word	0xefff69f3
 80059b8:	40013800 	.word	0x40013800
 80059bc:	40021000 	.word	0x40021000
 80059c0:	40004400 	.word	0x40004400
 80059c4:	40004800 	.word	0x40004800
 80059c8:	007a1200 	.word	0x007a1200

080059cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00a      	beq.n	80059f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	430a      	orrs	r2, r1
 8005a16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d01a      	beq.n	8005ae2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005aca:	d10a      	bne.n	8005ae2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]
  }
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b098      	sub	sp, #96	; 0x60
 8005b14:	af02      	add	r7, sp, #8
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b20:	f7fb ffbe 	bl	8001aa0 <HAL_GetTick>
 8005b24:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0308 	and.w	r3, r3, #8
 8005b30:	2b08      	cmp	r3, #8
 8005b32:	d12e      	bne.n	8005b92 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f88c 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d021      	beq.n	8005b92 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b56:	e853 3f00 	ldrex	r3, [r3]
 8005b5a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b62:	653b      	str	r3, [r7, #80]	; 0x50
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	461a      	mov	r2, r3
 8005b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b6c:	647b      	str	r3, [r7, #68]	; 0x44
 8005b6e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b74:	e841 2300 	strex	r3, r2, [r1]
 8005b78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e6      	bne.n	8005b4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e062      	b.n	8005c58 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0304 	and.w	r3, r3, #4
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d149      	bne.n	8005c34 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f856 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d03c      	beq.n	8005c34 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	623b      	str	r3, [r7, #32]
   return(result);
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8005bda:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e6      	bne.n	8005bba <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3308      	adds	r3, #8
 8005bf2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	e853 3f00 	ldrex	r3, [r3]
 8005bfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f023 0301 	bic.w	r3, r3, #1
 8005c02:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	3308      	adds	r3, #8
 8005c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c0c:	61fa      	str	r2, [r7, #28]
 8005c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	69b9      	ldr	r1, [r7, #24]
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	617b      	str	r3, [r7, #20]
   return(result);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e5      	bne.n	8005bec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e011      	b.n	8005c58 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3758      	adds	r7, #88	; 0x58
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c70:	e04f      	b.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c78:	d04b      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7a:	f7fb ff11 	bl	8001aa0 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d302      	bcc.n	8005c90 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d101      	bne.n	8005c94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e04e      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0304 	and.w	r3, r3, #4
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d037      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	2b80      	cmp	r3, #128	; 0x80
 8005ca6:	d034      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b40      	cmp	r3, #64	; 0x40
 8005cac:	d031      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d110      	bne.n	8005cde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f8ff 	bl	8005ec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2208      	movs	r2, #8
 8005cce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e029      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cec:	d111      	bne.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f8e5 	bl	8005ec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e00f      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	bf0c      	ite	eq
 8005d22:	2301      	moveq	r3, #1
 8005d24:	2300      	movne	r3, #0
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	461a      	mov	r2, r3
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d0a0      	beq.n	8005c72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
	...

08005d3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b097      	sub	sp, #92	; 0x5c
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	4613      	mov	r3, r2
 8005d48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	88fa      	ldrh	r2, [r7, #6]
 8005d54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	88fa      	ldrh	r2, [r7, #6]
 8005d5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d6e:	d10e      	bne.n	8005d8e <UART_Start_Receive_IT+0x52>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <UART_Start_Receive_IT+0x48>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005d7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d82:	e02d      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	22ff      	movs	r2, #255	; 0xff
 8005d88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d8c:	e028      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10d      	bne.n	8005db2 <UART_Start_Receive_IT+0x76>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d104      	bne.n	8005da8 <UART_Start_Receive_IT+0x6c>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	22ff      	movs	r2, #255	; 0xff
 8005da2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005da6:	e01b      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	227f      	movs	r2, #127	; 0x7f
 8005dac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005db0:	e016      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dba:	d10d      	bne.n	8005dd8 <UART_Start_Receive_IT+0x9c>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d104      	bne.n	8005dce <UART_Start_Receive_IT+0x92>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	227f      	movs	r2, #127	; 0x7f
 8005dc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dcc:	e008      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	223f      	movs	r2, #63	; 0x3f
 8005dd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dd6:	e003      	b.n	8005de0 <UART_Start_Receive_IT+0xa4>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2222      	movs	r2, #34	; 0x22
 8005dec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3308      	adds	r3, #8
 8005df6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dfa:	e853 3f00 	ldrex	r3, [r3]
 8005dfe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e02:	f043 0301 	orr.w	r3, r3, #1
 8005e06:	657b      	str	r3, [r7, #84]	; 0x54
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005e10:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e12:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e14:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e18:	e841 2300 	strex	r3, r2, [r1]
 8005e1c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1e5      	bne.n	8005df0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e2c:	d107      	bne.n	8005e3e <UART_Start_Receive_IT+0x102>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d103      	bne.n	8005e3e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4a21      	ldr	r2, [pc, #132]	; (8005ec0 <UART_Start_Receive_IT+0x184>)
 8005e3a:	669a      	str	r2, [r3, #104]	; 0x68
 8005e3c:	e002      	b.n	8005e44 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	4a20      	ldr	r2, [pc, #128]	; (8005ec4 <UART_Start_Receive_IT+0x188>)
 8005e42:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d019      	beq.n	8005e80 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e54:	e853 3f00 	ldrex	r3, [r3]
 8005e58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005e60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e6a:	637b      	str	r3, [r7, #52]	; 0x34
 8005e6c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e6      	bne.n	8005e4c <UART_Start_Receive_IT+0x110>
 8005e7e:	e018      	b.n	8005eb2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	e853 3f00 	ldrex	r3, [r3]
 8005e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	f043 0320 	orr.w	r3, r3, #32
 8005e94:	653b      	str	r3, [r7, #80]	; 0x50
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e9e:	623b      	str	r3, [r7, #32]
 8005ea0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea2:	69f9      	ldr	r1, [r7, #28]
 8005ea4:	6a3a      	ldr	r2, [r7, #32]
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e6      	bne.n	8005e80 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	375c      	adds	r7, #92	; 0x5c
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	080061b9 	.word	0x080061b9
 8005ec4:	08006011 	.word	0x08006011

08005ec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b095      	sub	sp, #84	; 0x54
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ed8:	e853 3f00 	ldrex	r3, [r3]
 8005edc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ee4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eee:	643b      	str	r3, [r7, #64]	; 0x40
 8005ef0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ef4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1e6      	bne.n	8005ed0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3308      	adds	r3, #8
 8005f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	e853 3f00 	ldrex	r3, [r3]
 8005f10:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	f023 0301 	bic.w	r3, r3, #1
 8005f18:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3308      	adds	r3, #8
 8005f20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f2a:	e841 2300 	strex	r3, r2, [r1]
 8005f2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1e5      	bne.n	8005f02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d118      	bne.n	8005f70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	e853 3f00 	ldrex	r3, [r3]
 8005f4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f023 0310 	bic.w	r3, r3, #16
 8005f52:	647b      	str	r3, [r7, #68]	; 0x44
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	461a      	mov	r2, r3
 8005f5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f5c:	61bb      	str	r3, [r7, #24]
 8005f5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	6979      	ldr	r1, [r7, #20]
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	e841 2300 	strex	r3, r2, [r1]
 8005f68:	613b      	str	r3, [r7, #16]
   return(result);
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e6      	bne.n	8005f3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2220      	movs	r2, #32
 8005f74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f84:	bf00      	nop
 8005f86:	3754      	adds	r7, #84	; 0x54
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f7ff fbc0 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fb4:	bf00      	nop
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	e853 3f00 	ldrex	r3, [r3]
 8005fd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fd8:	61fb      	str	r3, [r7, #28]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	61bb      	str	r3, [r7, #24]
 8005fe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	6979      	ldr	r1, [r7, #20]
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1e6      	bne.n	8005fc4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2220      	movs	r2, #32
 8005ffa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff fb8c 	bl	8005720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006008:	bf00      	nop
 800600a:	3720      	adds	r7, #32
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b09c      	sub	sp, #112	; 0x70
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800601e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006028:	2b22      	cmp	r3, #34	; 0x22
 800602a:	f040 80b9 	bne.w	80061a0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006034:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006038:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800603c:	b2d9      	uxtb	r1, r3
 800603e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006042:	b2da      	uxtb	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006048:	400a      	ands	r2, r1
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006070:	b29b      	uxth	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	f040 809c 	bne.w	80061b0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006080:	e853 3f00 	ldrex	r3, [r3]
 8006084:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006086:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006088:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800608c:	66bb      	str	r3, [r7, #104]	; 0x68
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006096:	65bb      	str	r3, [r7, #88]	; 0x58
 8006098:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800609c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e6      	bne.n	8006078 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3308      	adds	r3, #8
 80060b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80060ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060bc:	f023 0301 	bic.w	r3, r3, #1
 80060c0:	667b      	str	r3, [r7, #100]	; 0x64
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3308      	adds	r3, #8
 80060c8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80060ca:	647a      	str	r2, [r7, #68]	; 0x44
 80060cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80060d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060d2:	e841 2300 	strex	r3, r2, [r1]
 80060d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80060d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1e5      	bne.n	80060aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d018      	beq.n	8006132 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006108:	e853 3f00 	ldrex	r3, [r3]
 800610c:	623b      	str	r3, [r7, #32]
   return(result);
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006114:	663b      	str	r3, [r7, #96]	; 0x60
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	461a      	mov	r2, r3
 800611c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800611e:	633b      	str	r3, [r7, #48]	; 0x30
 8006120:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006122:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800612c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e6      	bne.n	8006100 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006136:	2b01      	cmp	r3, #1
 8006138:	d12e      	bne.n	8006198 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	e853 3f00 	ldrex	r3, [r3]
 800614c:	60fb      	str	r3, [r7, #12]
   return(result);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f023 0310 	bic.w	r3, r3, #16
 8006154:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800615e:	61fb      	str	r3, [r7, #28]
 8006160:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006162:	69b9      	ldr	r1, [r7, #24]
 8006164:	69fa      	ldr	r2, [r7, #28]
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	617b      	str	r3, [r7, #20]
   return(result);
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e6      	bne.n	8006140 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	f003 0310 	and.w	r3, r3, #16
 800617c:	2b10      	cmp	r3, #16
 800617e:	d103      	bne.n	8006188 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2210      	movs	r2, #16
 8006186:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800618e:	4619      	mov	r1, r3
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7ff fad9 	bl	8005748 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006196:	e00b      	b.n	80061b0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7fb f89b 	bl	80012d4 <HAL_UART_RxCpltCallback>
}
 800619e:	e007      	b.n	80061b0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0208 	orr.w	r2, r2, #8
 80061ae:	619a      	str	r2, [r3, #24]
}
 80061b0:	bf00      	nop
 80061b2:	3770      	adds	r7, #112	; 0x70
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b09c      	sub	sp, #112	; 0x70
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80061c6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061d0:	2b22      	cmp	r3, #34	; 0x22
 80061d2:	f040 80b9 	bne.w	8006348 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061dc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80061e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80061ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80061ee:	4013      	ands	r3, r2
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061fa:	1c9a      	adds	r2, r3, #2
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006206:	b29b      	uxth	r3, r3
 8006208:	3b01      	subs	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006218:	b29b      	uxth	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	f040 809c 	bne.w	8006358 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006228:	e853 3f00 	ldrex	r3, [r3]
 800622c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800622e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006234:	667b      	str	r3, [r7, #100]	; 0x64
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800623e:	657b      	str	r3, [r7, #84]	; 0x54
 8006240:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006242:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006244:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006246:	e841 2300 	strex	r3, r2, [r1]
 800624a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800624c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1e6      	bne.n	8006220 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	3308      	adds	r3, #8
 8006258:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800625c:	e853 3f00 	ldrex	r3, [r3]
 8006260:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006264:	f023 0301 	bic.w	r3, r3, #1
 8006268:	663b      	str	r3, [r7, #96]	; 0x60
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	3308      	adds	r3, #8
 8006270:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006272:	643a      	str	r2, [r7, #64]	; 0x40
 8006274:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006276:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006278:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800627a:	e841 2300 	strex	r3, r2, [r1]
 800627e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1e5      	bne.n	8006252 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2220      	movs	r2, #32
 800628a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d018      	beq.n	80062da <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	e853 3f00 	ldrex	r3, [r3]
 80062b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80062bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062c8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80062cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e6      	bne.n	80062a8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d12e      	bne.n	8006340 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	e853 3f00 	ldrex	r3, [r3]
 80062f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f023 0310 	bic.w	r3, r3, #16
 80062fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	461a      	mov	r2, r3
 8006304:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006306:	61bb      	str	r3, [r7, #24]
 8006308:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630a:	6979      	ldr	r1, [r7, #20]
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	613b      	str	r3, [r7, #16]
   return(result);
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1e6      	bne.n	80062e8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	f003 0310 	and.w	r3, r3, #16
 8006324:	2b10      	cmp	r3, #16
 8006326:	d103      	bne.n	8006330 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2210      	movs	r2, #16
 800632e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006336:	4619      	mov	r1, r3
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7ff fa05 	bl	8005748 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800633e:	e00b      	b.n	8006358 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7fa ffc7 	bl	80012d4 <HAL_UART_RxCpltCallback>
}
 8006346:	e007      	b.n	8006358 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	699a      	ldr	r2, [r3, #24]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0208 	orr.w	r2, r2, #8
 8006356:	619a      	str	r2, [r3, #24]
}
 8006358:	bf00      	nop
 800635a:	3770      	adds	r7, #112	; 0x70
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <__cvt>:
 8006374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006378:	ec55 4b10 	vmov	r4, r5, d0
 800637c:	2d00      	cmp	r5, #0
 800637e:	460e      	mov	r6, r1
 8006380:	4619      	mov	r1, r3
 8006382:	462b      	mov	r3, r5
 8006384:	bfbb      	ittet	lt
 8006386:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800638a:	461d      	movlt	r5, r3
 800638c:	2300      	movge	r3, #0
 800638e:	232d      	movlt	r3, #45	; 0x2d
 8006390:	700b      	strb	r3, [r1, #0]
 8006392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006394:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006398:	4691      	mov	r9, r2
 800639a:	f023 0820 	bic.w	r8, r3, #32
 800639e:	bfbc      	itt	lt
 80063a0:	4622      	movlt	r2, r4
 80063a2:	4614      	movlt	r4, r2
 80063a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063a8:	d005      	beq.n	80063b6 <__cvt+0x42>
 80063aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063ae:	d100      	bne.n	80063b2 <__cvt+0x3e>
 80063b0:	3601      	adds	r6, #1
 80063b2:	2102      	movs	r1, #2
 80063b4:	e000      	b.n	80063b8 <__cvt+0x44>
 80063b6:	2103      	movs	r1, #3
 80063b8:	ab03      	add	r3, sp, #12
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	ab02      	add	r3, sp, #8
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	ec45 4b10 	vmov	d0, r4, r5
 80063c4:	4653      	mov	r3, sl
 80063c6:	4632      	mov	r2, r6
 80063c8:	f000 feaa 	bl	8007120 <_dtoa_r>
 80063cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063d0:	4607      	mov	r7, r0
 80063d2:	d102      	bne.n	80063da <__cvt+0x66>
 80063d4:	f019 0f01 	tst.w	r9, #1
 80063d8:	d022      	beq.n	8006420 <__cvt+0xac>
 80063da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063de:	eb07 0906 	add.w	r9, r7, r6
 80063e2:	d110      	bne.n	8006406 <__cvt+0x92>
 80063e4:	783b      	ldrb	r3, [r7, #0]
 80063e6:	2b30      	cmp	r3, #48	; 0x30
 80063e8:	d10a      	bne.n	8006400 <__cvt+0x8c>
 80063ea:	2200      	movs	r2, #0
 80063ec:	2300      	movs	r3, #0
 80063ee:	4620      	mov	r0, r4
 80063f0:	4629      	mov	r1, r5
 80063f2:	f7fa fb79 	bl	8000ae8 <__aeabi_dcmpeq>
 80063f6:	b918      	cbnz	r0, 8006400 <__cvt+0x8c>
 80063f8:	f1c6 0601 	rsb	r6, r6, #1
 80063fc:	f8ca 6000 	str.w	r6, [sl]
 8006400:	f8da 3000 	ldr.w	r3, [sl]
 8006404:	4499      	add	r9, r3
 8006406:	2200      	movs	r2, #0
 8006408:	2300      	movs	r3, #0
 800640a:	4620      	mov	r0, r4
 800640c:	4629      	mov	r1, r5
 800640e:	f7fa fb6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006412:	b108      	cbz	r0, 8006418 <__cvt+0xa4>
 8006414:	f8cd 900c 	str.w	r9, [sp, #12]
 8006418:	2230      	movs	r2, #48	; 0x30
 800641a:	9b03      	ldr	r3, [sp, #12]
 800641c:	454b      	cmp	r3, r9
 800641e:	d307      	bcc.n	8006430 <__cvt+0xbc>
 8006420:	9b03      	ldr	r3, [sp, #12]
 8006422:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006424:	1bdb      	subs	r3, r3, r7
 8006426:	4638      	mov	r0, r7
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	b004      	add	sp, #16
 800642c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006430:	1c59      	adds	r1, r3, #1
 8006432:	9103      	str	r1, [sp, #12]
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	e7f0      	b.n	800641a <__cvt+0xa6>

08006438 <__exponent>:
 8006438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800643a:	4603      	mov	r3, r0
 800643c:	2900      	cmp	r1, #0
 800643e:	bfb8      	it	lt
 8006440:	4249      	neglt	r1, r1
 8006442:	f803 2b02 	strb.w	r2, [r3], #2
 8006446:	bfb4      	ite	lt
 8006448:	222d      	movlt	r2, #45	; 0x2d
 800644a:	222b      	movge	r2, #43	; 0x2b
 800644c:	2909      	cmp	r1, #9
 800644e:	7042      	strb	r2, [r0, #1]
 8006450:	dd2a      	ble.n	80064a8 <__exponent+0x70>
 8006452:	f10d 0207 	add.w	r2, sp, #7
 8006456:	4617      	mov	r7, r2
 8006458:	260a      	movs	r6, #10
 800645a:	4694      	mov	ip, r2
 800645c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006460:	fb06 1415 	mls	r4, r6, r5, r1
 8006464:	3430      	adds	r4, #48	; 0x30
 8006466:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800646a:	460c      	mov	r4, r1
 800646c:	2c63      	cmp	r4, #99	; 0x63
 800646e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006472:	4629      	mov	r1, r5
 8006474:	dcf1      	bgt.n	800645a <__exponent+0x22>
 8006476:	3130      	adds	r1, #48	; 0x30
 8006478:	f1ac 0402 	sub.w	r4, ip, #2
 800647c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006480:	1c41      	adds	r1, r0, #1
 8006482:	4622      	mov	r2, r4
 8006484:	42ba      	cmp	r2, r7
 8006486:	d30a      	bcc.n	800649e <__exponent+0x66>
 8006488:	f10d 0209 	add.w	r2, sp, #9
 800648c:	eba2 020c 	sub.w	r2, r2, ip
 8006490:	42bc      	cmp	r4, r7
 8006492:	bf88      	it	hi
 8006494:	2200      	movhi	r2, #0
 8006496:	4413      	add	r3, r2
 8006498:	1a18      	subs	r0, r3, r0
 800649a:	b003      	add	sp, #12
 800649c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800649e:	f812 5b01 	ldrb.w	r5, [r2], #1
 80064a2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80064a6:	e7ed      	b.n	8006484 <__exponent+0x4c>
 80064a8:	2330      	movs	r3, #48	; 0x30
 80064aa:	3130      	adds	r1, #48	; 0x30
 80064ac:	7083      	strb	r3, [r0, #2]
 80064ae:	70c1      	strb	r1, [r0, #3]
 80064b0:	1d03      	adds	r3, r0, #4
 80064b2:	e7f1      	b.n	8006498 <__exponent+0x60>

080064b4 <_printf_float>:
 80064b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b8:	ed2d 8b02 	vpush	{d8}
 80064bc:	b08d      	sub	sp, #52	; 0x34
 80064be:	460c      	mov	r4, r1
 80064c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064c4:	4616      	mov	r6, r2
 80064c6:	461f      	mov	r7, r3
 80064c8:	4605      	mov	r5, r0
 80064ca:	f000 fd29 	bl	8006f20 <_localeconv_r>
 80064ce:	f8d0 a000 	ldr.w	sl, [r0]
 80064d2:	4650      	mov	r0, sl
 80064d4:	f7f9 fedc 	bl	8000290 <strlen>
 80064d8:	2300      	movs	r3, #0
 80064da:	930a      	str	r3, [sp, #40]	; 0x28
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	9305      	str	r3, [sp, #20]
 80064e0:	f8d8 3000 	ldr.w	r3, [r8]
 80064e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064e8:	3307      	adds	r3, #7
 80064ea:	f023 0307 	bic.w	r3, r3, #7
 80064ee:	f103 0208 	add.w	r2, r3, #8
 80064f2:	f8c8 2000 	str.w	r2, [r8]
 80064f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064fe:	9307      	str	r3, [sp, #28]
 8006500:	f8cd 8018 	str.w	r8, [sp, #24]
 8006504:	ee08 0a10 	vmov	s16, r0
 8006508:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800650c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006510:	4b9e      	ldr	r3, [pc, #632]	; (800678c <_printf_float+0x2d8>)
 8006512:	f04f 32ff 	mov.w	r2, #4294967295
 8006516:	f7fa fb19 	bl	8000b4c <__aeabi_dcmpun>
 800651a:	bb88      	cbnz	r0, 8006580 <_printf_float+0xcc>
 800651c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006520:	4b9a      	ldr	r3, [pc, #616]	; (800678c <_printf_float+0x2d8>)
 8006522:	f04f 32ff 	mov.w	r2, #4294967295
 8006526:	f7fa faf3 	bl	8000b10 <__aeabi_dcmple>
 800652a:	bb48      	cbnz	r0, 8006580 <_printf_float+0xcc>
 800652c:	2200      	movs	r2, #0
 800652e:	2300      	movs	r3, #0
 8006530:	4640      	mov	r0, r8
 8006532:	4649      	mov	r1, r9
 8006534:	f7fa fae2 	bl	8000afc <__aeabi_dcmplt>
 8006538:	b110      	cbz	r0, 8006540 <_printf_float+0x8c>
 800653a:	232d      	movs	r3, #45	; 0x2d
 800653c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006540:	4a93      	ldr	r2, [pc, #588]	; (8006790 <_printf_float+0x2dc>)
 8006542:	4b94      	ldr	r3, [pc, #592]	; (8006794 <_printf_float+0x2e0>)
 8006544:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006548:	bf94      	ite	ls
 800654a:	4690      	movls	r8, r2
 800654c:	4698      	movhi	r8, r3
 800654e:	2303      	movs	r3, #3
 8006550:	6123      	str	r3, [r4, #16]
 8006552:	9b05      	ldr	r3, [sp, #20]
 8006554:	f023 0304 	bic.w	r3, r3, #4
 8006558:	6023      	str	r3, [r4, #0]
 800655a:	f04f 0900 	mov.w	r9, #0
 800655e:	9700      	str	r7, [sp, #0]
 8006560:	4633      	mov	r3, r6
 8006562:	aa0b      	add	r2, sp, #44	; 0x2c
 8006564:	4621      	mov	r1, r4
 8006566:	4628      	mov	r0, r5
 8006568:	f000 f9da 	bl	8006920 <_printf_common>
 800656c:	3001      	adds	r0, #1
 800656e:	f040 8090 	bne.w	8006692 <_printf_float+0x1de>
 8006572:	f04f 30ff 	mov.w	r0, #4294967295
 8006576:	b00d      	add	sp, #52	; 0x34
 8006578:	ecbd 8b02 	vpop	{d8}
 800657c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006580:	4642      	mov	r2, r8
 8006582:	464b      	mov	r3, r9
 8006584:	4640      	mov	r0, r8
 8006586:	4649      	mov	r1, r9
 8006588:	f7fa fae0 	bl	8000b4c <__aeabi_dcmpun>
 800658c:	b140      	cbz	r0, 80065a0 <_printf_float+0xec>
 800658e:	464b      	mov	r3, r9
 8006590:	2b00      	cmp	r3, #0
 8006592:	bfbc      	itt	lt
 8006594:	232d      	movlt	r3, #45	; 0x2d
 8006596:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800659a:	4a7f      	ldr	r2, [pc, #508]	; (8006798 <_printf_float+0x2e4>)
 800659c:	4b7f      	ldr	r3, [pc, #508]	; (800679c <_printf_float+0x2e8>)
 800659e:	e7d1      	b.n	8006544 <_printf_float+0x90>
 80065a0:	6863      	ldr	r3, [r4, #4]
 80065a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065a6:	9206      	str	r2, [sp, #24]
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	d13f      	bne.n	800662c <_printf_float+0x178>
 80065ac:	2306      	movs	r3, #6
 80065ae:	6063      	str	r3, [r4, #4]
 80065b0:	9b05      	ldr	r3, [sp, #20]
 80065b2:	6861      	ldr	r1, [r4, #4]
 80065b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065b8:	2300      	movs	r3, #0
 80065ba:	9303      	str	r3, [sp, #12]
 80065bc:	ab0a      	add	r3, sp, #40	; 0x28
 80065be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065c2:	ab09      	add	r3, sp, #36	; 0x24
 80065c4:	ec49 8b10 	vmov	d0, r8, r9
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	6022      	str	r2, [r4, #0]
 80065cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065d0:	4628      	mov	r0, r5
 80065d2:	f7ff fecf 	bl	8006374 <__cvt>
 80065d6:	9b06      	ldr	r3, [sp, #24]
 80065d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065da:	2b47      	cmp	r3, #71	; 0x47
 80065dc:	4680      	mov	r8, r0
 80065de:	d108      	bne.n	80065f2 <_printf_float+0x13e>
 80065e0:	1cc8      	adds	r0, r1, #3
 80065e2:	db02      	blt.n	80065ea <_printf_float+0x136>
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	4299      	cmp	r1, r3
 80065e8:	dd41      	ble.n	800666e <_printf_float+0x1ba>
 80065ea:	f1ab 0302 	sub.w	r3, fp, #2
 80065ee:	fa5f fb83 	uxtb.w	fp, r3
 80065f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065f6:	d820      	bhi.n	800663a <_printf_float+0x186>
 80065f8:	3901      	subs	r1, #1
 80065fa:	465a      	mov	r2, fp
 80065fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006600:	9109      	str	r1, [sp, #36]	; 0x24
 8006602:	f7ff ff19 	bl	8006438 <__exponent>
 8006606:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006608:	1813      	adds	r3, r2, r0
 800660a:	2a01      	cmp	r2, #1
 800660c:	4681      	mov	r9, r0
 800660e:	6123      	str	r3, [r4, #16]
 8006610:	dc02      	bgt.n	8006618 <_printf_float+0x164>
 8006612:	6822      	ldr	r2, [r4, #0]
 8006614:	07d2      	lsls	r2, r2, #31
 8006616:	d501      	bpl.n	800661c <_printf_float+0x168>
 8006618:	3301      	adds	r3, #1
 800661a:	6123      	str	r3, [r4, #16]
 800661c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006620:	2b00      	cmp	r3, #0
 8006622:	d09c      	beq.n	800655e <_printf_float+0xaa>
 8006624:	232d      	movs	r3, #45	; 0x2d
 8006626:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800662a:	e798      	b.n	800655e <_printf_float+0xaa>
 800662c:	9a06      	ldr	r2, [sp, #24]
 800662e:	2a47      	cmp	r2, #71	; 0x47
 8006630:	d1be      	bne.n	80065b0 <_printf_float+0xfc>
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1bc      	bne.n	80065b0 <_printf_float+0xfc>
 8006636:	2301      	movs	r3, #1
 8006638:	e7b9      	b.n	80065ae <_printf_float+0xfa>
 800663a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800663e:	d118      	bne.n	8006672 <_printf_float+0x1be>
 8006640:	2900      	cmp	r1, #0
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	dd0b      	ble.n	800665e <_printf_float+0x1aa>
 8006646:	6121      	str	r1, [r4, #16]
 8006648:	b913      	cbnz	r3, 8006650 <_printf_float+0x19c>
 800664a:	6822      	ldr	r2, [r4, #0]
 800664c:	07d0      	lsls	r0, r2, #31
 800664e:	d502      	bpl.n	8006656 <_printf_float+0x1a2>
 8006650:	3301      	adds	r3, #1
 8006652:	440b      	add	r3, r1
 8006654:	6123      	str	r3, [r4, #16]
 8006656:	65a1      	str	r1, [r4, #88]	; 0x58
 8006658:	f04f 0900 	mov.w	r9, #0
 800665c:	e7de      	b.n	800661c <_printf_float+0x168>
 800665e:	b913      	cbnz	r3, 8006666 <_printf_float+0x1b2>
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	07d2      	lsls	r2, r2, #31
 8006664:	d501      	bpl.n	800666a <_printf_float+0x1b6>
 8006666:	3302      	adds	r3, #2
 8006668:	e7f4      	b.n	8006654 <_printf_float+0x1a0>
 800666a:	2301      	movs	r3, #1
 800666c:	e7f2      	b.n	8006654 <_printf_float+0x1a0>
 800666e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006674:	4299      	cmp	r1, r3
 8006676:	db05      	blt.n	8006684 <_printf_float+0x1d0>
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	6121      	str	r1, [r4, #16]
 800667c:	07d8      	lsls	r0, r3, #31
 800667e:	d5ea      	bpl.n	8006656 <_printf_float+0x1a2>
 8006680:	1c4b      	adds	r3, r1, #1
 8006682:	e7e7      	b.n	8006654 <_printf_float+0x1a0>
 8006684:	2900      	cmp	r1, #0
 8006686:	bfd4      	ite	le
 8006688:	f1c1 0202 	rsble	r2, r1, #2
 800668c:	2201      	movgt	r2, #1
 800668e:	4413      	add	r3, r2
 8006690:	e7e0      	b.n	8006654 <_printf_float+0x1a0>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	055a      	lsls	r2, r3, #21
 8006696:	d407      	bmi.n	80066a8 <_printf_float+0x1f4>
 8006698:	6923      	ldr	r3, [r4, #16]
 800669a:	4642      	mov	r2, r8
 800669c:	4631      	mov	r1, r6
 800669e:	4628      	mov	r0, r5
 80066a0:	47b8      	blx	r7
 80066a2:	3001      	adds	r0, #1
 80066a4:	d12c      	bne.n	8006700 <_printf_float+0x24c>
 80066a6:	e764      	b.n	8006572 <_printf_float+0xbe>
 80066a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066ac:	f240 80e0 	bls.w	8006870 <_printf_float+0x3bc>
 80066b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066b4:	2200      	movs	r2, #0
 80066b6:	2300      	movs	r3, #0
 80066b8:	f7fa fa16 	bl	8000ae8 <__aeabi_dcmpeq>
 80066bc:	2800      	cmp	r0, #0
 80066be:	d034      	beq.n	800672a <_printf_float+0x276>
 80066c0:	4a37      	ldr	r2, [pc, #220]	; (80067a0 <_printf_float+0x2ec>)
 80066c2:	2301      	movs	r3, #1
 80066c4:	4631      	mov	r1, r6
 80066c6:	4628      	mov	r0, r5
 80066c8:	47b8      	blx	r7
 80066ca:	3001      	adds	r0, #1
 80066cc:	f43f af51 	beq.w	8006572 <_printf_float+0xbe>
 80066d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066d4:	429a      	cmp	r2, r3
 80066d6:	db02      	blt.n	80066de <_printf_float+0x22a>
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	07d8      	lsls	r0, r3, #31
 80066dc:	d510      	bpl.n	8006700 <_printf_float+0x24c>
 80066de:	ee18 3a10 	vmov	r3, s16
 80066e2:	4652      	mov	r2, sl
 80066e4:	4631      	mov	r1, r6
 80066e6:	4628      	mov	r0, r5
 80066e8:	47b8      	blx	r7
 80066ea:	3001      	adds	r0, #1
 80066ec:	f43f af41 	beq.w	8006572 <_printf_float+0xbe>
 80066f0:	f04f 0800 	mov.w	r8, #0
 80066f4:	f104 091a 	add.w	r9, r4, #26
 80066f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066fa:	3b01      	subs	r3, #1
 80066fc:	4543      	cmp	r3, r8
 80066fe:	dc09      	bgt.n	8006714 <_printf_float+0x260>
 8006700:	6823      	ldr	r3, [r4, #0]
 8006702:	079b      	lsls	r3, r3, #30
 8006704:	f100 8107 	bmi.w	8006916 <_printf_float+0x462>
 8006708:	68e0      	ldr	r0, [r4, #12]
 800670a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800670c:	4298      	cmp	r0, r3
 800670e:	bfb8      	it	lt
 8006710:	4618      	movlt	r0, r3
 8006712:	e730      	b.n	8006576 <_printf_float+0xc2>
 8006714:	2301      	movs	r3, #1
 8006716:	464a      	mov	r2, r9
 8006718:	4631      	mov	r1, r6
 800671a:	4628      	mov	r0, r5
 800671c:	47b8      	blx	r7
 800671e:	3001      	adds	r0, #1
 8006720:	f43f af27 	beq.w	8006572 <_printf_float+0xbe>
 8006724:	f108 0801 	add.w	r8, r8, #1
 8006728:	e7e6      	b.n	80066f8 <_printf_float+0x244>
 800672a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800672c:	2b00      	cmp	r3, #0
 800672e:	dc39      	bgt.n	80067a4 <_printf_float+0x2f0>
 8006730:	4a1b      	ldr	r2, [pc, #108]	; (80067a0 <_printf_float+0x2ec>)
 8006732:	2301      	movs	r3, #1
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	f43f af19 	beq.w	8006572 <_printf_float+0xbe>
 8006740:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006744:	4313      	orrs	r3, r2
 8006746:	d102      	bne.n	800674e <_printf_float+0x29a>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	07d9      	lsls	r1, r3, #31
 800674c:	d5d8      	bpl.n	8006700 <_printf_float+0x24c>
 800674e:	ee18 3a10 	vmov	r3, s16
 8006752:	4652      	mov	r2, sl
 8006754:	4631      	mov	r1, r6
 8006756:	4628      	mov	r0, r5
 8006758:	47b8      	blx	r7
 800675a:	3001      	adds	r0, #1
 800675c:	f43f af09 	beq.w	8006572 <_printf_float+0xbe>
 8006760:	f04f 0900 	mov.w	r9, #0
 8006764:	f104 0a1a 	add.w	sl, r4, #26
 8006768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800676a:	425b      	negs	r3, r3
 800676c:	454b      	cmp	r3, r9
 800676e:	dc01      	bgt.n	8006774 <_printf_float+0x2c0>
 8006770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006772:	e792      	b.n	800669a <_printf_float+0x1e6>
 8006774:	2301      	movs	r3, #1
 8006776:	4652      	mov	r2, sl
 8006778:	4631      	mov	r1, r6
 800677a:	4628      	mov	r0, r5
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	f43f aef7 	beq.w	8006572 <_printf_float+0xbe>
 8006784:	f109 0901 	add.w	r9, r9, #1
 8006788:	e7ee      	b.n	8006768 <_printf_float+0x2b4>
 800678a:	bf00      	nop
 800678c:	7fefffff 	.word	0x7fefffff
 8006790:	080091ec 	.word	0x080091ec
 8006794:	080091f0 	.word	0x080091f0
 8006798:	080091f4 	.word	0x080091f4
 800679c:	080091f8 	.word	0x080091f8
 80067a0:	080091fc 	.word	0x080091fc
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067a8:	429a      	cmp	r2, r3
 80067aa:	bfa8      	it	ge
 80067ac:	461a      	movge	r2, r3
 80067ae:	2a00      	cmp	r2, #0
 80067b0:	4691      	mov	r9, r2
 80067b2:	dc37      	bgt.n	8006824 <_printf_float+0x370>
 80067b4:	f04f 0b00 	mov.w	fp, #0
 80067b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067bc:	f104 021a 	add.w	r2, r4, #26
 80067c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067c2:	9305      	str	r3, [sp, #20]
 80067c4:	eba3 0309 	sub.w	r3, r3, r9
 80067c8:	455b      	cmp	r3, fp
 80067ca:	dc33      	bgt.n	8006834 <_printf_float+0x380>
 80067cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067d0:	429a      	cmp	r2, r3
 80067d2:	db3b      	blt.n	800684c <_printf_float+0x398>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	07da      	lsls	r2, r3, #31
 80067d8:	d438      	bmi.n	800684c <_printf_float+0x398>
 80067da:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80067de:	eba2 0903 	sub.w	r9, r2, r3
 80067e2:	9b05      	ldr	r3, [sp, #20]
 80067e4:	1ad2      	subs	r2, r2, r3
 80067e6:	4591      	cmp	r9, r2
 80067e8:	bfa8      	it	ge
 80067ea:	4691      	movge	r9, r2
 80067ec:	f1b9 0f00 	cmp.w	r9, #0
 80067f0:	dc35      	bgt.n	800685e <_printf_float+0x3aa>
 80067f2:	f04f 0800 	mov.w	r8, #0
 80067f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067fa:	f104 0a1a 	add.w	sl, r4, #26
 80067fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006802:	1a9b      	subs	r3, r3, r2
 8006804:	eba3 0309 	sub.w	r3, r3, r9
 8006808:	4543      	cmp	r3, r8
 800680a:	f77f af79 	ble.w	8006700 <_printf_float+0x24c>
 800680e:	2301      	movs	r3, #1
 8006810:	4652      	mov	r2, sl
 8006812:	4631      	mov	r1, r6
 8006814:	4628      	mov	r0, r5
 8006816:	47b8      	blx	r7
 8006818:	3001      	adds	r0, #1
 800681a:	f43f aeaa 	beq.w	8006572 <_printf_float+0xbe>
 800681e:	f108 0801 	add.w	r8, r8, #1
 8006822:	e7ec      	b.n	80067fe <_printf_float+0x34a>
 8006824:	4613      	mov	r3, r2
 8006826:	4631      	mov	r1, r6
 8006828:	4642      	mov	r2, r8
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	d1c0      	bne.n	80067b4 <_printf_float+0x300>
 8006832:	e69e      	b.n	8006572 <_printf_float+0xbe>
 8006834:	2301      	movs	r3, #1
 8006836:	4631      	mov	r1, r6
 8006838:	4628      	mov	r0, r5
 800683a:	9205      	str	r2, [sp, #20]
 800683c:	47b8      	blx	r7
 800683e:	3001      	adds	r0, #1
 8006840:	f43f ae97 	beq.w	8006572 <_printf_float+0xbe>
 8006844:	9a05      	ldr	r2, [sp, #20]
 8006846:	f10b 0b01 	add.w	fp, fp, #1
 800684a:	e7b9      	b.n	80067c0 <_printf_float+0x30c>
 800684c:	ee18 3a10 	vmov	r3, s16
 8006850:	4652      	mov	r2, sl
 8006852:	4631      	mov	r1, r6
 8006854:	4628      	mov	r0, r5
 8006856:	47b8      	blx	r7
 8006858:	3001      	adds	r0, #1
 800685a:	d1be      	bne.n	80067da <_printf_float+0x326>
 800685c:	e689      	b.n	8006572 <_printf_float+0xbe>
 800685e:	9a05      	ldr	r2, [sp, #20]
 8006860:	464b      	mov	r3, r9
 8006862:	4442      	add	r2, r8
 8006864:	4631      	mov	r1, r6
 8006866:	4628      	mov	r0, r5
 8006868:	47b8      	blx	r7
 800686a:	3001      	adds	r0, #1
 800686c:	d1c1      	bne.n	80067f2 <_printf_float+0x33e>
 800686e:	e680      	b.n	8006572 <_printf_float+0xbe>
 8006870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006872:	2a01      	cmp	r2, #1
 8006874:	dc01      	bgt.n	800687a <_printf_float+0x3c6>
 8006876:	07db      	lsls	r3, r3, #31
 8006878:	d53a      	bpl.n	80068f0 <_printf_float+0x43c>
 800687a:	2301      	movs	r3, #1
 800687c:	4642      	mov	r2, r8
 800687e:	4631      	mov	r1, r6
 8006880:	4628      	mov	r0, r5
 8006882:	47b8      	blx	r7
 8006884:	3001      	adds	r0, #1
 8006886:	f43f ae74 	beq.w	8006572 <_printf_float+0xbe>
 800688a:	ee18 3a10 	vmov	r3, s16
 800688e:	4652      	mov	r2, sl
 8006890:	4631      	mov	r1, r6
 8006892:	4628      	mov	r0, r5
 8006894:	47b8      	blx	r7
 8006896:	3001      	adds	r0, #1
 8006898:	f43f ae6b 	beq.w	8006572 <_printf_float+0xbe>
 800689c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068a0:	2200      	movs	r2, #0
 80068a2:	2300      	movs	r3, #0
 80068a4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80068a8:	f7fa f91e 	bl	8000ae8 <__aeabi_dcmpeq>
 80068ac:	b9d8      	cbnz	r0, 80068e6 <_printf_float+0x432>
 80068ae:	f10a 33ff 	add.w	r3, sl, #4294967295
 80068b2:	f108 0201 	add.w	r2, r8, #1
 80068b6:	4631      	mov	r1, r6
 80068b8:	4628      	mov	r0, r5
 80068ba:	47b8      	blx	r7
 80068bc:	3001      	adds	r0, #1
 80068be:	d10e      	bne.n	80068de <_printf_float+0x42a>
 80068c0:	e657      	b.n	8006572 <_printf_float+0xbe>
 80068c2:	2301      	movs	r3, #1
 80068c4:	4652      	mov	r2, sl
 80068c6:	4631      	mov	r1, r6
 80068c8:	4628      	mov	r0, r5
 80068ca:	47b8      	blx	r7
 80068cc:	3001      	adds	r0, #1
 80068ce:	f43f ae50 	beq.w	8006572 <_printf_float+0xbe>
 80068d2:	f108 0801 	add.w	r8, r8, #1
 80068d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d8:	3b01      	subs	r3, #1
 80068da:	4543      	cmp	r3, r8
 80068dc:	dcf1      	bgt.n	80068c2 <_printf_float+0x40e>
 80068de:	464b      	mov	r3, r9
 80068e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068e4:	e6da      	b.n	800669c <_printf_float+0x1e8>
 80068e6:	f04f 0800 	mov.w	r8, #0
 80068ea:	f104 0a1a 	add.w	sl, r4, #26
 80068ee:	e7f2      	b.n	80068d6 <_printf_float+0x422>
 80068f0:	2301      	movs	r3, #1
 80068f2:	4642      	mov	r2, r8
 80068f4:	e7df      	b.n	80068b6 <_printf_float+0x402>
 80068f6:	2301      	movs	r3, #1
 80068f8:	464a      	mov	r2, r9
 80068fa:	4631      	mov	r1, r6
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b8      	blx	r7
 8006900:	3001      	adds	r0, #1
 8006902:	f43f ae36 	beq.w	8006572 <_printf_float+0xbe>
 8006906:	f108 0801 	add.w	r8, r8, #1
 800690a:	68e3      	ldr	r3, [r4, #12]
 800690c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800690e:	1a5b      	subs	r3, r3, r1
 8006910:	4543      	cmp	r3, r8
 8006912:	dcf0      	bgt.n	80068f6 <_printf_float+0x442>
 8006914:	e6f8      	b.n	8006708 <_printf_float+0x254>
 8006916:	f04f 0800 	mov.w	r8, #0
 800691a:	f104 0919 	add.w	r9, r4, #25
 800691e:	e7f4      	b.n	800690a <_printf_float+0x456>

08006920 <_printf_common>:
 8006920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006924:	4616      	mov	r6, r2
 8006926:	4699      	mov	r9, r3
 8006928:	688a      	ldr	r2, [r1, #8]
 800692a:	690b      	ldr	r3, [r1, #16]
 800692c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006930:	4293      	cmp	r3, r2
 8006932:	bfb8      	it	lt
 8006934:	4613      	movlt	r3, r2
 8006936:	6033      	str	r3, [r6, #0]
 8006938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800693c:	4607      	mov	r7, r0
 800693e:	460c      	mov	r4, r1
 8006940:	b10a      	cbz	r2, 8006946 <_printf_common+0x26>
 8006942:	3301      	adds	r3, #1
 8006944:	6033      	str	r3, [r6, #0]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	0699      	lsls	r1, r3, #26
 800694a:	bf42      	ittt	mi
 800694c:	6833      	ldrmi	r3, [r6, #0]
 800694e:	3302      	addmi	r3, #2
 8006950:	6033      	strmi	r3, [r6, #0]
 8006952:	6825      	ldr	r5, [r4, #0]
 8006954:	f015 0506 	ands.w	r5, r5, #6
 8006958:	d106      	bne.n	8006968 <_printf_common+0x48>
 800695a:	f104 0a19 	add.w	sl, r4, #25
 800695e:	68e3      	ldr	r3, [r4, #12]
 8006960:	6832      	ldr	r2, [r6, #0]
 8006962:	1a9b      	subs	r3, r3, r2
 8006964:	42ab      	cmp	r3, r5
 8006966:	dc26      	bgt.n	80069b6 <_printf_common+0x96>
 8006968:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800696c:	1e13      	subs	r3, r2, #0
 800696e:	6822      	ldr	r2, [r4, #0]
 8006970:	bf18      	it	ne
 8006972:	2301      	movne	r3, #1
 8006974:	0692      	lsls	r2, r2, #26
 8006976:	d42b      	bmi.n	80069d0 <_printf_common+0xb0>
 8006978:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800697c:	4649      	mov	r1, r9
 800697e:	4638      	mov	r0, r7
 8006980:	47c0      	blx	r8
 8006982:	3001      	adds	r0, #1
 8006984:	d01e      	beq.n	80069c4 <_printf_common+0xa4>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	6922      	ldr	r2, [r4, #16]
 800698a:	f003 0306 	and.w	r3, r3, #6
 800698e:	2b04      	cmp	r3, #4
 8006990:	bf02      	ittt	eq
 8006992:	68e5      	ldreq	r5, [r4, #12]
 8006994:	6833      	ldreq	r3, [r6, #0]
 8006996:	1aed      	subeq	r5, r5, r3
 8006998:	68a3      	ldr	r3, [r4, #8]
 800699a:	bf0c      	ite	eq
 800699c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a0:	2500      	movne	r5, #0
 80069a2:	4293      	cmp	r3, r2
 80069a4:	bfc4      	itt	gt
 80069a6:	1a9b      	subgt	r3, r3, r2
 80069a8:	18ed      	addgt	r5, r5, r3
 80069aa:	2600      	movs	r6, #0
 80069ac:	341a      	adds	r4, #26
 80069ae:	42b5      	cmp	r5, r6
 80069b0:	d11a      	bne.n	80069e8 <_printf_common+0xc8>
 80069b2:	2000      	movs	r0, #0
 80069b4:	e008      	b.n	80069c8 <_printf_common+0xa8>
 80069b6:	2301      	movs	r3, #1
 80069b8:	4652      	mov	r2, sl
 80069ba:	4649      	mov	r1, r9
 80069bc:	4638      	mov	r0, r7
 80069be:	47c0      	blx	r8
 80069c0:	3001      	adds	r0, #1
 80069c2:	d103      	bne.n	80069cc <_printf_common+0xac>
 80069c4:	f04f 30ff 	mov.w	r0, #4294967295
 80069c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069cc:	3501      	adds	r5, #1
 80069ce:	e7c6      	b.n	800695e <_printf_common+0x3e>
 80069d0:	18e1      	adds	r1, r4, r3
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	2030      	movs	r0, #48	; 0x30
 80069d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069da:	4422      	add	r2, r4
 80069dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069e4:	3302      	adds	r3, #2
 80069e6:	e7c7      	b.n	8006978 <_printf_common+0x58>
 80069e8:	2301      	movs	r3, #1
 80069ea:	4622      	mov	r2, r4
 80069ec:	4649      	mov	r1, r9
 80069ee:	4638      	mov	r0, r7
 80069f0:	47c0      	blx	r8
 80069f2:	3001      	adds	r0, #1
 80069f4:	d0e6      	beq.n	80069c4 <_printf_common+0xa4>
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7d9      	b.n	80069ae <_printf_common+0x8e>
	...

080069fc <_printf_i>:
 80069fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a00:	7e0f      	ldrb	r7, [r1, #24]
 8006a02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a04:	2f78      	cmp	r7, #120	; 0x78
 8006a06:	4691      	mov	r9, r2
 8006a08:	4680      	mov	r8, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	469a      	mov	sl, r3
 8006a0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a12:	d807      	bhi.n	8006a24 <_printf_i+0x28>
 8006a14:	2f62      	cmp	r7, #98	; 0x62
 8006a16:	d80a      	bhi.n	8006a2e <_printf_i+0x32>
 8006a18:	2f00      	cmp	r7, #0
 8006a1a:	f000 80d4 	beq.w	8006bc6 <_printf_i+0x1ca>
 8006a1e:	2f58      	cmp	r7, #88	; 0x58
 8006a20:	f000 80c0 	beq.w	8006ba4 <_printf_i+0x1a8>
 8006a24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a2c:	e03a      	b.n	8006aa4 <_printf_i+0xa8>
 8006a2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a32:	2b15      	cmp	r3, #21
 8006a34:	d8f6      	bhi.n	8006a24 <_printf_i+0x28>
 8006a36:	a101      	add	r1, pc, #4	; (adr r1, 8006a3c <_printf_i+0x40>)
 8006a38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a3c:	08006a95 	.word	0x08006a95
 8006a40:	08006aa9 	.word	0x08006aa9
 8006a44:	08006a25 	.word	0x08006a25
 8006a48:	08006a25 	.word	0x08006a25
 8006a4c:	08006a25 	.word	0x08006a25
 8006a50:	08006a25 	.word	0x08006a25
 8006a54:	08006aa9 	.word	0x08006aa9
 8006a58:	08006a25 	.word	0x08006a25
 8006a5c:	08006a25 	.word	0x08006a25
 8006a60:	08006a25 	.word	0x08006a25
 8006a64:	08006a25 	.word	0x08006a25
 8006a68:	08006bad 	.word	0x08006bad
 8006a6c:	08006ad5 	.word	0x08006ad5
 8006a70:	08006b67 	.word	0x08006b67
 8006a74:	08006a25 	.word	0x08006a25
 8006a78:	08006a25 	.word	0x08006a25
 8006a7c:	08006bcf 	.word	0x08006bcf
 8006a80:	08006a25 	.word	0x08006a25
 8006a84:	08006ad5 	.word	0x08006ad5
 8006a88:	08006a25 	.word	0x08006a25
 8006a8c:	08006a25 	.word	0x08006a25
 8006a90:	08006b6f 	.word	0x08006b6f
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	1d1a      	adds	r2, r3, #4
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	602a      	str	r2, [r5, #0]
 8006a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006aa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e09f      	b.n	8006be8 <_printf_i+0x1ec>
 8006aa8:	6820      	ldr	r0, [r4, #0]
 8006aaa:	682b      	ldr	r3, [r5, #0]
 8006aac:	0607      	lsls	r7, r0, #24
 8006aae:	f103 0104 	add.w	r1, r3, #4
 8006ab2:	6029      	str	r1, [r5, #0]
 8006ab4:	d501      	bpl.n	8006aba <_printf_i+0xbe>
 8006ab6:	681e      	ldr	r6, [r3, #0]
 8006ab8:	e003      	b.n	8006ac2 <_printf_i+0xc6>
 8006aba:	0646      	lsls	r6, r0, #25
 8006abc:	d5fb      	bpl.n	8006ab6 <_printf_i+0xba>
 8006abe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006ac2:	2e00      	cmp	r6, #0
 8006ac4:	da03      	bge.n	8006ace <_printf_i+0xd2>
 8006ac6:	232d      	movs	r3, #45	; 0x2d
 8006ac8:	4276      	negs	r6, r6
 8006aca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ace:	485a      	ldr	r0, [pc, #360]	; (8006c38 <_printf_i+0x23c>)
 8006ad0:	230a      	movs	r3, #10
 8006ad2:	e012      	b.n	8006afa <_printf_i+0xfe>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	6820      	ldr	r0, [r4, #0]
 8006ad8:	1d19      	adds	r1, r3, #4
 8006ada:	6029      	str	r1, [r5, #0]
 8006adc:	0605      	lsls	r5, r0, #24
 8006ade:	d501      	bpl.n	8006ae4 <_printf_i+0xe8>
 8006ae0:	681e      	ldr	r6, [r3, #0]
 8006ae2:	e002      	b.n	8006aea <_printf_i+0xee>
 8006ae4:	0641      	lsls	r1, r0, #25
 8006ae6:	d5fb      	bpl.n	8006ae0 <_printf_i+0xe4>
 8006ae8:	881e      	ldrh	r6, [r3, #0]
 8006aea:	4853      	ldr	r0, [pc, #332]	; (8006c38 <_printf_i+0x23c>)
 8006aec:	2f6f      	cmp	r7, #111	; 0x6f
 8006aee:	bf0c      	ite	eq
 8006af0:	2308      	moveq	r3, #8
 8006af2:	230a      	movne	r3, #10
 8006af4:	2100      	movs	r1, #0
 8006af6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006afa:	6865      	ldr	r5, [r4, #4]
 8006afc:	60a5      	str	r5, [r4, #8]
 8006afe:	2d00      	cmp	r5, #0
 8006b00:	bfa2      	ittt	ge
 8006b02:	6821      	ldrge	r1, [r4, #0]
 8006b04:	f021 0104 	bicge.w	r1, r1, #4
 8006b08:	6021      	strge	r1, [r4, #0]
 8006b0a:	b90e      	cbnz	r6, 8006b10 <_printf_i+0x114>
 8006b0c:	2d00      	cmp	r5, #0
 8006b0e:	d04b      	beq.n	8006ba8 <_printf_i+0x1ac>
 8006b10:	4615      	mov	r5, r2
 8006b12:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b16:	fb03 6711 	mls	r7, r3, r1, r6
 8006b1a:	5dc7      	ldrb	r7, [r0, r7]
 8006b1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b20:	4637      	mov	r7, r6
 8006b22:	42bb      	cmp	r3, r7
 8006b24:	460e      	mov	r6, r1
 8006b26:	d9f4      	bls.n	8006b12 <_printf_i+0x116>
 8006b28:	2b08      	cmp	r3, #8
 8006b2a:	d10b      	bne.n	8006b44 <_printf_i+0x148>
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	07de      	lsls	r6, r3, #31
 8006b30:	d508      	bpl.n	8006b44 <_printf_i+0x148>
 8006b32:	6923      	ldr	r3, [r4, #16]
 8006b34:	6861      	ldr	r1, [r4, #4]
 8006b36:	4299      	cmp	r1, r3
 8006b38:	bfde      	ittt	le
 8006b3a:	2330      	movle	r3, #48	; 0x30
 8006b3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b40:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b44:	1b52      	subs	r2, r2, r5
 8006b46:	6122      	str	r2, [r4, #16]
 8006b48:	f8cd a000 	str.w	sl, [sp]
 8006b4c:	464b      	mov	r3, r9
 8006b4e:	aa03      	add	r2, sp, #12
 8006b50:	4621      	mov	r1, r4
 8006b52:	4640      	mov	r0, r8
 8006b54:	f7ff fee4 	bl	8006920 <_printf_common>
 8006b58:	3001      	adds	r0, #1
 8006b5a:	d14a      	bne.n	8006bf2 <_printf_i+0x1f6>
 8006b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b60:	b004      	add	sp, #16
 8006b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b66:	6823      	ldr	r3, [r4, #0]
 8006b68:	f043 0320 	orr.w	r3, r3, #32
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	4833      	ldr	r0, [pc, #204]	; (8006c3c <_printf_i+0x240>)
 8006b70:	2778      	movs	r7, #120	; 0x78
 8006b72:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	6829      	ldr	r1, [r5, #0]
 8006b7a:	061f      	lsls	r7, r3, #24
 8006b7c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b80:	d402      	bmi.n	8006b88 <_printf_i+0x18c>
 8006b82:	065f      	lsls	r7, r3, #25
 8006b84:	bf48      	it	mi
 8006b86:	b2b6      	uxthmi	r6, r6
 8006b88:	07df      	lsls	r7, r3, #31
 8006b8a:	bf48      	it	mi
 8006b8c:	f043 0320 	orrmi.w	r3, r3, #32
 8006b90:	6029      	str	r1, [r5, #0]
 8006b92:	bf48      	it	mi
 8006b94:	6023      	strmi	r3, [r4, #0]
 8006b96:	b91e      	cbnz	r6, 8006ba0 <_printf_i+0x1a4>
 8006b98:	6823      	ldr	r3, [r4, #0]
 8006b9a:	f023 0320 	bic.w	r3, r3, #32
 8006b9e:	6023      	str	r3, [r4, #0]
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	e7a7      	b.n	8006af4 <_printf_i+0xf8>
 8006ba4:	4824      	ldr	r0, [pc, #144]	; (8006c38 <_printf_i+0x23c>)
 8006ba6:	e7e4      	b.n	8006b72 <_printf_i+0x176>
 8006ba8:	4615      	mov	r5, r2
 8006baa:	e7bd      	b.n	8006b28 <_printf_i+0x12c>
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	6826      	ldr	r6, [r4, #0]
 8006bb0:	6961      	ldr	r1, [r4, #20]
 8006bb2:	1d18      	adds	r0, r3, #4
 8006bb4:	6028      	str	r0, [r5, #0]
 8006bb6:	0635      	lsls	r5, r6, #24
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	d501      	bpl.n	8006bc0 <_printf_i+0x1c4>
 8006bbc:	6019      	str	r1, [r3, #0]
 8006bbe:	e002      	b.n	8006bc6 <_printf_i+0x1ca>
 8006bc0:	0670      	lsls	r0, r6, #25
 8006bc2:	d5fb      	bpl.n	8006bbc <_printf_i+0x1c0>
 8006bc4:	8019      	strh	r1, [r3, #0]
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	6123      	str	r3, [r4, #16]
 8006bca:	4615      	mov	r5, r2
 8006bcc:	e7bc      	b.n	8006b48 <_printf_i+0x14c>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	1d1a      	adds	r2, r3, #4
 8006bd2:	602a      	str	r2, [r5, #0]
 8006bd4:	681d      	ldr	r5, [r3, #0]
 8006bd6:	6862      	ldr	r2, [r4, #4]
 8006bd8:	2100      	movs	r1, #0
 8006bda:	4628      	mov	r0, r5
 8006bdc:	f7f9 fb08 	bl	80001f0 <memchr>
 8006be0:	b108      	cbz	r0, 8006be6 <_printf_i+0x1ea>
 8006be2:	1b40      	subs	r0, r0, r5
 8006be4:	6060      	str	r0, [r4, #4]
 8006be6:	6863      	ldr	r3, [r4, #4]
 8006be8:	6123      	str	r3, [r4, #16]
 8006bea:	2300      	movs	r3, #0
 8006bec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bf0:	e7aa      	b.n	8006b48 <_printf_i+0x14c>
 8006bf2:	6923      	ldr	r3, [r4, #16]
 8006bf4:	462a      	mov	r2, r5
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	4640      	mov	r0, r8
 8006bfa:	47d0      	blx	sl
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d0ad      	beq.n	8006b5c <_printf_i+0x160>
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	079b      	lsls	r3, r3, #30
 8006c04:	d413      	bmi.n	8006c2e <_printf_i+0x232>
 8006c06:	68e0      	ldr	r0, [r4, #12]
 8006c08:	9b03      	ldr	r3, [sp, #12]
 8006c0a:	4298      	cmp	r0, r3
 8006c0c:	bfb8      	it	lt
 8006c0e:	4618      	movlt	r0, r3
 8006c10:	e7a6      	b.n	8006b60 <_printf_i+0x164>
 8006c12:	2301      	movs	r3, #1
 8006c14:	4632      	mov	r2, r6
 8006c16:	4649      	mov	r1, r9
 8006c18:	4640      	mov	r0, r8
 8006c1a:	47d0      	blx	sl
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d09d      	beq.n	8006b5c <_printf_i+0x160>
 8006c20:	3501      	adds	r5, #1
 8006c22:	68e3      	ldr	r3, [r4, #12]
 8006c24:	9903      	ldr	r1, [sp, #12]
 8006c26:	1a5b      	subs	r3, r3, r1
 8006c28:	42ab      	cmp	r3, r5
 8006c2a:	dcf2      	bgt.n	8006c12 <_printf_i+0x216>
 8006c2c:	e7eb      	b.n	8006c06 <_printf_i+0x20a>
 8006c2e:	2500      	movs	r5, #0
 8006c30:	f104 0619 	add.w	r6, r4, #25
 8006c34:	e7f5      	b.n	8006c22 <_printf_i+0x226>
 8006c36:	bf00      	nop
 8006c38:	080091fe 	.word	0x080091fe
 8006c3c:	0800920f 	.word	0x0800920f

08006c40 <std>:
 8006c40:	2300      	movs	r3, #0
 8006c42:	b510      	push	{r4, lr}
 8006c44:	4604      	mov	r4, r0
 8006c46:	e9c0 3300 	strd	r3, r3, [r0]
 8006c4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c4e:	6083      	str	r3, [r0, #8]
 8006c50:	8181      	strh	r1, [r0, #12]
 8006c52:	6643      	str	r3, [r0, #100]	; 0x64
 8006c54:	81c2      	strh	r2, [r0, #14]
 8006c56:	6183      	str	r3, [r0, #24]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	2208      	movs	r2, #8
 8006c5c:	305c      	adds	r0, #92	; 0x5c
 8006c5e:	f000 f948 	bl	8006ef2 <memset>
 8006c62:	4b0d      	ldr	r3, [pc, #52]	; (8006c98 <std+0x58>)
 8006c64:	6263      	str	r3, [r4, #36]	; 0x24
 8006c66:	4b0d      	ldr	r3, [pc, #52]	; (8006c9c <std+0x5c>)
 8006c68:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	; (8006ca0 <std+0x60>)
 8006c6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	; (8006ca4 <std+0x64>)
 8006c70:	6323      	str	r3, [r4, #48]	; 0x30
 8006c72:	4b0d      	ldr	r3, [pc, #52]	; (8006ca8 <std+0x68>)
 8006c74:	6224      	str	r4, [r4, #32]
 8006c76:	429c      	cmp	r4, r3
 8006c78:	d006      	beq.n	8006c88 <std+0x48>
 8006c7a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006c7e:	4294      	cmp	r4, r2
 8006c80:	d002      	beq.n	8006c88 <std+0x48>
 8006c82:	33d0      	adds	r3, #208	; 0xd0
 8006c84:	429c      	cmp	r4, r3
 8006c86:	d105      	bne.n	8006c94 <std+0x54>
 8006c88:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c90:	f000 b9ba 	b.w	8007008 <__retarget_lock_init_recursive>
 8006c94:	bd10      	pop	{r4, pc}
 8006c96:	bf00      	nop
 8006c98:	08006e6d 	.word	0x08006e6d
 8006c9c:	08006e8f 	.word	0x08006e8f
 8006ca0:	08006ec7 	.word	0x08006ec7
 8006ca4:	08006eeb 	.word	0x08006eeb
 8006ca8:	20000394 	.word	0x20000394

08006cac <stdio_exit_handler>:
 8006cac:	4a02      	ldr	r2, [pc, #8]	; (8006cb8 <stdio_exit_handler+0xc>)
 8006cae:	4903      	ldr	r1, [pc, #12]	; (8006cbc <stdio_exit_handler+0x10>)
 8006cb0:	4803      	ldr	r0, [pc, #12]	; (8006cc0 <stdio_exit_handler+0x14>)
 8006cb2:	f000 b869 	b.w	8006d88 <_fwalk_sglue>
 8006cb6:	bf00      	nop
 8006cb8:	2000000c 	.word	0x2000000c
 8006cbc:	080089b9 	.word	0x080089b9
 8006cc0:	20000018 	.word	0x20000018

08006cc4 <cleanup_stdio>:
 8006cc4:	6841      	ldr	r1, [r0, #4]
 8006cc6:	4b0c      	ldr	r3, [pc, #48]	; (8006cf8 <cleanup_stdio+0x34>)
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	b510      	push	{r4, lr}
 8006ccc:	4604      	mov	r4, r0
 8006cce:	d001      	beq.n	8006cd4 <cleanup_stdio+0x10>
 8006cd0:	f001 fe72 	bl	80089b8 <_fflush_r>
 8006cd4:	68a1      	ldr	r1, [r4, #8]
 8006cd6:	4b09      	ldr	r3, [pc, #36]	; (8006cfc <cleanup_stdio+0x38>)
 8006cd8:	4299      	cmp	r1, r3
 8006cda:	d002      	beq.n	8006ce2 <cleanup_stdio+0x1e>
 8006cdc:	4620      	mov	r0, r4
 8006cde:	f001 fe6b 	bl	80089b8 <_fflush_r>
 8006ce2:	68e1      	ldr	r1, [r4, #12]
 8006ce4:	4b06      	ldr	r3, [pc, #24]	; (8006d00 <cleanup_stdio+0x3c>)
 8006ce6:	4299      	cmp	r1, r3
 8006ce8:	d004      	beq.n	8006cf4 <cleanup_stdio+0x30>
 8006cea:	4620      	mov	r0, r4
 8006cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf0:	f001 be62 	b.w	80089b8 <_fflush_r>
 8006cf4:	bd10      	pop	{r4, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20000394 	.word	0x20000394
 8006cfc:	200003fc 	.word	0x200003fc
 8006d00:	20000464 	.word	0x20000464

08006d04 <global_stdio_init.part.0>:
 8006d04:	b510      	push	{r4, lr}
 8006d06:	4b0b      	ldr	r3, [pc, #44]	; (8006d34 <global_stdio_init.part.0+0x30>)
 8006d08:	4c0b      	ldr	r4, [pc, #44]	; (8006d38 <global_stdio_init.part.0+0x34>)
 8006d0a:	4a0c      	ldr	r2, [pc, #48]	; (8006d3c <global_stdio_init.part.0+0x38>)
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	2200      	movs	r2, #0
 8006d12:	2104      	movs	r1, #4
 8006d14:	f7ff ff94 	bl	8006c40 <std>
 8006d18:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	2109      	movs	r1, #9
 8006d20:	f7ff ff8e 	bl	8006c40 <std>
 8006d24:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006d28:	2202      	movs	r2, #2
 8006d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d2e:	2112      	movs	r1, #18
 8006d30:	f7ff bf86 	b.w	8006c40 <std>
 8006d34:	200004cc 	.word	0x200004cc
 8006d38:	20000394 	.word	0x20000394
 8006d3c:	08006cad 	.word	0x08006cad

08006d40 <__sfp_lock_acquire>:
 8006d40:	4801      	ldr	r0, [pc, #4]	; (8006d48 <__sfp_lock_acquire+0x8>)
 8006d42:	f000 b962 	b.w	800700a <__retarget_lock_acquire_recursive>
 8006d46:	bf00      	nop
 8006d48:	200004d5 	.word	0x200004d5

08006d4c <__sfp_lock_release>:
 8006d4c:	4801      	ldr	r0, [pc, #4]	; (8006d54 <__sfp_lock_release+0x8>)
 8006d4e:	f000 b95d 	b.w	800700c <__retarget_lock_release_recursive>
 8006d52:	bf00      	nop
 8006d54:	200004d5 	.word	0x200004d5

08006d58 <__sinit>:
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	f7ff fff0 	bl	8006d40 <__sfp_lock_acquire>
 8006d60:	6a23      	ldr	r3, [r4, #32]
 8006d62:	b11b      	cbz	r3, 8006d6c <__sinit+0x14>
 8006d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d68:	f7ff bff0 	b.w	8006d4c <__sfp_lock_release>
 8006d6c:	4b04      	ldr	r3, [pc, #16]	; (8006d80 <__sinit+0x28>)
 8006d6e:	6223      	str	r3, [r4, #32]
 8006d70:	4b04      	ldr	r3, [pc, #16]	; (8006d84 <__sinit+0x2c>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1f5      	bne.n	8006d64 <__sinit+0xc>
 8006d78:	f7ff ffc4 	bl	8006d04 <global_stdio_init.part.0>
 8006d7c:	e7f2      	b.n	8006d64 <__sinit+0xc>
 8006d7e:	bf00      	nop
 8006d80:	08006cc5 	.word	0x08006cc5
 8006d84:	200004cc 	.word	0x200004cc

08006d88 <_fwalk_sglue>:
 8006d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d8c:	4607      	mov	r7, r0
 8006d8e:	4688      	mov	r8, r1
 8006d90:	4614      	mov	r4, r2
 8006d92:	2600      	movs	r6, #0
 8006d94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d98:	f1b9 0901 	subs.w	r9, r9, #1
 8006d9c:	d505      	bpl.n	8006daa <_fwalk_sglue+0x22>
 8006d9e:	6824      	ldr	r4, [r4, #0]
 8006da0:	2c00      	cmp	r4, #0
 8006da2:	d1f7      	bne.n	8006d94 <_fwalk_sglue+0xc>
 8006da4:	4630      	mov	r0, r6
 8006da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d907      	bls.n	8006dc0 <_fwalk_sglue+0x38>
 8006db0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006db4:	3301      	adds	r3, #1
 8006db6:	d003      	beq.n	8006dc0 <_fwalk_sglue+0x38>
 8006db8:	4629      	mov	r1, r5
 8006dba:	4638      	mov	r0, r7
 8006dbc:	47c0      	blx	r8
 8006dbe:	4306      	orrs	r6, r0
 8006dc0:	3568      	adds	r5, #104	; 0x68
 8006dc2:	e7e9      	b.n	8006d98 <_fwalk_sglue+0x10>

08006dc4 <sniprintf>:
 8006dc4:	b40c      	push	{r2, r3}
 8006dc6:	b530      	push	{r4, r5, lr}
 8006dc8:	4b17      	ldr	r3, [pc, #92]	; (8006e28 <sniprintf+0x64>)
 8006dca:	1e0c      	subs	r4, r1, #0
 8006dcc:	681d      	ldr	r5, [r3, #0]
 8006dce:	b09d      	sub	sp, #116	; 0x74
 8006dd0:	da08      	bge.n	8006de4 <sniprintf+0x20>
 8006dd2:	238b      	movs	r3, #139	; 0x8b
 8006dd4:	602b      	str	r3, [r5, #0]
 8006dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dda:	b01d      	add	sp, #116	; 0x74
 8006ddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006de0:	b002      	add	sp, #8
 8006de2:	4770      	bx	lr
 8006de4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006de8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006dec:	bf14      	ite	ne
 8006dee:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006df2:	4623      	moveq	r3, r4
 8006df4:	9304      	str	r3, [sp, #16]
 8006df6:	9307      	str	r3, [sp, #28]
 8006df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dfc:	9002      	str	r0, [sp, #8]
 8006dfe:	9006      	str	r0, [sp, #24]
 8006e00:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006e06:	ab21      	add	r3, sp, #132	; 0x84
 8006e08:	a902      	add	r1, sp, #8
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	f001 fc4f 	bl	80086b0 <_svfiprintf_r>
 8006e12:	1c43      	adds	r3, r0, #1
 8006e14:	bfbc      	itt	lt
 8006e16:	238b      	movlt	r3, #139	; 0x8b
 8006e18:	602b      	strlt	r3, [r5, #0]
 8006e1a:	2c00      	cmp	r4, #0
 8006e1c:	d0dd      	beq.n	8006dda <sniprintf+0x16>
 8006e1e:	9b02      	ldr	r3, [sp, #8]
 8006e20:	2200      	movs	r2, #0
 8006e22:	701a      	strb	r2, [r3, #0]
 8006e24:	e7d9      	b.n	8006dda <sniprintf+0x16>
 8006e26:	bf00      	nop
 8006e28:	20000064 	.word	0x20000064

08006e2c <siprintf>:
 8006e2c:	b40e      	push	{r1, r2, r3}
 8006e2e:	b500      	push	{lr}
 8006e30:	b09c      	sub	sp, #112	; 0x70
 8006e32:	ab1d      	add	r3, sp, #116	; 0x74
 8006e34:	9002      	str	r0, [sp, #8]
 8006e36:	9006      	str	r0, [sp, #24]
 8006e38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e3c:	4809      	ldr	r0, [pc, #36]	; (8006e64 <siprintf+0x38>)
 8006e3e:	9107      	str	r1, [sp, #28]
 8006e40:	9104      	str	r1, [sp, #16]
 8006e42:	4909      	ldr	r1, [pc, #36]	; (8006e68 <siprintf+0x3c>)
 8006e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e48:	9105      	str	r1, [sp, #20]
 8006e4a:	6800      	ldr	r0, [r0, #0]
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	a902      	add	r1, sp, #8
 8006e50:	f001 fc2e 	bl	80086b0 <_svfiprintf_r>
 8006e54:	9b02      	ldr	r3, [sp, #8]
 8006e56:	2200      	movs	r2, #0
 8006e58:	701a      	strb	r2, [r3, #0]
 8006e5a:	b01c      	add	sp, #112	; 0x70
 8006e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e60:	b003      	add	sp, #12
 8006e62:	4770      	bx	lr
 8006e64:	20000064 	.word	0x20000064
 8006e68:	ffff0208 	.word	0xffff0208

08006e6c <__sread>:
 8006e6c:	b510      	push	{r4, lr}
 8006e6e:	460c      	mov	r4, r1
 8006e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e74:	f000 f87a 	bl	8006f6c <_read_r>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	bfab      	itete	ge
 8006e7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e80:	181b      	addge	r3, r3, r0
 8006e82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e86:	bfac      	ite	ge
 8006e88:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e8a:	81a3      	strhlt	r3, [r4, #12]
 8006e8c:	bd10      	pop	{r4, pc}

08006e8e <__swrite>:
 8006e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e92:	461f      	mov	r7, r3
 8006e94:	898b      	ldrh	r3, [r1, #12]
 8006e96:	05db      	lsls	r3, r3, #23
 8006e98:	4605      	mov	r5, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	4616      	mov	r6, r2
 8006e9e:	d505      	bpl.n	8006eac <__swrite+0x1e>
 8006ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f000 f84e 	bl	8006f48 <_lseek_r>
 8006eac:	89a3      	ldrh	r3, [r4, #12]
 8006eae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006eb6:	81a3      	strh	r3, [r4, #12]
 8006eb8:	4632      	mov	r2, r6
 8006eba:	463b      	mov	r3, r7
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec2:	f000 b865 	b.w	8006f90 <_write_r>

08006ec6 <__sseek>:
 8006ec6:	b510      	push	{r4, lr}
 8006ec8:	460c      	mov	r4, r1
 8006eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ece:	f000 f83b 	bl	8006f48 <_lseek_r>
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	bf15      	itete	ne
 8006ed8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006eda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ede:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ee2:	81a3      	strheq	r3, [r4, #12]
 8006ee4:	bf18      	it	ne
 8006ee6:	81a3      	strhne	r3, [r4, #12]
 8006ee8:	bd10      	pop	{r4, pc}

08006eea <__sclose>:
 8006eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eee:	f000 b81b 	b.w	8006f28 <_close_r>

08006ef2 <memset>:
 8006ef2:	4402      	add	r2, r0
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d100      	bne.n	8006efc <memset+0xa>
 8006efa:	4770      	bx	lr
 8006efc:	f803 1b01 	strb.w	r1, [r3], #1
 8006f00:	e7f9      	b.n	8006ef6 <memset+0x4>

08006f02 <strcat>:
 8006f02:	b510      	push	{r4, lr}
 8006f04:	4602      	mov	r2, r0
 8006f06:	7814      	ldrb	r4, [r2, #0]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	3201      	adds	r2, #1
 8006f0c:	2c00      	cmp	r4, #0
 8006f0e:	d1fa      	bne.n	8006f06 <strcat+0x4>
 8006f10:	3b01      	subs	r3, #1
 8006f12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f1a:	2a00      	cmp	r2, #0
 8006f1c:	d1f9      	bne.n	8006f12 <strcat+0x10>
 8006f1e:	bd10      	pop	{r4, pc}

08006f20 <_localeconv_r>:
 8006f20:	4800      	ldr	r0, [pc, #0]	; (8006f24 <_localeconv_r+0x4>)
 8006f22:	4770      	bx	lr
 8006f24:	20000158 	.word	0x20000158

08006f28 <_close_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d06      	ldr	r5, [pc, #24]	; (8006f44 <_close_r+0x1c>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	602b      	str	r3, [r5, #0]
 8006f34:	f7fa fcb3 	bl	800189e <_close>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_close_r+0x1a>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_close_r+0x1a>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	200004d0 	.word	0x200004d0

08006f48 <_lseek_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d07      	ldr	r5, [pc, #28]	; (8006f68 <_lseek_r+0x20>)
 8006f4c:	4604      	mov	r4, r0
 8006f4e:	4608      	mov	r0, r1
 8006f50:	4611      	mov	r1, r2
 8006f52:	2200      	movs	r2, #0
 8006f54:	602a      	str	r2, [r5, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	f7fa fcc8 	bl	80018ec <_lseek>
 8006f5c:	1c43      	adds	r3, r0, #1
 8006f5e:	d102      	bne.n	8006f66 <_lseek_r+0x1e>
 8006f60:	682b      	ldr	r3, [r5, #0]
 8006f62:	b103      	cbz	r3, 8006f66 <_lseek_r+0x1e>
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	bd38      	pop	{r3, r4, r5, pc}
 8006f68:	200004d0 	.word	0x200004d0

08006f6c <_read_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d07      	ldr	r5, [pc, #28]	; (8006f8c <_read_r+0x20>)
 8006f70:	4604      	mov	r4, r0
 8006f72:	4608      	mov	r0, r1
 8006f74:	4611      	mov	r1, r2
 8006f76:	2200      	movs	r2, #0
 8006f78:	602a      	str	r2, [r5, #0]
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	f7fa fc56 	bl	800182c <_read>
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d102      	bne.n	8006f8a <_read_r+0x1e>
 8006f84:	682b      	ldr	r3, [r5, #0]
 8006f86:	b103      	cbz	r3, 8006f8a <_read_r+0x1e>
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
 8006f8c:	200004d0 	.word	0x200004d0

08006f90 <_write_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4d07      	ldr	r5, [pc, #28]	; (8006fb0 <_write_r+0x20>)
 8006f94:	4604      	mov	r4, r0
 8006f96:	4608      	mov	r0, r1
 8006f98:	4611      	mov	r1, r2
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	602a      	str	r2, [r5, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f7fa fc61 	bl	8001866 <_write>
 8006fa4:	1c43      	adds	r3, r0, #1
 8006fa6:	d102      	bne.n	8006fae <_write_r+0x1e>
 8006fa8:	682b      	ldr	r3, [r5, #0]
 8006faa:	b103      	cbz	r3, 8006fae <_write_r+0x1e>
 8006fac:	6023      	str	r3, [r4, #0]
 8006fae:	bd38      	pop	{r3, r4, r5, pc}
 8006fb0:	200004d0 	.word	0x200004d0

08006fb4 <__errno>:
 8006fb4:	4b01      	ldr	r3, [pc, #4]	; (8006fbc <__errno+0x8>)
 8006fb6:	6818      	ldr	r0, [r3, #0]
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	20000064 	.word	0x20000064

08006fc0 <__libc_init_array>:
 8006fc0:	b570      	push	{r4, r5, r6, lr}
 8006fc2:	4d0d      	ldr	r5, [pc, #52]	; (8006ff8 <__libc_init_array+0x38>)
 8006fc4:	4c0d      	ldr	r4, [pc, #52]	; (8006ffc <__libc_init_array+0x3c>)
 8006fc6:	1b64      	subs	r4, r4, r5
 8006fc8:	10a4      	asrs	r4, r4, #2
 8006fca:	2600      	movs	r6, #0
 8006fcc:	42a6      	cmp	r6, r4
 8006fce:	d109      	bne.n	8006fe4 <__libc_init_array+0x24>
 8006fd0:	4d0b      	ldr	r5, [pc, #44]	; (8007000 <__libc_init_array+0x40>)
 8006fd2:	4c0c      	ldr	r4, [pc, #48]	; (8007004 <__libc_init_array+0x44>)
 8006fd4:	f002 f894 	bl	8009100 <_init>
 8006fd8:	1b64      	subs	r4, r4, r5
 8006fda:	10a4      	asrs	r4, r4, #2
 8006fdc:	2600      	movs	r6, #0
 8006fde:	42a6      	cmp	r6, r4
 8006fe0:	d105      	bne.n	8006fee <__libc_init_array+0x2e>
 8006fe2:	bd70      	pop	{r4, r5, r6, pc}
 8006fe4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fe8:	4798      	blx	r3
 8006fea:	3601      	adds	r6, #1
 8006fec:	e7ee      	b.n	8006fcc <__libc_init_array+0xc>
 8006fee:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff2:	4798      	blx	r3
 8006ff4:	3601      	adds	r6, #1
 8006ff6:	e7f2      	b.n	8006fde <__libc_init_array+0x1e>
 8006ff8:	0800955c 	.word	0x0800955c
 8006ffc:	0800955c 	.word	0x0800955c
 8007000:	0800955c 	.word	0x0800955c
 8007004:	08009560 	.word	0x08009560

08007008 <__retarget_lock_init_recursive>:
 8007008:	4770      	bx	lr

0800700a <__retarget_lock_acquire_recursive>:
 800700a:	4770      	bx	lr

0800700c <__retarget_lock_release_recursive>:
 800700c:	4770      	bx	lr

0800700e <quorem>:
 800700e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007012:	6903      	ldr	r3, [r0, #16]
 8007014:	690c      	ldr	r4, [r1, #16]
 8007016:	42a3      	cmp	r3, r4
 8007018:	4607      	mov	r7, r0
 800701a:	db7e      	blt.n	800711a <quorem+0x10c>
 800701c:	3c01      	subs	r4, #1
 800701e:	f101 0814 	add.w	r8, r1, #20
 8007022:	f100 0514 	add.w	r5, r0, #20
 8007026:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800702a:	9301      	str	r3, [sp, #4]
 800702c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007030:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007034:	3301      	adds	r3, #1
 8007036:	429a      	cmp	r2, r3
 8007038:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800703c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007040:	fbb2 f6f3 	udiv	r6, r2, r3
 8007044:	d331      	bcc.n	80070aa <quorem+0x9c>
 8007046:	f04f 0e00 	mov.w	lr, #0
 800704a:	4640      	mov	r0, r8
 800704c:	46ac      	mov	ip, r5
 800704e:	46f2      	mov	sl, lr
 8007050:	f850 2b04 	ldr.w	r2, [r0], #4
 8007054:	b293      	uxth	r3, r2
 8007056:	fb06 e303 	mla	r3, r6, r3, lr
 800705a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800705e:	0c1a      	lsrs	r2, r3, #16
 8007060:	b29b      	uxth	r3, r3
 8007062:	ebaa 0303 	sub.w	r3, sl, r3
 8007066:	f8dc a000 	ldr.w	sl, [ip]
 800706a:	fa13 f38a 	uxtah	r3, r3, sl
 800706e:	fb06 220e 	mla	r2, r6, lr, r2
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	9b00      	ldr	r3, [sp, #0]
 8007076:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800707a:	b292      	uxth	r2, r2
 800707c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007080:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007084:	f8bd 3000 	ldrh.w	r3, [sp]
 8007088:	4581      	cmp	r9, r0
 800708a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800708e:	f84c 3b04 	str.w	r3, [ip], #4
 8007092:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007096:	d2db      	bcs.n	8007050 <quorem+0x42>
 8007098:	f855 300b 	ldr.w	r3, [r5, fp]
 800709c:	b92b      	cbnz	r3, 80070aa <quorem+0x9c>
 800709e:	9b01      	ldr	r3, [sp, #4]
 80070a0:	3b04      	subs	r3, #4
 80070a2:	429d      	cmp	r5, r3
 80070a4:	461a      	mov	r2, r3
 80070a6:	d32c      	bcc.n	8007102 <quorem+0xf4>
 80070a8:	613c      	str	r4, [r7, #16]
 80070aa:	4638      	mov	r0, r7
 80070ac:	f001 f9a6 	bl	80083fc <__mcmp>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	db22      	blt.n	80070fa <quorem+0xec>
 80070b4:	3601      	adds	r6, #1
 80070b6:	4629      	mov	r1, r5
 80070b8:	2000      	movs	r0, #0
 80070ba:	f858 2b04 	ldr.w	r2, [r8], #4
 80070be:	f8d1 c000 	ldr.w	ip, [r1]
 80070c2:	b293      	uxth	r3, r2
 80070c4:	1ac3      	subs	r3, r0, r3
 80070c6:	0c12      	lsrs	r2, r2, #16
 80070c8:	fa13 f38c 	uxtah	r3, r3, ip
 80070cc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80070d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070da:	45c1      	cmp	r9, r8
 80070dc:	f841 3b04 	str.w	r3, [r1], #4
 80070e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80070e4:	d2e9      	bcs.n	80070ba <quorem+0xac>
 80070e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070ee:	b922      	cbnz	r2, 80070fa <quorem+0xec>
 80070f0:	3b04      	subs	r3, #4
 80070f2:	429d      	cmp	r5, r3
 80070f4:	461a      	mov	r2, r3
 80070f6:	d30a      	bcc.n	800710e <quorem+0x100>
 80070f8:	613c      	str	r4, [r7, #16]
 80070fa:	4630      	mov	r0, r6
 80070fc:	b003      	add	sp, #12
 80070fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007102:	6812      	ldr	r2, [r2, #0]
 8007104:	3b04      	subs	r3, #4
 8007106:	2a00      	cmp	r2, #0
 8007108:	d1ce      	bne.n	80070a8 <quorem+0x9a>
 800710a:	3c01      	subs	r4, #1
 800710c:	e7c9      	b.n	80070a2 <quorem+0x94>
 800710e:	6812      	ldr	r2, [r2, #0]
 8007110:	3b04      	subs	r3, #4
 8007112:	2a00      	cmp	r2, #0
 8007114:	d1f0      	bne.n	80070f8 <quorem+0xea>
 8007116:	3c01      	subs	r4, #1
 8007118:	e7eb      	b.n	80070f2 <quorem+0xe4>
 800711a:	2000      	movs	r0, #0
 800711c:	e7ee      	b.n	80070fc <quorem+0xee>
	...

08007120 <_dtoa_r>:
 8007120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007124:	ed2d 8b04 	vpush	{d8-d9}
 8007128:	69c5      	ldr	r5, [r0, #28]
 800712a:	b093      	sub	sp, #76	; 0x4c
 800712c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007130:	ec57 6b10 	vmov	r6, r7, d0
 8007134:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007138:	9107      	str	r1, [sp, #28]
 800713a:	4604      	mov	r4, r0
 800713c:	920a      	str	r2, [sp, #40]	; 0x28
 800713e:	930d      	str	r3, [sp, #52]	; 0x34
 8007140:	b975      	cbnz	r5, 8007160 <_dtoa_r+0x40>
 8007142:	2010      	movs	r0, #16
 8007144:	f000 fe2a 	bl	8007d9c <malloc>
 8007148:	4602      	mov	r2, r0
 800714a:	61e0      	str	r0, [r4, #28]
 800714c:	b920      	cbnz	r0, 8007158 <_dtoa_r+0x38>
 800714e:	4bae      	ldr	r3, [pc, #696]	; (8007408 <_dtoa_r+0x2e8>)
 8007150:	21ef      	movs	r1, #239	; 0xef
 8007152:	48ae      	ldr	r0, [pc, #696]	; (800740c <_dtoa_r+0x2ec>)
 8007154:	f001 fc90 	bl	8008a78 <__assert_func>
 8007158:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800715c:	6005      	str	r5, [r0, #0]
 800715e:	60c5      	str	r5, [r0, #12]
 8007160:	69e3      	ldr	r3, [r4, #28]
 8007162:	6819      	ldr	r1, [r3, #0]
 8007164:	b151      	cbz	r1, 800717c <_dtoa_r+0x5c>
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	604a      	str	r2, [r1, #4]
 800716a:	2301      	movs	r3, #1
 800716c:	4093      	lsls	r3, r2
 800716e:	608b      	str	r3, [r1, #8]
 8007170:	4620      	mov	r0, r4
 8007172:	f000 ff07 	bl	8007f84 <_Bfree>
 8007176:	69e3      	ldr	r3, [r4, #28]
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	1e3b      	subs	r3, r7, #0
 800717e:	bfbb      	ittet	lt
 8007180:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007184:	9303      	strlt	r3, [sp, #12]
 8007186:	2300      	movge	r3, #0
 8007188:	2201      	movlt	r2, #1
 800718a:	bfac      	ite	ge
 800718c:	f8c8 3000 	strge.w	r3, [r8]
 8007190:	f8c8 2000 	strlt.w	r2, [r8]
 8007194:	4b9e      	ldr	r3, [pc, #632]	; (8007410 <_dtoa_r+0x2f0>)
 8007196:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800719a:	ea33 0308 	bics.w	r3, r3, r8
 800719e:	d11b      	bne.n	80071d8 <_dtoa_r+0xb8>
 80071a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80071a6:	6013      	str	r3, [r2, #0]
 80071a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80071ac:	4333      	orrs	r3, r6
 80071ae:	f000 8593 	beq.w	8007cd8 <_dtoa_r+0xbb8>
 80071b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071b4:	b963      	cbnz	r3, 80071d0 <_dtoa_r+0xb0>
 80071b6:	4b97      	ldr	r3, [pc, #604]	; (8007414 <_dtoa_r+0x2f4>)
 80071b8:	e027      	b.n	800720a <_dtoa_r+0xea>
 80071ba:	4b97      	ldr	r3, [pc, #604]	; (8007418 <_dtoa_r+0x2f8>)
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	3308      	adds	r3, #8
 80071c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071c2:	6013      	str	r3, [r2, #0]
 80071c4:	9800      	ldr	r0, [sp, #0]
 80071c6:	b013      	add	sp, #76	; 0x4c
 80071c8:	ecbd 8b04 	vpop	{d8-d9}
 80071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d0:	4b90      	ldr	r3, [pc, #576]	; (8007414 <_dtoa_r+0x2f4>)
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	3303      	adds	r3, #3
 80071d6:	e7f3      	b.n	80071c0 <_dtoa_r+0xa0>
 80071d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80071dc:	2200      	movs	r2, #0
 80071de:	ec51 0b17 	vmov	r0, r1, d7
 80071e2:	eeb0 8a47 	vmov.f32	s16, s14
 80071e6:	eef0 8a67 	vmov.f32	s17, s15
 80071ea:	2300      	movs	r3, #0
 80071ec:	f7f9 fc7c 	bl	8000ae8 <__aeabi_dcmpeq>
 80071f0:	4681      	mov	r9, r0
 80071f2:	b160      	cbz	r0, 800720e <_dtoa_r+0xee>
 80071f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071f6:	2301      	movs	r3, #1
 80071f8:	6013      	str	r3, [r2, #0]
 80071fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f000 8568 	beq.w	8007cd2 <_dtoa_r+0xbb2>
 8007202:	4b86      	ldr	r3, [pc, #536]	; (800741c <_dtoa_r+0x2fc>)
 8007204:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	3b01      	subs	r3, #1
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	e7da      	b.n	80071c4 <_dtoa_r+0xa4>
 800720e:	aa10      	add	r2, sp, #64	; 0x40
 8007210:	a911      	add	r1, sp, #68	; 0x44
 8007212:	4620      	mov	r0, r4
 8007214:	eeb0 0a48 	vmov.f32	s0, s16
 8007218:	eef0 0a68 	vmov.f32	s1, s17
 800721c:	f001 f994 	bl	8008548 <__d2b>
 8007220:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007224:	4682      	mov	sl, r0
 8007226:	2d00      	cmp	r5, #0
 8007228:	d07f      	beq.n	800732a <_dtoa_r+0x20a>
 800722a:	ee18 3a90 	vmov	r3, s17
 800722e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007232:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007236:	ec51 0b18 	vmov	r0, r1, d8
 800723a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800723e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007242:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007246:	4619      	mov	r1, r3
 8007248:	2200      	movs	r2, #0
 800724a:	4b75      	ldr	r3, [pc, #468]	; (8007420 <_dtoa_r+0x300>)
 800724c:	f7f9 f82c 	bl	80002a8 <__aeabi_dsub>
 8007250:	a367      	add	r3, pc, #412	; (adr r3, 80073f0 <_dtoa_r+0x2d0>)
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f7f9 f9df 	bl	8000618 <__aeabi_dmul>
 800725a:	a367      	add	r3, pc, #412	; (adr r3, 80073f8 <_dtoa_r+0x2d8>)
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	f7f9 f824 	bl	80002ac <__adddf3>
 8007264:	4606      	mov	r6, r0
 8007266:	4628      	mov	r0, r5
 8007268:	460f      	mov	r7, r1
 800726a:	f7f9 f96b 	bl	8000544 <__aeabi_i2d>
 800726e:	a364      	add	r3, pc, #400	; (adr r3, 8007400 <_dtoa_r+0x2e0>)
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	f7f9 f9d0 	bl	8000618 <__aeabi_dmul>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	4630      	mov	r0, r6
 800727e:	4639      	mov	r1, r7
 8007280:	f7f9 f814 	bl	80002ac <__adddf3>
 8007284:	4606      	mov	r6, r0
 8007286:	460f      	mov	r7, r1
 8007288:	f7f9 fc76 	bl	8000b78 <__aeabi_d2iz>
 800728c:	2200      	movs	r2, #0
 800728e:	4683      	mov	fp, r0
 8007290:	2300      	movs	r3, #0
 8007292:	4630      	mov	r0, r6
 8007294:	4639      	mov	r1, r7
 8007296:	f7f9 fc31 	bl	8000afc <__aeabi_dcmplt>
 800729a:	b148      	cbz	r0, 80072b0 <_dtoa_r+0x190>
 800729c:	4658      	mov	r0, fp
 800729e:	f7f9 f951 	bl	8000544 <__aeabi_i2d>
 80072a2:	4632      	mov	r2, r6
 80072a4:	463b      	mov	r3, r7
 80072a6:	f7f9 fc1f 	bl	8000ae8 <__aeabi_dcmpeq>
 80072aa:	b908      	cbnz	r0, 80072b0 <_dtoa_r+0x190>
 80072ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072b0:	f1bb 0f16 	cmp.w	fp, #22
 80072b4:	d857      	bhi.n	8007366 <_dtoa_r+0x246>
 80072b6:	4b5b      	ldr	r3, [pc, #364]	; (8007424 <_dtoa_r+0x304>)
 80072b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80072bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c0:	ec51 0b18 	vmov	r0, r1, d8
 80072c4:	f7f9 fc1a 	bl	8000afc <__aeabi_dcmplt>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d04e      	beq.n	800736a <_dtoa_r+0x24a>
 80072cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072d0:	2300      	movs	r3, #0
 80072d2:	930c      	str	r3, [sp, #48]	; 0x30
 80072d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072d6:	1b5b      	subs	r3, r3, r5
 80072d8:	1e5a      	subs	r2, r3, #1
 80072da:	bf45      	ittet	mi
 80072dc:	f1c3 0301 	rsbmi	r3, r3, #1
 80072e0:	9305      	strmi	r3, [sp, #20]
 80072e2:	2300      	movpl	r3, #0
 80072e4:	2300      	movmi	r3, #0
 80072e6:	9206      	str	r2, [sp, #24]
 80072e8:	bf54      	ite	pl
 80072ea:	9305      	strpl	r3, [sp, #20]
 80072ec:	9306      	strmi	r3, [sp, #24]
 80072ee:	f1bb 0f00 	cmp.w	fp, #0
 80072f2:	db3c      	blt.n	800736e <_dtoa_r+0x24e>
 80072f4:	9b06      	ldr	r3, [sp, #24]
 80072f6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80072fa:	445b      	add	r3, fp
 80072fc:	9306      	str	r3, [sp, #24]
 80072fe:	2300      	movs	r3, #0
 8007300:	9308      	str	r3, [sp, #32]
 8007302:	9b07      	ldr	r3, [sp, #28]
 8007304:	2b09      	cmp	r3, #9
 8007306:	d868      	bhi.n	80073da <_dtoa_r+0x2ba>
 8007308:	2b05      	cmp	r3, #5
 800730a:	bfc4      	itt	gt
 800730c:	3b04      	subgt	r3, #4
 800730e:	9307      	strgt	r3, [sp, #28]
 8007310:	9b07      	ldr	r3, [sp, #28]
 8007312:	f1a3 0302 	sub.w	r3, r3, #2
 8007316:	bfcc      	ite	gt
 8007318:	2500      	movgt	r5, #0
 800731a:	2501      	movle	r5, #1
 800731c:	2b03      	cmp	r3, #3
 800731e:	f200 8085 	bhi.w	800742c <_dtoa_r+0x30c>
 8007322:	e8df f003 	tbb	[pc, r3]
 8007326:	3b2e      	.short	0x3b2e
 8007328:	5839      	.short	0x5839
 800732a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800732e:	441d      	add	r5, r3
 8007330:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007334:	2b20      	cmp	r3, #32
 8007336:	bfc1      	itttt	gt
 8007338:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800733c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007340:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007344:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007348:	bfd6      	itet	le
 800734a:	f1c3 0320 	rsble	r3, r3, #32
 800734e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007352:	fa06 f003 	lslle.w	r0, r6, r3
 8007356:	f7f9 f8e5 	bl	8000524 <__aeabi_ui2d>
 800735a:	2201      	movs	r2, #1
 800735c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007360:	3d01      	subs	r5, #1
 8007362:	920e      	str	r2, [sp, #56]	; 0x38
 8007364:	e76f      	b.n	8007246 <_dtoa_r+0x126>
 8007366:	2301      	movs	r3, #1
 8007368:	e7b3      	b.n	80072d2 <_dtoa_r+0x1b2>
 800736a:	900c      	str	r0, [sp, #48]	; 0x30
 800736c:	e7b2      	b.n	80072d4 <_dtoa_r+0x1b4>
 800736e:	9b05      	ldr	r3, [sp, #20]
 8007370:	eba3 030b 	sub.w	r3, r3, fp
 8007374:	9305      	str	r3, [sp, #20]
 8007376:	f1cb 0300 	rsb	r3, fp, #0
 800737a:	9308      	str	r3, [sp, #32]
 800737c:	2300      	movs	r3, #0
 800737e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007380:	e7bf      	b.n	8007302 <_dtoa_r+0x1e2>
 8007382:	2300      	movs	r3, #0
 8007384:	9309      	str	r3, [sp, #36]	; 0x24
 8007386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007388:	2b00      	cmp	r3, #0
 800738a:	dc52      	bgt.n	8007432 <_dtoa_r+0x312>
 800738c:	2301      	movs	r3, #1
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	9304      	str	r3, [sp, #16]
 8007392:	461a      	mov	r2, r3
 8007394:	920a      	str	r2, [sp, #40]	; 0x28
 8007396:	e00b      	b.n	80073b0 <_dtoa_r+0x290>
 8007398:	2301      	movs	r3, #1
 800739a:	e7f3      	b.n	8007384 <_dtoa_r+0x264>
 800739c:	2300      	movs	r3, #0
 800739e:	9309      	str	r3, [sp, #36]	; 0x24
 80073a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a2:	445b      	add	r3, fp
 80073a4:	9301      	str	r3, [sp, #4]
 80073a6:	3301      	adds	r3, #1
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	9304      	str	r3, [sp, #16]
 80073ac:	bfb8      	it	lt
 80073ae:	2301      	movlt	r3, #1
 80073b0:	69e0      	ldr	r0, [r4, #28]
 80073b2:	2100      	movs	r1, #0
 80073b4:	2204      	movs	r2, #4
 80073b6:	f102 0614 	add.w	r6, r2, #20
 80073ba:	429e      	cmp	r6, r3
 80073bc:	d93d      	bls.n	800743a <_dtoa_r+0x31a>
 80073be:	6041      	str	r1, [r0, #4]
 80073c0:	4620      	mov	r0, r4
 80073c2:	f000 fd9f 	bl	8007f04 <_Balloc>
 80073c6:	9000      	str	r0, [sp, #0]
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d139      	bne.n	8007440 <_dtoa_r+0x320>
 80073cc:	4b16      	ldr	r3, [pc, #88]	; (8007428 <_dtoa_r+0x308>)
 80073ce:	4602      	mov	r2, r0
 80073d0:	f240 11af 	movw	r1, #431	; 0x1af
 80073d4:	e6bd      	b.n	8007152 <_dtoa_r+0x32>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e7e1      	b.n	800739e <_dtoa_r+0x27e>
 80073da:	2501      	movs	r5, #1
 80073dc:	2300      	movs	r3, #0
 80073de:	9307      	str	r3, [sp, #28]
 80073e0:	9509      	str	r5, [sp, #36]	; 0x24
 80073e2:	f04f 33ff 	mov.w	r3, #4294967295
 80073e6:	9301      	str	r3, [sp, #4]
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	2200      	movs	r2, #0
 80073ec:	2312      	movs	r3, #18
 80073ee:	e7d1      	b.n	8007394 <_dtoa_r+0x274>
 80073f0:	636f4361 	.word	0x636f4361
 80073f4:	3fd287a7 	.word	0x3fd287a7
 80073f8:	8b60c8b3 	.word	0x8b60c8b3
 80073fc:	3fc68a28 	.word	0x3fc68a28
 8007400:	509f79fb 	.word	0x509f79fb
 8007404:	3fd34413 	.word	0x3fd34413
 8007408:	0800922d 	.word	0x0800922d
 800740c:	08009244 	.word	0x08009244
 8007410:	7ff00000 	.word	0x7ff00000
 8007414:	08009229 	.word	0x08009229
 8007418:	08009220 	.word	0x08009220
 800741c:	080091fd 	.word	0x080091fd
 8007420:	3ff80000 	.word	0x3ff80000
 8007424:	08009330 	.word	0x08009330
 8007428:	0800929c 	.word	0x0800929c
 800742c:	2301      	movs	r3, #1
 800742e:	9309      	str	r3, [sp, #36]	; 0x24
 8007430:	e7d7      	b.n	80073e2 <_dtoa_r+0x2c2>
 8007432:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007434:	9301      	str	r3, [sp, #4]
 8007436:	9304      	str	r3, [sp, #16]
 8007438:	e7ba      	b.n	80073b0 <_dtoa_r+0x290>
 800743a:	3101      	adds	r1, #1
 800743c:	0052      	lsls	r2, r2, #1
 800743e:	e7ba      	b.n	80073b6 <_dtoa_r+0x296>
 8007440:	69e3      	ldr	r3, [r4, #28]
 8007442:	9a00      	ldr	r2, [sp, #0]
 8007444:	601a      	str	r2, [r3, #0]
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	2b0e      	cmp	r3, #14
 800744a:	f200 80a8 	bhi.w	800759e <_dtoa_r+0x47e>
 800744e:	2d00      	cmp	r5, #0
 8007450:	f000 80a5 	beq.w	800759e <_dtoa_r+0x47e>
 8007454:	f1bb 0f00 	cmp.w	fp, #0
 8007458:	dd38      	ble.n	80074cc <_dtoa_r+0x3ac>
 800745a:	4bc0      	ldr	r3, [pc, #768]	; (800775c <_dtoa_r+0x63c>)
 800745c:	f00b 020f 	and.w	r2, fp, #15
 8007460:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007464:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007468:	e9d3 6700 	ldrd	r6, r7, [r3]
 800746c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007470:	d019      	beq.n	80074a6 <_dtoa_r+0x386>
 8007472:	4bbb      	ldr	r3, [pc, #748]	; (8007760 <_dtoa_r+0x640>)
 8007474:	ec51 0b18 	vmov	r0, r1, d8
 8007478:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800747c:	f7f9 f9f6 	bl	800086c <__aeabi_ddiv>
 8007480:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007484:	f008 080f 	and.w	r8, r8, #15
 8007488:	2503      	movs	r5, #3
 800748a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007760 <_dtoa_r+0x640>
 800748e:	f1b8 0f00 	cmp.w	r8, #0
 8007492:	d10a      	bne.n	80074aa <_dtoa_r+0x38a>
 8007494:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007498:	4632      	mov	r2, r6
 800749a:	463b      	mov	r3, r7
 800749c:	f7f9 f9e6 	bl	800086c <__aeabi_ddiv>
 80074a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074a4:	e02b      	b.n	80074fe <_dtoa_r+0x3de>
 80074a6:	2502      	movs	r5, #2
 80074a8:	e7ef      	b.n	800748a <_dtoa_r+0x36a>
 80074aa:	f018 0f01 	tst.w	r8, #1
 80074ae:	d008      	beq.n	80074c2 <_dtoa_r+0x3a2>
 80074b0:	4630      	mov	r0, r6
 80074b2:	4639      	mov	r1, r7
 80074b4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80074b8:	f7f9 f8ae 	bl	8000618 <__aeabi_dmul>
 80074bc:	3501      	adds	r5, #1
 80074be:	4606      	mov	r6, r0
 80074c0:	460f      	mov	r7, r1
 80074c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80074c6:	f109 0908 	add.w	r9, r9, #8
 80074ca:	e7e0      	b.n	800748e <_dtoa_r+0x36e>
 80074cc:	f000 809f 	beq.w	800760e <_dtoa_r+0x4ee>
 80074d0:	f1cb 0600 	rsb	r6, fp, #0
 80074d4:	4ba1      	ldr	r3, [pc, #644]	; (800775c <_dtoa_r+0x63c>)
 80074d6:	4fa2      	ldr	r7, [pc, #648]	; (8007760 <_dtoa_r+0x640>)
 80074d8:	f006 020f 	and.w	r2, r6, #15
 80074dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e4:	ec51 0b18 	vmov	r0, r1, d8
 80074e8:	f7f9 f896 	bl	8000618 <__aeabi_dmul>
 80074ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f0:	1136      	asrs	r6, r6, #4
 80074f2:	2300      	movs	r3, #0
 80074f4:	2502      	movs	r5, #2
 80074f6:	2e00      	cmp	r6, #0
 80074f8:	d17e      	bne.n	80075f8 <_dtoa_r+0x4d8>
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1d0      	bne.n	80074a0 <_dtoa_r+0x380>
 80074fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007500:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007504:	2b00      	cmp	r3, #0
 8007506:	f000 8084 	beq.w	8007612 <_dtoa_r+0x4f2>
 800750a:	4b96      	ldr	r3, [pc, #600]	; (8007764 <_dtoa_r+0x644>)
 800750c:	2200      	movs	r2, #0
 800750e:	4640      	mov	r0, r8
 8007510:	4649      	mov	r1, r9
 8007512:	f7f9 faf3 	bl	8000afc <__aeabi_dcmplt>
 8007516:	2800      	cmp	r0, #0
 8007518:	d07b      	beq.n	8007612 <_dtoa_r+0x4f2>
 800751a:	9b04      	ldr	r3, [sp, #16]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d078      	beq.n	8007612 <_dtoa_r+0x4f2>
 8007520:	9b01      	ldr	r3, [sp, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	dd39      	ble.n	800759a <_dtoa_r+0x47a>
 8007526:	4b90      	ldr	r3, [pc, #576]	; (8007768 <_dtoa_r+0x648>)
 8007528:	2200      	movs	r2, #0
 800752a:	4640      	mov	r0, r8
 800752c:	4649      	mov	r1, r9
 800752e:	f7f9 f873 	bl	8000618 <__aeabi_dmul>
 8007532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007536:	9e01      	ldr	r6, [sp, #4]
 8007538:	f10b 37ff 	add.w	r7, fp, #4294967295
 800753c:	3501      	adds	r5, #1
 800753e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007542:	4628      	mov	r0, r5
 8007544:	f7f8 fffe 	bl	8000544 <__aeabi_i2d>
 8007548:	4642      	mov	r2, r8
 800754a:	464b      	mov	r3, r9
 800754c:	f7f9 f864 	bl	8000618 <__aeabi_dmul>
 8007550:	4b86      	ldr	r3, [pc, #536]	; (800776c <_dtoa_r+0x64c>)
 8007552:	2200      	movs	r2, #0
 8007554:	f7f8 feaa 	bl	80002ac <__adddf3>
 8007558:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800755c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007560:	9303      	str	r3, [sp, #12]
 8007562:	2e00      	cmp	r6, #0
 8007564:	d158      	bne.n	8007618 <_dtoa_r+0x4f8>
 8007566:	4b82      	ldr	r3, [pc, #520]	; (8007770 <_dtoa_r+0x650>)
 8007568:	2200      	movs	r2, #0
 800756a:	4640      	mov	r0, r8
 800756c:	4649      	mov	r1, r9
 800756e:	f7f8 fe9b 	bl	80002a8 <__aeabi_dsub>
 8007572:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007576:	4680      	mov	r8, r0
 8007578:	4689      	mov	r9, r1
 800757a:	f7f9 fadd 	bl	8000b38 <__aeabi_dcmpgt>
 800757e:	2800      	cmp	r0, #0
 8007580:	f040 8296 	bne.w	8007ab0 <_dtoa_r+0x990>
 8007584:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007588:	4640      	mov	r0, r8
 800758a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800758e:	4649      	mov	r1, r9
 8007590:	f7f9 fab4 	bl	8000afc <__aeabi_dcmplt>
 8007594:	2800      	cmp	r0, #0
 8007596:	f040 8289 	bne.w	8007aac <_dtoa_r+0x98c>
 800759a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800759e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f2c0 814e 	blt.w	8007842 <_dtoa_r+0x722>
 80075a6:	f1bb 0f0e 	cmp.w	fp, #14
 80075aa:	f300 814a 	bgt.w	8007842 <_dtoa_r+0x722>
 80075ae:	4b6b      	ldr	r3, [pc, #428]	; (800775c <_dtoa_r+0x63c>)
 80075b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80075b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f280 80dc 	bge.w	8007778 <_dtoa_r+0x658>
 80075c0:	9b04      	ldr	r3, [sp, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f300 80d8 	bgt.w	8007778 <_dtoa_r+0x658>
 80075c8:	f040 826f 	bne.w	8007aaa <_dtoa_r+0x98a>
 80075cc:	4b68      	ldr	r3, [pc, #416]	; (8007770 <_dtoa_r+0x650>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	4640      	mov	r0, r8
 80075d2:	4649      	mov	r1, r9
 80075d4:	f7f9 f820 	bl	8000618 <__aeabi_dmul>
 80075d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075dc:	f7f9 faa2 	bl	8000b24 <__aeabi_dcmpge>
 80075e0:	9e04      	ldr	r6, [sp, #16]
 80075e2:	4637      	mov	r7, r6
 80075e4:	2800      	cmp	r0, #0
 80075e6:	f040 8245 	bne.w	8007a74 <_dtoa_r+0x954>
 80075ea:	9d00      	ldr	r5, [sp, #0]
 80075ec:	2331      	movs	r3, #49	; 0x31
 80075ee:	f805 3b01 	strb.w	r3, [r5], #1
 80075f2:	f10b 0b01 	add.w	fp, fp, #1
 80075f6:	e241      	b.n	8007a7c <_dtoa_r+0x95c>
 80075f8:	07f2      	lsls	r2, r6, #31
 80075fa:	d505      	bpl.n	8007608 <_dtoa_r+0x4e8>
 80075fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007600:	f7f9 f80a 	bl	8000618 <__aeabi_dmul>
 8007604:	3501      	adds	r5, #1
 8007606:	2301      	movs	r3, #1
 8007608:	1076      	asrs	r6, r6, #1
 800760a:	3708      	adds	r7, #8
 800760c:	e773      	b.n	80074f6 <_dtoa_r+0x3d6>
 800760e:	2502      	movs	r5, #2
 8007610:	e775      	b.n	80074fe <_dtoa_r+0x3de>
 8007612:	9e04      	ldr	r6, [sp, #16]
 8007614:	465f      	mov	r7, fp
 8007616:	e792      	b.n	800753e <_dtoa_r+0x41e>
 8007618:	9900      	ldr	r1, [sp, #0]
 800761a:	4b50      	ldr	r3, [pc, #320]	; (800775c <_dtoa_r+0x63c>)
 800761c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007620:	4431      	add	r1, r6
 8007622:	9102      	str	r1, [sp, #8]
 8007624:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007626:	eeb0 9a47 	vmov.f32	s18, s14
 800762a:	eef0 9a67 	vmov.f32	s19, s15
 800762e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007632:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007636:	2900      	cmp	r1, #0
 8007638:	d044      	beq.n	80076c4 <_dtoa_r+0x5a4>
 800763a:	494e      	ldr	r1, [pc, #312]	; (8007774 <_dtoa_r+0x654>)
 800763c:	2000      	movs	r0, #0
 800763e:	f7f9 f915 	bl	800086c <__aeabi_ddiv>
 8007642:	ec53 2b19 	vmov	r2, r3, d9
 8007646:	f7f8 fe2f 	bl	80002a8 <__aeabi_dsub>
 800764a:	9d00      	ldr	r5, [sp, #0]
 800764c:	ec41 0b19 	vmov	d9, r0, r1
 8007650:	4649      	mov	r1, r9
 8007652:	4640      	mov	r0, r8
 8007654:	f7f9 fa90 	bl	8000b78 <__aeabi_d2iz>
 8007658:	4606      	mov	r6, r0
 800765a:	f7f8 ff73 	bl	8000544 <__aeabi_i2d>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	4640      	mov	r0, r8
 8007664:	4649      	mov	r1, r9
 8007666:	f7f8 fe1f 	bl	80002a8 <__aeabi_dsub>
 800766a:	3630      	adds	r6, #48	; 0x30
 800766c:	f805 6b01 	strb.w	r6, [r5], #1
 8007670:	ec53 2b19 	vmov	r2, r3, d9
 8007674:	4680      	mov	r8, r0
 8007676:	4689      	mov	r9, r1
 8007678:	f7f9 fa40 	bl	8000afc <__aeabi_dcmplt>
 800767c:	2800      	cmp	r0, #0
 800767e:	d164      	bne.n	800774a <_dtoa_r+0x62a>
 8007680:	4642      	mov	r2, r8
 8007682:	464b      	mov	r3, r9
 8007684:	4937      	ldr	r1, [pc, #220]	; (8007764 <_dtoa_r+0x644>)
 8007686:	2000      	movs	r0, #0
 8007688:	f7f8 fe0e 	bl	80002a8 <__aeabi_dsub>
 800768c:	ec53 2b19 	vmov	r2, r3, d9
 8007690:	f7f9 fa34 	bl	8000afc <__aeabi_dcmplt>
 8007694:	2800      	cmp	r0, #0
 8007696:	f040 80b6 	bne.w	8007806 <_dtoa_r+0x6e6>
 800769a:	9b02      	ldr	r3, [sp, #8]
 800769c:	429d      	cmp	r5, r3
 800769e:	f43f af7c 	beq.w	800759a <_dtoa_r+0x47a>
 80076a2:	4b31      	ldr	r3, [pc, #196]	; (8007768 <_dtoa_r+0x648>)
 80076a4:	ec51 0b19 	vmov	r0, r1, d9
 80076a8:	2200      	movs	r2, #0
 80076aa:	f7f8 ffb5 	bl	8000618 <__aeabi_dmul>
 80076ae:	4b2e      	ldr	r3, [pc, #184]	; (8007768 <_dtoa_r+0x648>)
 80076b0:	ec41 0b19 	vmov	d9, r0, r1
 80076b4:	2200      	movs	r2, #0
 80076b6:	4640      	mov	r0, r8
 80076b8:	4649      	mov	r1, r9
 80076ba:	f7f8 ffad 	bl	8000618 <__aeabi_dmul>
 80076be:	4680      	mov	r8, r0
 80076c0:	4689      	mov	r9, r1
 80076c2:	e7c5      	b.n	8007650 <_dtoa_r+0x530>
 80076c4:	ec51 0b17 	vmov	r0, r1, d7
 80076c8:	f7f8 ffa6 	bl	8000618 <__aeabi_dmul>
 80076cc:	9b02      	ldr	r3, [sp, #8]
 80076ce:	9d00      	ldr	r5, [sp, #0]
 80076d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80076d2:	ec41 0b19 	vmov	d9, r0, r1
 80076d6:	4649      	mov	r1, r9
 80076d8:	4640      	mov	r0, r8
 80076da:	f7f9 fa4d 	bl	8000b78 <__aeabi_d2iz>
 80076de:	4606      	mov	r6, r0
 80076e0:	f7f8 ff30 	bl	8000544 <__aeabi_i2d>
 80076e4:	3630      	adds	r6, #48	; 0x30
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4640      	mov	r0, r8
 80076ec:	4649      	mov	r1, r9
 80076ee:	f7f8 fddb 	bl	80002a8 <__aeabi_dsub>
 80076f2:	f805 6b01 	strb.w	r6, [r5], #1
 80076f6:	9b02      	ldr	r3, [sp, #8]
 80076f8:	429d      	cmp	r5, r3
 80076fa:	4680      	mov	r8, r0
 80076fc:	4689      	mov	r9, r1
 80076fe:	f04f 0200 	mov.w	r2, #0
 8007702:	d124      	bne.n	800774e <_dtoa_r+0x62e>
 8007704:	4b1b      	ldr	r3, [pc, #108]	; (8007774 <_dtoa_r+0x654>)
 8007706:	ec51 0b19 	vmov	r0, r1, d9
 800770a:	f7f8 fdcf 	bl	80002ac <__adddf3>
 800770e:	4602      	mov	r2, r0
 8007710:	460b      	mov	r3, r1
 8007712:	4640      	mov	r0, r8
 8007714:	4649      	mov	r1, r9
 8007716:	f7f9 fa0f 	bl	8000b38 <__aeabi_dcmpgt>
 800771a:	2800      	cmp	r0, #0
 800771c:	d173      	bne.n	8007806 <_dtoa_r+0x6e6>
 800771e:	ec53 2b19 	vmov	r2, r3, d9
 8007722:	4914      	ldr	r1, [pc, #80]	; (8007774 <_dtoa_r+0x654>)
 8007724:	2000      	movs	r0, #0
 8007726:	f7f8 fdbf 	bl	80002a8 <__aeabi_dsub>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4640      	mov	r0, r8
 8007730:	4649      	mov	r1, r9
 8007732:	f7f9 f9e3 	bl	8000afc <__aeabi_dcmplt>
 8007736:	2800      	cmp	r0, #0
 8007738:	f43f af2f 	beq.w	800759a <_dtoa_r+0x47a>
 800773c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800773e:	1e6b      	subs	r3, r5, #1
 8007740:	930f      	str	r3, [sp, #60]	; 0x3c
 8007742:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007746:	2b30      	cmp	r3, #48	; 0x30
 8007748:	d0f8      	beq.n	800773c <_dtoa_r+0x61c>
 800774a:	46bb      	mov	fp, r7
 800774c:	e04a      	b.n	80077e4 <_dtoa_r+0x6c4>
 800774e:	4b06      	ldr	r3, [pc, #24]	; (8007768 <_dtoa_r+0x648>)
 8007750:	f7f8 ff62 	bl	8000618 <__aeabi_dmul>
 8007754:	4680      	mov	r8, r0
 8007756:	4689      	mov	r9, r1
 8007758:	e7bd      	b.n	80076d6 <_dtoa_r+0x5b6>
 800775a:	bf00      	nop
 800775c:	08009330 	.word	0x08009330
 8007760:	08009308 	.word	0x08009308
 8007764:	3ff00000 	.word	0x3ff00000
 8007768:	40240000 	.word	0x40240000
 800776c:	401c0000 	.word	0x401c0000
 8007770:	40140000 	.word	0x40140000
 8007774:	3fe00000 	.word	0x3fe00000
 8007778:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800777c:	9d00      	ldr	r5, [sp, #0]
 800777e:	4642      	mov	r2, r8
 8007780:	464b      	mov	r3, r9
 8007782:	4630      	mov	r0, r6
 8007784:	4639      	mov	r1, r7
 8007786:	f7f9 f871 	bl	800086c <__aeabi_ddiv>
 800778a:	f7f9 f9f5 	bl	8000b78 <__aeabi_d2iz>
 800778e:	9001      	str	r0, [sp, #4]
 8007790:	f7f8 fed8 	bl	8000544 <__aeabi_i2d>
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	f7f8 ff3e 	bl	8000618 <__aeabi_dmul>
 800779c:	4602      	mov	r2, r0
 800779e:	460b      	mov	r3, r1
 80077a0:	4630      	mov	r0, r6
 80077a2:	4639      	mov	r1, r7
 80077a4:	f7f8 fd80 	bl	80002a8 <__aeabi_dsub>
 80077a8:	9e01      	ldr	r6, [sp, #4]
 80077aa:	9f04      	ldr	r7, [sp, #16]
 80077ac:	3630      	adds	r6, #48	; 0x30
 80077ae:	f805 6b01 	strb.w	r6, [r5], #1
 80077b2:	9e00      	ldr	r6, [sp, #0]
 80077b4:	1bae      	subs	r6, r5, r6
 80077b6:	42b7      	cmp	r7, r6
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	d134      	bne.n	8007828 <_dtoa_r+0x708>
 80077be:	f7f8 fd75 	bl	80002ac <__adddf3>
 80077c2:	4642      	mov	r2, r8
 80077c4:	464b      	mov	r3, r9
 80077c6:	4606      	mov	r6, r0
 80077c8:	460f      	mov	r7, r1
 80077ca:	f7f9 f9b5 	bl	8000b38 <__aeabi_dcmpgt>
 80077ce:	b9c8      	cbnz	r0, 8007804 <_dtoa_r+0x6e4>
 80077d0:	4642      	mov	r2, r8
 80077d2:	464b      	mov	r3, r9
 80077d4:	4630      	mov	r0, r6
 80077d6:	4639      	mov	r1, r7
 80077d8:	f7f9 f986 	bl	8000ae8 <__aeabi_dcmpeq>
 80077dc:	b110      	cbz	r0, 80077e4 <_dtoa_r+0x6c4>
 80077de:	9b01      	ldr	r3, [sp, #4]
 80077e0:	07db      	lsls	r3, r3, #31
 80077e2:	d40f      	bmi.n	8007804 <_dtoa_r+0x6e4>
 80077e4:	4651      	mov	r1, sl
 80077e6:	4620      	mov	r0, r4
 80077e8:	f000 fbcc 	bl	8007f84 <_Bfree>
 80077ec:	2300      	movs	r3, #0
 80077ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077f0:	702b      	strb	r3, [r5, #0]
 80077f2:	f10b 0301 	add.w	r3, fp, #1
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f43f ace2 	beq.w	80071c4 <_dtoa_r+0xa4>
 8007800:	601d      	str	r5, [r3, #0]
 8007802:	e4df      	b.n	80071c4 <_dtoa_r+0xa4>
 8007804:	465f      	mov	r7, fp
 8007806:	462b      	mov	r3, r5
 8007808:	461d      	mov	r5, r3
 800780a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800780e:	2a39      	cmp	r2, #57	; 0x39
 8007810:	d106      	bne.n	8007820 <_dtoa_r+0x700>
 8007812:	9a00      	ldr	r2, [sp, #0]
 8007814:	429a      	cmp	r2, r3
 8007816:	d1f7      	bne.n	8007808 <_dtoa_r+0x6e8>
 8007818:	9900      	ldr	r1, [sp, #0]
 800781a:	2230      	movs	r2, #48	; 0x30
 800781c:	3701      	adds	r7, #1
 800781e:	700a      	strb	r2, [r1, #0]
 8007820:	781a      	ldrb	r2, [r3, #0]
 8007822:	3201      	adds	r2, #1
 8007824:	701a      	strb	r2, [r3, #0]
 8007826:	e790      	b.n	800774a <_dtoa_r+0x62a>
 8007828:	4ba3      	ldr	r3, [pc, #652]	; (8007ab8 <_dtoa_r+0x998>)
 800782a:	2200      	movs	r2, #0
 800782c:	f7f8 fef4 	bl	8000618 <__aeabi_dmul>
 8007830:	2200      	movs	r2, #0
 8007832:	2300      	movs	r3, #0
 8007834:	4606      	mov	r6, r0
 8007836:	460f      	mov	r7, r1
 8007838:	f7f9 f956 	bl	8000ae8 <__aeabi_dcmpeq>
 800783c:	2800      	cmp	r0, #0
 800783e:	d09e      	beq.n	800777e <_dtoa_r+0x65e>
 8007840:	e7d0      	b.n	80077e4 <_dtoa_r+0x6c4>
 8007842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007844:	2a00      	cmp	r2, #0
 8007846:	f000 80ca 	beq.w	80079de <_dtoa_r+0x8be>
 800784a:	9a07      	ldr	r2, [sp, #28]
 800784c:	2a01      	cmp	r2, #1
 800784e:	f300 80ad 	bgt.w	80079ac <_dtoa_r+0x88c>
 8007852:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007854:	2a00      	cmp	r2, #0
 8007856:	f000 80a5 	beq.w	80079a4 <_dtoa_r+0x884>
 800785a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800785e:	9e08      	ldr	r6, [sp, #32]
 8007860:	9d05      	ldr	r5, [sp, #20]
 8007862:	9a05      	ldr	r2, [sp, #20]
 8007864:	441a      	add	r2, r3
 8007866:	9205      	str	r2, [sp, #20]
 8007868:	9a06      	ldr	r2, [sp, #24]
 800786a:	2101      	movs	r1, #1
 800786c:	441a      	add	r2, r3
 800786e:	4620      	mov	r0, r4
 8007870:	9206      	str	r2, [sp, #24]
 8007872:	f000 fc3d 	bl	80080f0 <__i2b>
 8007876:	4607      	mov	r7, r0
 8007878:	b165      	cbz	r5, 8007894 <_dtoa_r+0x774>
 800787a:	9b06      	ldr	r3, [sp, #24]
 800787c:	2b00      	cmp	r3, #0
 800787e:	dd09      	ble.n	8007894 <_dtoa_r+0x774>
 8007880:	42ab      	cmp	r3, r5
 8007882:	9a05      	ldr	r2, [sp, #20]
 8007884:	bfa8      	it	ge
 8007886:	462b      	movge	r3, r5
 8007888:	1ad2      	subs	r2, r2, r3
 800788a:	9205      	str	r2, [sp, #20]
 800788c:	9a06      	ldr	r2, [sp, #24]
 800788e:	1aed      	subs	r5, r5, r3
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	9306      	str	r3, [sp, #24]
 8007894:	9b08      	ldr	r3, [sp, #32]
 8007896:	b1f3      	cbz	r3, 80078d6 <_dtoa_r+0x7b6>
 8007898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 80a3 	beq.w	80079e6 <_dtoa_r+0x8c6>
 80078a0:	2e00      	cmp	r6, #0
 80078a2:	dd10      	ble.n	80078c6 <_dtoa_r+0x7a6>
 80078a4:	4639      	mov	r1, r7
 80078a6:	4632      	mov	r2, r6
 80078a8:	4620      	mov	r0, r4
 80078aa:	f000 fce1 	bl	8008270 <__pow5mult>
 80078ae:	4652      	mov	r2, sl
 80078b0:	4601      	mov	r1, r0
 80078b2:	4607      	mov	r7, r0
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fc31 	bl	800811c <__multiply>
 80078ba:	4651      	mov	r1, sl
 80078bc:	4680      	mov	r8, r0
 80078be:	4620      	mov	r0, r4
 80078c0:	f000 fb60 	bl	8007f84 <_Bfree>
 80078c4:	46c2      	mov	sl, r8
 80078c6:	9b08      	ldr	r3, [sp, #32]
 80078c8:	1b9a      	subs	r2, r3, r6
 80078ca:	d004      	beq.n	80078d6 <_dtoa_r+0x7b6>
 80078cc:	4651      	mov	r1, sl
 80078ce:	4620      	mov	r0, r4
 80078d0:	f000 fcce 	bl	8008270 <__pow5mult>
 80078d4:	4682      	mov	sl, r0
 80078d6:	2101      	movs	r1, #1
 80078d8:	4620      	mov	r0, r4
 80078da:	f000 fc09 	bl	80080f0 <__i2b>
 80078de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	4606      	mov	r6, r0
 80078e4:	f340 8081 	ble.w	80079ea <_dtoa_r+0x8ca>
 80078e8:	461a      	mov	r2, r3
 80078ea:	4601      	mov	r1, r0
 80078ec:	4620      	mov	r0, r4
 80078ee:	f000 fcbf 	bl	8008270 <__pow5mult>
 80078f2:	9b07      	ldr	r3, [sp, #28]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	4606      	mov	r6, r0
 80078f8:	dd7a      	ble.n	80079f0 <_dtoa_r+0x8d0>
 80078fa:	f04f 0800 	mov.w	r8, #0
 80078fe:	6933      	ldr	r3, [r6, #16]
 8007900:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007904:	6918      	ldr	r0, [r3, #16]
 8007906:	f000 fba5 	bl	8008054 <__hi0bits>
 800790a:	f1c0 0020 	rsb	r0, r0, #32
 800790e:	9b06      	ldr	r3, [sp, #24]
 8007910:	4418      	add	r0, r3
 8007912:	f010 001f 	ands.w	r0, r0, #31
 8007916:	f000 8094 	beq.w	8007a42 <_dtoa_r+0x922>
 800791a:	f1c0 0320 	rsb	r3, r0, #32
 800791e:	2b04      	cmp	r3, #4
 8007920:	f340 8085 	ble.w	8007a2e <_dtoa_r+0x90e>
 8007924:	9b05      	ldr	r3, [sp, #20]
 8007926:	f1c0 001c 	rsb	r0, r0, #28
 800792a:	4403      	add	r3, r0
 800792c:	9305      	str	r3, [sp, #20]
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	4403      	add	r3, r0
 8007932:	4405      	add	r5, r0
 8007934:	9306      	str	r3, [sp, #24]
 8007936:	9b05      	ldr	r3, [sp, #20]
 8007938:	2b00      	cmp	r3, #0
 800793a:	dd05      	ble.n	8007948 <_dtoa_r+0x828>
 800793c:	4651      	mov	r1, sl
 800793e:	461a      	mov	r2, r3
 8007940:	4620      	mov	r0, r4
 8007942:	f000 fcef 	bl	8008324 <__lshift>
 8007946:	4682      	mov	sl, r0
 8007948:	9b06      	ldr	r3, [sp, #24]
 800794a:	2b00      	cmp	r3, #0
 800794c:	dd05      	ble.n	800795a <_dtoa_r+0x83a>
 800794e:	4631      	mov	r1, r6
 8007950:	461a      	mov	r2, r3
 8007952:	4620      	mov	r0, r4
 8007954:	f000 fce6 	bl	8008324 <__lshift>
 8007958:	4606      	mov	r6, r0
 800795a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800795c:	2b00      	cmp	r3, #0
 800795e:	d072      	beq.n	8007a46 <_dtoa_r+0x926>
 8007960:	4631      	mov	r1, r6
 8007962:	4650      	mov	r0, sl
 8007964:	f000 fd4a 	bl	80083fc <__mcmp>
 8007968:	2800      	cmp	r0, #0
 800796a:	da6c      	bge.n	8007a46 <_dtoa_r+0x926>
 800796c:	2300      	movs	r3, #0
 800796e:	4651      	mov	r1, sl
 8007970:	220a      	movs	r2, #10
 8007972:	4620      	mov	r0, r4
 8007974:	f000 fb28 	bl	8007fc8 <__multadd>
 8007978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800797e:	4682      	mov	sl, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 81b0 	beq.w	8007ce6 <_dtoa_r+0xbc6>
 8007986:	2300      	movs	r3, #0
 8007988:	4639      	mov	r1, r7
 800798a:	220a      	movs	r2, #10
 800798c:	4620      	mov	r0, r4
 800798e:	f000 fb1b 	bl	8007fc8 <__multadd>
 8007992:	9b01      	ldr	r3, [sp, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	4607      	mov	r7, r0
 8007998:	f300 8096 	bgt.w	8007ac8 <_dtoa_r+0x9a8>
 800799c:	9b07      	ldr	r3, [sp, #28]
 800799e:	2b02      	cmp	r3, #2
 80079a0:	dc59      	bgt.n	8007a56 <_dtoa_r+0x936>
 80079a2:	e091      	b.n	8007ac8 <_dtoa_r+0x9a8>
 80079a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079aa:	e758      	b.n	800785e <_dtoa_r+0x73e>
 80079ac:	9b04      	ldr	r3, [sp, #16]
 80079ae:	1e5e      	subs	r6, r3, #1
 80079b0:	9b08      	ldr	r3, [sp, #32]
 80079b2:	42b3      	cmp	r3, r6
 80079b4:	bfbf      	itttt	lt
 80079b6:	9b08      	ldrlt	r3, [sp, #32]
 80079b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80079ba:	9608      	strlt	r6, [sp, #32]
 80079bc:	1af3      	sublt	r3, r6, r3
 80079be:	bfb4      	ite	lt
 80079c0:	18d2      	addlt	r2, r2, r3
 80079c2:	1b9e      	subge	r6, r3, r6
 80079c4:	9b04      	ldr	r3, [sp, #16]
 80079c6:	bfbc      	itt	lt
 80079c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80079ca:	2600      	movlt	r6, #0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	bfb7      	itett	lt
 80079d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80079d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80079d8:	1a9d      	sublt	r5, r3, r2
 80079da:	2300      	movlt	r3, #0
 80079dc:	e741      	b.n	8007862 <_dtoa_r+0x742>
 80079de:	9e08      	ldr	r6, [sp, #32]
 80079e0:	9d05      	ldr	r5, [sp, #20]
 80079e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80079e4:	e748      	b.n	8007878 <_dtoa_r+0x758>
 80079e6:	9a08      	ldr	r2, [sp, #32]
 80079e8:	e770      	b.n	80078cc <_dtoa_r+0x7ac>
 80079ea:	9b07      	ldr	r3, [sp, #28]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	dc19      	bgt.n	8007a24 <_dtoa_r+0x904>
 80079f0:	9b02      	ldr	r3, [sp, #8]
 80079f2:	b9bb      	cbnz	r3, 8007a24 <_dtoa_r+0x904>
 80079f4:	9b03      	ldr	r3, [sp, #12]
 80079f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079fa:	b99b      	cbnz	r3, 8007a24 <_dtoa_r+0x904>
 80079fc:	9b03      	ldr	r3, [sp, #12]
 80079fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a02:	0d1b      	lsrs	r3, r3, #20
 8007a04:	051b      	lsls	r3, r3, #20
 8007a06:	b183      	cbz	r3, 8007a2a <_dtoa_r+0x90a>
 8007a08:	9b05      	ldr	r3, [sp, #20]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	9305      	str	r3, [sp, #20]
 8007a0e:	9b06      	ldr	r3, [sp, #24]
 8007a10:	3301      	adds	r3, #1
 8007a12:	9306      	str	r3, [sp, #24]
 8007a14:	f04f 0801 	mov.w	r8, #1
 8007a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f47f af6f 	bne.w	80078fe <_dtoa_r+0x7de>
 8007a20:	2001      	movs	r0, #1
 8007a22:	e774      	b.n	800790e <_dtoa_r+0x7ee>
 8007a24:	f04f 0800 	mov.w	r8, #0
 8007a28:	e7f6      	b.n	8007a18 <_dtoa_r+0x8f8>
 8007a2a:	4698      	mov	r8, r3
 8007a2c:	e7f4      	b.n	8007a18 <_dtoa_r+0x8f8>
 8007a2e:	d082      	beq.n	8007936 <_dtoa_r+0x816>
 8007a30:	9a05      	ldr	r2, [sp, #20]
 8007a32:	331c      	adds	r3, #28
 8007a34:	441a      	add	r2, r3
 8007a36:	9205      	str	r2, [sp, #20]
 8007a38:	9a06      	ldr	r2, [sp, #24]
 8007a3a:	441a      	add	r2, r3
 8007a3c:	441d      	add	r5, r3
 8007a3e:	9206      	str	r2, [sp, #24]
 8007a40:	e779      	b.n	8007936 <_dtoa_r+0x816>
 8007a42:	4603      	mov	r3, r0
 8007a44:	e7f4      	b.n	8007a30 <_dtoa_r+0x910>
 8007a46:	9b04      	ldr	r3, [sp, #16]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	dc37      	bgt.n	8007abc <_dtoa_r+0x99c>
 8007a4c:	9b07      	ldr	r3, [sp, #28]
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	dd34      	ble.n	8007abc <_dtoa_r+0x99c>
 8007a52:	9b04      	ldr	r3, [sp, #16]
 8007a54:	9301      	str	r3, [sp, #4]
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	b963      	cbnz	r3, 8007a74 <_dtoa_r+0x954>
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	2205      	movs	r2, #5
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f000 fab2 	bl	8007fc8 <__multadd>
 8007a64:	4601      	mov	r1, r0
 8007a66:	4606      	mov	r6, r0
 8007a68:	4650      	mov	r0, sl
 8007a6a:	f000 fcc7 	bl	80083fc <__mcmp>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f73f adbb 	bgt.w	80075ea <_dtoa_r+0x4ca>
 8007a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a76:	9d00      	ldr	r5, [sp, #0]
 8007a78:	ea6f 0b03 	mvn.w	fp, r3
 8007a7c:	f04f 0800 	mov.w	r8, #0
 8007a80:	4631      	mov	r1, r6
 8007a82:	4620      	mov	r0, r4
 8007a84:	f000 fa7e 	bl	8007f84 <_Bfree>
 8007a88:	2f00      	cmp	r7, #0
 8007a8a:	f43f aeab 	beq.w	80077e4 <_dtoa_r+0x6c4>
 8007a8e:	f1b8 0f00 	cmp.w	r8, #0
 8007a92:	d005      	beq.n	8007aa0 <_dtoa_r+0x980>
 8007a94:	45b8      	cmp	r8, r7
 8007a96:	d003      	beq.n	8007aa0 <_dtoa_r+0x980>
 8007a98:	4641      	mov	r1, r8
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 fa72 	bl	8007f84 <_Bfree>
 8007aa0:	4639      	mov	r1, r7
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 fa6e 	bl	8007f84 <_Bfree>
 8007aa8:	e69c      	b.n	80077e4 <_dtoa_r+0x6c4>
 8007aaa:	2600      	movs	r6, #0
 8007aac:	4637      	mov	r7, r6
 8007aae:	e7e1      	b.n	8007a74 <_dtoa_r+0x954>
 8007ab0:	46bb      	mov	fp, r7
 8007ab2:	4637      	mov	r7, r6
 8007ab4:	e599      	b.n	80075ea <_dtoa_r+0x4ca>
 8007ab6:	bf00      	nop
 8007ab8:	40240000 	.word	0x40240000
 8007abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 80c8 	beq.w	8007c54 <_dtoa_r+0xb34>
 8007ac4:	9b04      	ldr	r3, [sp, #16]
 8007ac6:	9301      	str	r3, [sp, #4]
 8007ac8:	2d00      	cmp	r5, #0
 8007aca:	dd05      	ble.n	8007ad8 <_dtoa_r+0x9b8>
 8007acc:	4639      	mov	r1, r7
 8007ace:	462a      	mov	r2, r5
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fc27 	bl	8008324 <__lshift>
 8007ad6:	4607      	mov	r7, r0
 8007ad8:	f1b8 0f00 	cmp.w	r8, #0
 8007adc:	d05b      	beq.n	8007b96 <_dtoa_r+0xa76>
 8007ade:	6879      	ldr	r1, [r7, #4]
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f000 fa0f 	bl	8007f04 <_Balloc>
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	b928      	cbnz	r0, 8007af6 <_dtoa_r+0x9d6>
 8007aea:	4b83      	ldr	r3, [pc, #524]	; (8007cf8 <_dtoa_r+0xbd8>)
 8007aec:	4602      	mov	r2, r0
 8007aee:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007af2:	f7ff bb2e 	b.w	8007152 <_dtoa_r+0x32>
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	3202      	adds	r2, #2
 8007afa:	0092      	lsls	r2, r2, #2
 8007afc:	f107 010c 	add.w	r1, r7, #12
 8007b00:	300c      	adds	r0, #12
 8007b02:	f000 ffab 	bl	8008a5c <memcpy>
 8007b06:	2201      	movs	r2, #1
 8007b08:	4629      	mov	r1, r5
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	f000 fc0a 	bl	8008324 <__lshift>
 8007b10:	9b00      	ldr	r3, [sp, #0]
 8007b12:	3301      	adds	r3, #1
 8007b14:	9304      	str	r3, [sp, #16]
 8007b16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b1a:	4413      	add	r3, r2
 8007b1c:	9308      	str	r3, [sp, #32]
 8007b1e:	9b02      	ldr	r3, [sp, #8]
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	46b8      	mov	r8, r7
 8007b26:	9306      	str	r3, [sp, #24]
 8007b28:	4607      	mov	r7, r0
 8007b2a:	9b04      	ldr	r3, [sp, #16]
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	4650      	mov	r0, sl
 8007b32:	9301      	str	r3, [sp, #4]
 8007b34:	f7ff fa6b 	bl	800700e <quorem>
 8007b38:	4641      	mov	r1, r8
 8007b3a:	9002      	str	r0, [sp, #8]
 8007b3c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b40:	4650      	mov	r0, sl
 8007b42:	f000 fc5b 	bl	80083fc <__mcmp>
 8007b46:	463a      	mov	r2, r7
 8007b48:	9005      	str	r0, [sp, #20]
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f000 fc71 	bl	8008434 <__mdiff>
 8007b52:	68c2      	ldr	r2, [r0, #12]
 8007b54:	4605      	mov	r5, r0
 8007b56:	bb02      	cbnz	r2, 8007b9a <_dtoa_r+0xa7a>
 8007b58:	4601      	mov	r1, r0
 8007b5a:	4650      	mov	r0, sl
 8007b5c:	f000 fc4e 	bl	80083fc <__mcmp>
 8007b60:	4602      	mov	r2, r0
 8007b62:	4629      	mov	r1, r5
 8007b64:	4620      	mov	r0, r4
 8007b66:	9209      	str	r2, [sp, #36]	; 0x24
 8007b68:	f000 fa0c 	bl	8007f84 <_Bfree>
 8007b6c:	9b07      	ldr	r3, [sp, #28]
 8007b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b70:	9d04      	ldr	r5, [sp, #16]
 8007b72:	ea43 0102 	orr.w	r1, r3, r2
 8007b76:	9b06      	ldr	r3, [sp, #24]
 8007b78:	4319      	orrs	r1, r3
 8007b7a:	d110      	bne.n	8007b9e <_dtoa_r+0xa7e>
 8007b7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b80:	d029      	beq.n	8007bd6 <_dtoa_r+0xab6>
 8007b82:	9b05      	ldr	r3, [sp, #20]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	dd02      	ble.n	8007b8e <_dtoa_r+0xa6e>
 8007b88:	9b02      	ldr	r3, [sp, #8]
 8007b8a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007b8e:	9b01      	ldr	r3, [sp, #4]
 8007b90:	f883 9000 	strb.w	r9, [r3]
 8007b94:	e774      	b.n	8007a80 <_dtoa_r+0x960>
 8007b96:	4638      	mov	r0, r7
 8007b98:	e7ba      	b.n	8007b10 <_dtoa_r+0x9f0>
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	e7e1      	b.n	8007b62 <_dtoa_r+0xa42>
 8007b9e:	9b05      	ldr	r3, [sp, #20]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	db04      	blt.n	8007bae <_dtoa_r+0xa8e>
 8007ba4:	9907      	ldr	r1, [sp, #28]
 8007ba6:	430b      	orrs	r3, r1
 8007ba8:	9906      	ldr	r1, [sp, #24]
 8007baa:	430b      	orrs	r3, r1
 8007bac:	d120      	bne.n	8007bf0 <_dtoa_r+0xad0>
 8007bae:	2a00      	cmp	r2, #0
 8007bb0:	dded      	ble.n	8007b8e <_dtoa_r+0xa6e>
 8007bb2:	4651      	mov	r1, sl
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f000 fbb4 	bl	8008324 <__lshift>
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4682      	mov	sl, r0
 8007bc0:	f000 fc1c 	bl	80083fc <__mcmp>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	dc03      	bgt.n	8007bd0 <_dtoa_r+0xab0>
 8007bc8:	d1e1      	bne.n	8007b8e <_dtoa_r+0xa6e>
 8007bca:	f019 0f01 	tst.w	r9, #1
 8007bce:	d0de      	beq.n	8007b8e <_dtoa_r+0xa6e>
 8007bd0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bd4:	d1d8      	bne.n	8007b88 <_dtoa_r+0xa68>
 8007bd6:	9a01      	ldr	r2, [sp, #4]
 8007bd8:	2339      	movs	r3, #57	; 0x39
 8007bda:	7013      	strb	r3, [r2, #0]
 8007bdc:	462b      	mov	r3, r5
 8007bde:	461d      	mov	r5, r3
 8007be0:	3b01      	subs	r3, #1
 8007be2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007be6:	2a39      	cmp	r2, #57	; 0x39
 8007be8:	d06c      	beq.n	8007cc4 <_dtoa_r+0xba4>
 8007bea:	3201      	adds	r2, #1
 8007bec:	701a      	strb	r2, [r3, #0]
 8007bee:	e747      	b.n	8007a80 <_dtoa_r+0x960>
 8007bf0:	2a00      	cmp	r2, #0
 8007bf2:	dd07      	ble.n	8007c04 <_dtoa_r+0xae4>
 8007bf4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bf8:	d0ed      	beq.n	8007bd6 <_dtoa_r+0xab6>
 8007bfa:	9a01      	ldr	r2, [sp, #4]
 8007bfc:	f109 0301 	add.w	r3, r9, #1
 8007c00:	7013      	strb	r3, [r2, #0]
 8007c02:	e73d      	b.n	8007a80 <_dtoa_r+0x960>
 8007c04:	9b04      	ldr	r3, [sp, #16]
 8007c06:	9a08      	ldr	r2, [sp, #32]
 8007c08:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d043      	beq.n	8007c98 <_dtoa_r+0xb78>
 8007c10:	4651      	mov	r1, sl
 8007c12:	2300      	movs	r3, #0
 8007c14:	220a      	movs	r2, #10
 8007c16:	4620      	mov	r0, r4
 8007c18:	f000 f9d6 	bl	8007fc8 <__multadd>
 8007c1c:	45b8      	cmp	r8, r7
 8007c1e:	4682      	mov	sl, r0
 8007c20:	f04f 0300 	mov.w	r3, #0
 8007c24:	f04f 020a 	mov.w	r2, #10
 8007c28:	4641      	mov	r1, r8
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	d107      	bne.n	8007c3e <_dtoa_r+0xb1e>
 8007c2e:	f000 f9cb 	bl	8007fc8 <__multadd>
 8007c32:	4680      	mov	r8, r0
 8007c34:	4607      	mov	r7, r0
 8007c36:	9b04      	ldr	r3, [sp, #16]
 8007c38:	3301      	adds	r3, #1
 8007c3a:	9304      	str	r3, [sp, #16]
 8007c3c:	e775      	b.n	8007b2a <_dtoa_r+0xa0a>
 8007c3e:	f000 f9c3 	bl	8007fc8 <__multadd>
 8007c42:	4639      	mov	r1, r7
 8007c44:	4680      	mov	r8, r0
 8007c46:	2300      	movs	r3, #0
 8007c48:	220a      	movs	r2, #10
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	f000 f9bc 	bl	8007fc8 <__multadd>
 8007c50:	4607      	mov	r7, r0
 8007c52:	e7f0      	b.n	8007c36 <_dtoa_r+0xb16>
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	9301      	str	r3, [sp, #4]
 8007c58:	9d00      	ldr	r5, [sp, #0]
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4650      	mov	r0, sl
 8007c5e:	f7ff f9d6 	bl	800700e <quorem>
 8007c62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c66:	9b00      	ldr	r3, [sp, #0]
 8007c68:	f805 9b01 	strb.w	r9, [r5], #1
 8007c6c:	1aea      	subs	r2, r5, r3
 8007c6e:	9b01      	ldr	r3, [sp, #4]
 8007c70:	4293      	cmp	r3, r2
 8007c72:	dd07      	ble.n	8007c84 <_dtoa_r+0xb64>
 8007c74:	4651      	mov	r1, sl
 8007c76:	2300      	movs	r3, #0
 8007c78:	220a      	movs	r2, #10
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 f9a4 	bl	8007fc8 <__multadd>
 8007c80:	4682      	mov	sl, r0
 8007c82:	e7ea      	b.n	8007c5a <_dtoa_r+0xb3a>
 8007c84:	9b01      	ldr	r3, [sp, #4]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	bfc8      	it	gt
 8007c8a:	461d      	movgt	r5, r3
 8007c8c:	9b00      	ldr	r3, [sp, #0]
 8007c8e:	bfd8      	it	le
 8007c90:	2501      	movle	r5, #1
 8007c92:	441d      	add	r5, r3
 8007c94:	f04f 0800 	mov.w	r8, #0
 8007c98:	4651      	mov	r1, sl
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	f000 fb41 	bl	8008324 <__lshift>
 8007ca2:	4631      	mov	r1, r6
 8007ca4:	4682      	mov	sl, r0
 8007ca6:	f000 fba9 	bl	80083fc <__mcmp>
 8007caa:	2800      	cmp	r0, #0
 8007cac:	dc96      	bgt.n	8007bdc <_dtoa_r+0xabc>
 8007cae:	d102      	bne.n	8007cb6 <_dtoa_r+0xb96>
 8007cb0:	f019 0f01 	tst.w	r9, #1
 8007cb4:	d192      	bne.n	8007bdc <_dtoa_r+0xabc>
 8007cb6:	462b      	mov	r3, r5
 8007cb8:	461d      	mov	r5, r3
 8007cba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cbe:	2a30      	cmp	r2, #48	; 0x30
 8007cc0:	d0fa      	beq.n	8007cb8 <_dtoa_r+0xb98>
 8007cc2:	e6dd      	b.n	8007a80 <_dtoa_r+0x960>
 8007cc4:	9a00      	ldr	r2, [sp, #0]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d189      	bne.n	8007bde <_dtoa_r+0xabe>
 8007cca:	f10b 0b01 	add.w	fp, fp, #1
 8007cce:	2331      	movs	r3, #49	; 0x31
 8007cd0:	e796      	b.n	8007c00 <_dtoa_r+0xae0>
 8007cd2:	4b0a      	ldr	r3, [pc, #40]	; (8007cfc <_dtoa_r+0xbdc>)
 8007cd4:	f7ff ba99 	b.w	800720a <_dtoa_r+0xea>
 8007cd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f47f aa6d 	bne.w	80071ba <_dtoa_r+0x9a>
 8007ce0:	4b07      	ldr	r3, [pc, #28]	; (8007d00 <_dtoa_r+0xbe0>)
 8007ce2:	f7ff ba92 	b.w	800720a <_dtoa_r+0xea>
 8007ce6:	9b01      	ldr	r3, [sp, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	dcb5      	bgt.n	8007c58 <_dtoa_r+0xb38>
 8007cec:	9b07      	ldr	r3, [sp, #28]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	f73f aeb1 	bgt.w	8007a56 <_dtoa_r+0x936>
 8007cf4:	e7b0      	b.n	8007c58 <_dtoa_r+0xb38>
 8007cf6:	bf00      	nop
 8007cf8:	0800929c 	.word	0x0800929c
 8007cfc:	080091fc 	.word	0x080091fc
 8007d00:	08009220 	.word	0x08009220

08007d04 <_free_r>:
 8007d04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d06:	2900      	cmp	r1, #0
 8007d08:	d044      	beq.n	8007d94 <_free_r+0x90>
 8007d0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d0e:	9001      	str	r0, [sp, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f1a1 0404 	sub.w	r4, r1, #4
 8007d16:	bfb8      	it	lt
 8007d18:	18e4      	addlt	r4, r4, r3
 8007d1a:	f000 f8e7 	bl	8007eec <__malloc_lock>
 8007d1e:	4a1e      	ldr	r2, [pc, #120]	; (8007d98 <_free_r+0x94>)
 8007d20:	9801      	ldr	r0, [sp, #4]
 8007d22:	6813      	ldr	r3, [r2, #0]
 8007d24:	b933      	cbnz	r3, 8007d34 <_free_r+0x30>
 8007d26:	6063      	str	r3, [r4, #4]
 8007d28:	6014      	str	r4, [r2, #0]
 8007d2a:	b003      	add	sp, #12
 8007d2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d30:	f000 b8e2 	b.w	8007ef8 <__malloc_unlock>
 8007d34:	42a3      	cmp	r3, r4
 8007d36:	d908      	bls.n	8007d4a <_free_r+0x46>
 8007d38:	6825      	ldr	r5, [r4, #0]
 8007d3a:	1961      	adds	r1, r4, r5
 8007d3c:	428b      	cmp	r3, r1
 8007d3e:	bf01      	itttt	eq
 8007d40:	6819      	ldreq	r1, [r3, #0]
 8007d42:	685b      	ldreq	r3, [r3, #4]
 8007d44:	1949      	addeq	r1, r1, r5
 8007d46:	6021      	streq	r1, [r4, #0]
 8007d48:	e7ed      	b.n	8007d26 <_free_r+0x22>
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	b10b      	cbz	r3, 8007d54 <_free_r+0x50>
 8007d50:	42a3      	cmp	r3, r4
 8007d52:	d9fa      	bls.n	8007d4a <_free_r+0x46>
 8007d54:	6811      	ldr	r1, [r2, #0]
 8007d56:	1855      	adds	r5, r2, r1
 8007d58:	42a5      	cmp	r5, r4
 8007d5a:	d10b      	bne.n	8007d74 <_free_r+0x70>
 8007d5c:	6824      	ldr	r4, [r4, #0]
 8007d5e:	4421      	add	r1, r4
 8007d60:	1854      	adds	r4, r2, r1
 8007d62:	42a3      	cmp	r3, r4
 8007d64:	6011      	str	r1, [r2, #0]
 8007d66:	d1e0      	bne.n	8007d2a <_free_r+0x26>
 8007d68:	681c      	ldr	r4, [r3, #0]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	6053      	str	r3, [r2, #4]
 8007d6e:	440c      	add	r4, r1
 8007d70:	6014      	str	r4, [r2, #0]
 8007d72:	e7da      	b.n	8007d2a <_free_r+0x26>
 8007d74:	d902      	bls.n	8007d7c <_free_r+0x78>
 8007d76:	230c      	movs	r3, #12
 8007d78:	6003      	str	r3, [r0, #0]
 8007d7a:	e7d6      	b.n	8007d2a <_free_r+0x26>
 8007d7c:	6825      	ldr	r5, [r4, #0]
 8007d7e:	1961      	adds	r1, r4, r5
 8007d80:	428b      	cmp	r3, r1
 8007d82:	bf04      	itt	eq
 8007d84:	6819      	ldreq	r1, [r3, #0]
 8007d86:	685b      	ldreq	r3, [r3, #4]
 8007d88:	6063      	str	r3, [r4, #4]
 8007d8a:	bf04      	itt	eq
 8007d8c:	1949      	addeq	r1, r1, r5
 8007d8e:	6021      	streq	r1, [r4, #0]
 8007d90:	6054      	str	r4, [r2, #4]
 8007d92:	e7ca      	b.n	8007d2a <_free_r+0x26>
 8007d94:	b003      	add	sp, #12
 8007d96:	bd30      	pop	{r4, r5, pc}
 8007d98:	200004d8 	.word	0x200004d8

08007d9c <malloc>:
 8007d9c:	4b02      	ldr	r3, [pc, #8]	; (8007da8 <malloc+0xc>)
 8007d9e:	4601      	mov	r1, r0
 8007da0:	6818      	ldr	r0, [r3, #0]
 8007da2:	f000 b823 	b.w	8007dec <_malloc_r>
 8007da6:	bf00      	nop
 8007da8:	20000064 	.word	0x20000064

08007dac <sbrk_aligned>:
 8007dac:	b570      	push	{r4, r5, r6, lr}
 8007dae:	4e0e      	ldr	r6, [pc, #56]	; (8007de8 <sbrk_aligned+0x3c>)
 8007db0:	460c      	mov	r4, r1
 8007db2:	6831      	ldr	r1, [r6, #0]
 8007db4:	4605      	mov	r5, r0
 8007db6:	b911      	cbnz	r1, 8007dbe <sbrk_aligned+0x12>
 8007db8:	f000 fe40 	bl	8008a3c <_sbrk_r>
 8007dbc:	6030      	str	r0, [r6, #0]
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	f000 fe3b 	bl	8008a3c <_sbrk_r>
 8007dc6:	1c43      	adds	r3, r0, #1
 8007dc8:	d00a      	beq.n	8007de0 <sbrk_aligned+0x34>
 8007dca:	1cc4      	adds	r4, r0, #3
 8007dcc:	f024 0403 	bic.w	r4, r4, #3
 8007dd0:	42a0      	cmp	r0, r4
 8007dd2:	d007      	beq.n	8007de4 <sbrk_aligned+0x38>
 8007dd4:	1a21      	subs	r1, r4, r0
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	f000 fe30 	bl	8008a3c <_sbrk_r>
 8007ddc:	3001      	adds	r0, #1
 8007dde:	d101      	bne.n	8007de4 <sbrk_aligned+0x38>
 8007de0:	f04f 34ff 	mov.w	r4, #4294967295
 8007de4:	4620      	mov	r0, r4
 8007de6:	bd70      	pop	{r4, r5, r6, pc}
 8007de8:	200004dc 	.word	0x200004dc

08007dec <_malloc_r>:
 8007dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007df0:	1ccd      	adds	r5, r1, #3
 8007df2:	f025 0503 	bic.w	r5, r5, #3
 8007df6:	3508      	adds	r5, #8
 8007df8:	2d0c      	cmp	r5, #12
 8007dfa:	bf38      	it	cc
 8007dfc:	250c      	movcc	r5, #12
 8007dfe:	2d00      	cmp	r5, #0
 8007e00:	4607      	mov	r7, r0
 8007e02:	db01      	blt.n	8007e08 <_malloc_r+0x1c>
 8007e04:	42a9      	cmp	r1, r5
 8007e06:	d905      	bls.n	8007e14 <_malloc_r+0x28>
 8007e08:	230c      	movs	r3, #12
 8007e0a:	603b      	str	r3, [r7, #0]
 8007e0c:	2600      	movs	r6, #0
 8007e0e:	4630      	mov	r0, r6
 8007e10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e14:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007ee8 <_malloc_r+0xfc>
 8007e18:	f000 f868 	bl	8007eec <__malloc_lock>
 8007e1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e20:	461c      	mov	r4, r3
 8007e22:	bb5c      	cbnz	r4, 8007e7c <_malloc_r+0x90>
 8007e24:	4629      	mov	r1, r5
 8007e26:	4638      	mov	r0, r7
 8007e28:	f7ff ffc0 	bl	8007dac <sbrk_aligned>
 8007e2c:	1c43      	adds	r3, r0, #1
 8007e2e:	4604      	mov	r4, r0
 8007e30:	d155      	bne.n	8007ede <_malloc_r+0xf2>
 8007e32:	f8d8 4000 	ldr.w	r4, [r8]
 8007e36:	4626      	mov	r6, r4
 8007e38:	2e00      	cmp	r6, #0
 8007e3a:	d145      	bne.n	8007ec8 <_malloc_r+0xdc>
 8007e3c:	2c00      	cmp	r4, #0
 8007e3e:	d048      	beq.n	8007ed2 <_malloc_r+0xe6>
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	4631      	mov	r1, r6
 8007e44:	4638      	mov	r0, r7
 8007e46:	eb04 0903 	add.w	r9, r4, r3
 8007e4a:	f000 fdf7 	bl	8008a3c <_sbrk_r>
 8007e4e:	4581      	cmp	r9, r0
 8007e50:	d13f      	bne.n	8007ed2 <_malloc_r+0xe6>
 8007e52:	6821      	ldr	r1, [r4, #0]
 8007e54:	1a6d      	subs	r5, r5, r1
 8007e56:	4629      	mov	r1, r5
 8007e58:	4638      	mov	r0, r7
 8007e5a:	f7ff ffa7 	bl	8007dac <sbrk_aligned>
 8007e5e:	3001      	adds	r0, #1
 8007e60:	d037      	beq.n	8007ed2 <_malloc_r+0xe6>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	442b      	add	r3, r5
 8007e66:	6023      	str	r3, [r4, #0]
 8007e68:	f8d8 3000 	ldr.w	r3, [r8]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d038      	beq.n	8007ee2 <_malloc_r+0xf6>
 8007e70:	685a      	ldr	r2, [r3, #4]
 8007e72:	42a2      	cmp	r2, r4
 8007e74:	d12b      	bne.n	8007ece <_malloc_r+0xe2>
 8007e76:	2200      	movs	r2, #0
 8007e78:	605a      	str	r2, [r3, #4]
 8007e7a:	e00f      	b.n	8007e9c <_malloc_r+0xb0>
 8007e7c:	6822      	ldr	r2, [r4, #0]
 8007e7e:	1b52      	subs	r2, r2, r5
 8007e80:	d41f      	bmi.n	8007ec2 <_malloc_r+0xd6>
 8007e82:	2a0b      	cmp	r2, #11
 8007e84:	d917      	bls.n	8007eb6 <_malloc_r+0xca>
 8007e86:	1961      	adds	r1, r4, r5
 8007e88:	42a3      	cmp	r3, r4
 8007e8a:	6025      	str	r5, [r4, #0]
 8007e8c:	bf18      	it	ne
 8007e8e:	6059      	strne	r1, [r3, #4]
 8007e90:	6863      	ldr	r3, [r4, #4]
 8007e92:	bf08      	it	eq
 8007e94:	f8c8 1000 	streq.w	r1, [r8]
 8007e98:	5162      	str	r2, [r4, r5]
 8007e9a:	604b      	str	r3, [r1, #4]
 8007e9c:	4638      	mov	r0, r7
 8007e9e:	f104 060b 	add.w	r6, r4, #11
 8007ea2:	f000 f829 	bl	8007ef8 <__malloc_unlock>
 8007ea6:	f026 0607 	bic.w	r6, r6, #7
 8007eaa:	1d23      	adds	r3, r4, #4
 8007eac:	1af2      	subs	r2, r6, r3
 8007eae:	d0ae      	beq.n	8007e0e <_malloc_r+0x22>
 8007eb0:	1b9b      	subs	r3, r3, r6
 8007eb2:	50a3      	str	r3, [r4, r2]
 8007eb4:	e7ab      	b.n	8007e0e <_malloc_r+0x22>
 8007eb6:	42a3      	cmp	r3, r4
 8007eb8:	6862      	ldr	r2, [r4, #4]
 8007eba:	d1dd      	bne.n	8007e78 <_malloc_r+0x8c>
 8007ebc:	f8c8 2000 	str.w	r2, [r8]
 8007ec0:	e7ec      	b.n	8007e9c <_malloc_r+0xb0>
 8007ec2:	4623      	mov	r3, r4
 8007ec4:	6864      	ldr	r4, [r4, #4]
 8007ec6:	e7ac      	b.n	8007e22 <_malloc_r+0x36>
 8007ec8:	4634      	mov	r4, r6
 8007eca:	6876      	ldr	r6, [r6, #4]
 8007ecc:	e7b4      	b.n	8007e38 <_malloc_r+0x4c>
 8007ece:	4613      	mov	r3, r2
 8007ed0:	e7cc      	b.n	8007e6c <_malloc_r+0x80>
 8007ed2:	230c      	movs	r3, #12
 8007ed4:	603b      	str	r3, [r7, #0]
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	f000 f80e 	bl	8007ef8 <__malloc_unlock>
 8007edc:	e797      	b.n	8007e0e <_malloc_r+0x22>
 8007ede:	6025      	str	r5, [r4, #0]
 8007ee0:	e7dc      	b.n	8007e9c <_malloc_r+0xb0>
 8007ee2:	605b      	str	r3, [r3, #4]
 8007ee4:	deff      	udf	#255	; 0xff
 8007ee6:	bf00      	nop
 8007ee8:	200004d8 	.word	0x200004d8

08007eec <__malloc_lock>:
 8007eec:	4801      	ldr	r0, [pc, #4]	; (8007ef4 <__malloc_lock+0x8>)
 8007eee:	f7ff b88c 	b.w	800700a <__retarget_lock_acquire_recursive>
 8007ef2:	bf00      	nop
 8007ef4:	200004d4 	.word	0x200004d4

08007ef8 <__malloc_unlock>:
 8007ef8:	4801      	ldr	r0, [pc, #4]	; (8007f00 <__malloc_unlock+0x8>)
 8007efa:	f7ff b887 	b.w	800700c <__retarget_lock_release_recursive>
 8007efe:	bf00      	nop
 8007f00:	200004d4 	.word	0x200004d4

08007f04 <_Balloc>:
 8007f04:	b570      	push	{r4, r5, r6, lr}
 8007f06:	69c6      	ldr	r6, [r0, #28]
 8007f08:	4604      	mov	r4, r0
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	b976      	cbnz	r6, 8007f2c <_Balloc+0x28>
 8007f0e:	2010      	movs	r0, #16
 8007f10:	f7ff ff44 	bl	8007d9c <malloc>
 8007f14:	4602      	mov	r2, r0
 8007f16:	61e0      	str	r0, [r4, #28]
 8007f18:	b920      	cbnz	r0, 8007f24 <_Balloc+0x20>
 8007f1a:	4b18      	ldr	r3, [pc, #96]	; (8007f7c <_Balloc+0x78>)
 8007f1c:	4818      	ldr	r0, [pc, #96]	; (8007f80 <_Balloc+0x7c>)
 8007f1e:	216b      	movs	r1, #107	; 0x6b
 8007f20:	f000 fdaa 	bl	8008a78 <__assert_func>
 8007f24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f28:	6006      	str	r6, [r0, #0]
 8007f2a:	60c6      	str	r6, [r0, #12]
 8007f2c:	69e6      	ldr	r6, [r4, #28]
 8007f2e:	68f3      	ldr	r3, [r6, #12]
 8007f30:	b183      	cbz	r3, 8007f54 <_Balloc+0x50>
 8007f32:	69e3      	ldr	r3, [r4, #28]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f3a:	b9b8      	cbnz	r0, 8007f6c <_Balloc+0x68>
 8007f3c:	2101      	movs	r1, #1
 8007f3e:	fa01 f605 	lsl.w	r6, r1, r5
 8007f42:	1d72      	adds	r2, r6, #5
 8007f44:	0092      	lsls	r2, r2, #2
 8007f46:	4620      	mov	r0, r4
 8007f48:	f000 fdb4 	bl	8008ab4 <_calloc_r>
 8007f4c:	b160      	cbz	r0, 8007f68 <_Balloc+0x64>
 8007f4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f52:	e00e      	b.n	8007f72 <_Balloc+0x6e>
 8007f54:	2221      	movs	r2, #33	; 0x21
 8007f56:	2104      	movs	r1, #4
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 fdab 	bl	8008ab4 <_calloc_r>
 8007f5e:	69e3      	ldr	r3, [r4, #28]
 8007f60:	60f0      	str	r0, [r6, #12]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e4      	bne.n	8007f32 <_Balloc+0x2e>
 8007f68:	2000      	movs	r0, #0
 8007f6a:	bd70      	pop	{r4, r5, r6, pc}
 8007f6c:	6802      	ldr	r2, [r0, #0]
 8007f6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f72:	2300      	movs	r3, #0
 8007f74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f78:	e7f7      	b.n	8007f6a <_Balloc+0x66>
 8007f7a:	bf00      	nop
 8007f7c:	0800922d 	.word	0x0800922d
 8007f80:	080092ad 	.word	0x080092ad

08007f84 <_Bfree>:
 8007f84:	b570      	push	{r4, r5, r6, lr}
 8007f86:	69c6      	ldr	r6, [r0, #28]
 8007f88:	4605      	mov	r5, r0
 8007f8a:	460c      	mov	r4, r1
 8007f8c:	b976      	cbnz	r6, 8007fac <_Bfree+0x28>
 8007f8e:	2010      	movs	r0, #16
 8007f90:	f7ff ff04 	bl	8007d9c <malloc>
 8007f94:	4602      	mov	r2, r0
 8007f96:	61e8      	str	r0, [r5, #28]
 8007f98:	b920      	cbnz	r0, 8007fa4 <_Bfree+0x20>
 8007f9a:	4b09      	ldr	r3, [pc, #36]	; (8007fc0 <_Bfree+0x3c>)
 8007f9c:	4809      	ldr	r0, [pc, #36]	; (8007fc4 <_Bfree+0x40>)
 8007f9e:	218f      	movs	r1, #143	; 0x8f
 8007fa0:	f000 fd6a 	bl	8008a78 <__assert_func>
 8007fa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fa8:	6006      	str	r6, [r0, #0]
 8007faa:	60c6      	str	r6, [r0, #12]
 8007fac:	b13c      	cbz	r4, 8007fbe <_Bfree+0x3a>
 8007fae:	69eb      	ldr	r3, [r5, #28]
 8007fb0:	6862      	ldr	r2, [r4, #4]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fb8:	6021      	str	r1, [r4, #0]
 8007fba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fbe:	bd70      	pop	{r4, r5, r6, pc}
 8007fc0:	0800922d 	.word	0x0800922d
 8007fc4:	080092ad 	.word	0x080092ad

08007fc8 <__multadd>:
 8007fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fcc:	690d      	ldr	r5, [r1, #16]
 8007fce:	4607      	mov	r7, r0
 8007fd0:	460c      	mov	r4, r1
 8007fd2:	461e      	mov	r6, r3
 8007fd4:	f101 0c14 	add.w	ip, r1, #20
 8007fd8:	2000      	movs	r0, #0
 8007fda:	f8dc 3000 	ldr.w	r3, [ip]
 8007fde:	b299      	uxth	r1, r3
 8007fe0:	fb02 6101 	mla	r1, r2, r1, r6
 8007fe4:	0c1e      	lsrs	r6, r3, #16
 8007fe6:	0c0b      	lsrs	r3, r1, #16
 8007fe8:	fb02 3306 	mla	r3, r2, r6, r3
 8007fec:	b289      	uxth	r1, r1
 8007fee:	3001      	adds	r0, #1
 8007ff0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ff4:	4285      	cmp	r5, r0
 8007ff6:	f84c 1b04 	str.w	r1, [ip], #4
 8007ffa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ffe:	dcec      	bgt.n	8007fda <__multadd+0x12>
 8008000:	b30e      	cbz	r6, 8008046 <__multadd+0x7e>
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	42ab      	cmp	r3, r5
 8008006:	dc19      	bgt.n	800803c <__multadd+0x74>
 8008008:	6861      	ldr	r1, [r4, #4]
 800800a:	4638      	mov	r0, r7
 800800c:	3101      	adds	r1, #1
 800800e:	f7ff ff79 	bl	8007f04 <_Balloc>
 8008012:	4680      	mov	r8, r0
 8008014:	b928      	cbnz	r0, 8008022 <__multadd+0x5a>
 8008016:	4602      	mov	r2, r0
 8008018:	4b0c      	ldr	r3, [pc, #48]	; (800804c <__multadd+0x84>)
 800801a:	480d      	ldr	r0, [pc, #52]	; (8008050 <__multadd+0x88>)
 800801c:	21ba      	movs	r1, #186	; 0xba
 800801e:	f000 fd2b 	bl	8008a78 <__assert_func>
 8008022:	6922      	ldr	r2, [r4, #16]
 8008024:	3202      	adds	r2, #2
 8008026:	f104 010c 	add.w	r1, r4, #12
 800802a:	0092      	lsls	r2, r2, #2
 800802c:	300c      	adds	r0, #12
 800802e:	f000 fd15 	bl	8008a5c <memcpy>
 8008032:	4621      	mov	r1, r4
 8008034:	4638      	mov	r0, r7
 8008036:	f7ff ffa5 	bl	8007f84 <_Bfree>
 800803a:	4644      	mov	r4, r8
 800803c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008040:	3501      	adds	r5, #1
 8008042:	615e      	str	r6, [r3, #20]
 8008044:	6125      	str	r5, [r4, #16]
 8008046:	4620      	mov	r0, r4
 8008048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804c:	0800929c 	.word	0x0800929c
 8008050:	080092ad 	.word	0x080092ad

08008054 <__hi0bits>:
 8008054:	0c03      	lsrs	r3, r0, #16
 8008056:	041b      	lsls	r3, r3, #16
 8008058:	b9d3      	cbnz	r3, 8008090 <__hi0bits+0x3c>
 800805a:	0400      	lsls	r0, r0, #16
 800805c:	2310      	movs	r3, #16
 800805e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008062:	bf04      	itt	eq
 8008064:	0200      	lsleq	r0, r0, #8
 8008066:	3308      	addeq	r3, #8
 8008068:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800806c:	bf04      	itt	eq
 800806e:	0100      	lsleq	r0, r0, #4
 8008070:	3304      	addeq	r3, #4
 8008072:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008076:	bf04      	itt	eq
 8008078:	0080      	lsleq	r0, r0, #2
 800807a:	3302      	addeq	r3, #2
 800807c:	2800      	cmp	r0, #0
 800807e:	db05      	blt.n	800808c <__hi0bits+0x38>
 8008080:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008084:	f103 0301 	add.w	r3, r3, #1
 8008088:	bf08      	it	eq
 800808a:	2320      	moveq	r3, #32
 800808c:	4618      	mov	r0, r3
 800808e:	4770      	bx	lr
 8008090:	2300      	movs	r3, #0
 8008092:	e7e4      	b.n	800805e <__hi0bits+0xa>

08008094 <__lo0bits>:
 8008094:	6803      	ldr	r3, [r0, #0]
 8008096:	f013 0207 	ands.w	r2, r3, #7
 800809a:	d00c      	beq.n	80080b6 <__lo0bits+0x22>
 800809c:	07d9      	lsls	r1, r3, #31
 800809e:	d422      	bmi.n	80080e6 <__lo0bits+0x52>
 80080a0:	079a      	lsls	r2, r3, #30
 80080a2:	bf49      	itett	mi
 80080a4:	085b      	lsrmi	r3, r3, #1
 80080a6:	089b      	lsrpl	r3, r3, #2
 80080a8:	6003      	strmi	r3, [r0, #0]
 80080aa:	2201      	movmi	r2, #1
 80080ac:	bf5c      	itt	pl
 80080ae:	6003      	strpl	r3, [r0, #0]
 80080b0:	2202      	movpl	r2, #2
 80080b2:	4610      	mov	r0, r2
 80080b4:	4770      	bx	lr
 80080b6:	b299      	uxth	r1, r3
 80080b8:	b909      	cbnz	r1, 80080be <__lo0bits+0x2a>
 80080ba:	0c1b      	lsrs	r3, r3, #16
 80080bc:	2210      	movs	r2, #16
 80080be:	b2d9      	uxtb	r1, r3
 80080c0:	b909      	cbnz	r1, 80080c6 <__lo0bits+0x32>
 80080c2:	3208      	adds	r2, #8
 80080c4:	0a1b      	lsrs	r3, r3, #8
 80080c6:	0719      	lsls	r1, r3, #28
 80080c8:	bf04      	itt	eq
 80080ca:	091b      	lsreq	r3, r3, #4
 80080cc:	3204      	addeq	r2, #4
 80080ce:	0799      	lsls	r1, r3, #30
 80080d0:	bf04      	itt	eq
 80080d2:	089b      	lsreq	r3, r3, #2
 80080d4:	3202      	addeq	r2, #2
 80080d6:	07d9      	lsls	r1, r3, #31
 80080d8:	d403      	bmi.n	80080e2 <__lo0bits+0x4e>
 80080da:	085b      	lsrs	r3, r3, #1
 80080dc:	f102 0201 	add.w	r2, r2, #1
 80080e0:	d003      	beq.n	80080ea <__lo0bits+0x56>
 80080e2:	6003      	str	r3, [r0, #0]
 80080e4:	e7e5      	b.n	80080b2 <__lo0bits+0x1e>
 80080e6:	2200      	movs	r2, #0
 80080e8:	e7e3      	b.n	80080b2 <__lo0bits+0x1e>
 80080ea:	2220      	movs	r2, #32
 80080ec:	e7e1      	b.n	80080b2 <__lo0bits+0x1e>
	...

080080f0 <__i2b>:
 80080f0:	b510      	push	{r4, lr}
 80080f2:	460c      	mov	r4, r1
 80080f4:	2101      	movs	r1, #1
 80080f6:	f7ff ff05 	bl	8007f04 <_Balloc>
 80080fa:	4602      	mov	r2, r0
 80080fc:	b928      	cbnz	r0, 800810a <__i2b+0x1a>
 80080fe:	4b05      	ldr	r3, [pc, #20]	; (8008114 <__i2b+0x24>)
 8008100:	4805      	ldr	r0, [pc, #20]	; (8008118 <__i2b+0x28>)
 8008102:	f240 1145 	movw	r1, #325	; 0x145
 8008106:	f000 fcb7 	bl	8008a78 <__assert_func>
 800810a:	2301      	movs	r3, #1
 800810c:	6144      	str	r4, [r0, #20]
 800810e:	6103      	str	r3, [r0, #16]
 8008110:	bd10      	pop	{r4, pc}
 8008112:	bf00      	nop
 8008114:	0800929c 	.word	0x0800929c
 8008118:	080092ad 	.word	0x080092ad

0800811c <__multiply>:
 800811c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008120:	4691      	mov	r9, r2
 8008122:	690a      	ldr	r2, [r1, #16]
 8008124:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008128:	429a      	cmp	r2, r3
 800812a:	bfb8      	it	lt
 800812c:	460b      	movlt	r3, r1
 800812e:	460c      	mov	r4, r1
 8008130:	bfbc      	itt	lt
 8008132:	464c      	movlt	r4, r9
 8008134:	4699      	movlt	r9, r3
 8008136:	6927      	ldr	r7, [r4, #16]
 8008138:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800813c:	68a3      	ldr	r3, [r4, #8]
 800813e:	6861      	ldr	r1, [r4, #4]
 8008140:	eb07 060a 	add.w	r6, r7, sl
 8008144:	42b3      	cmp	r3, r6
 8008146:	b085      	sub	sp, #20
 8008148:	bfb8      	it	lt
 800814a:	3101      	addlt	r1, #1
 800814c:	f7ff feda 	bl	8007f04 <_Balloc>
 8008150:	b930      	cbnz	r0, 8008160 <__multiply+0x44>
 8008152:	4602      	mov	r2, r0
 8008154:	4b44      	ldr	r3, [pc, #272]	; (8008268 <__multiply+0x14c>)
 8008156:	4845      	ldr	r0, [pc, #276]	; (800826c <__multiply+0x150>)
 8008158:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800815c:	f000 fc8c 	bl	8008a78 <__assert_func>
 8008160:	f100 0514 	add.w	r5, r0, #20
 8008164:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008168:	462b      	mov	r3, r5
 800816a:	2200      	movs	r2, #0
 800816c:	4543      	cmp	r3, r8
 800816e:	d321      	bcc.n	80081b4 <__multiply+0x98>
 8008170:	f104 0314 	add.w	r3, r4, #20
 8008174:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008178:	f109 0314 	add.w	r3, r9, #20
 800817c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008180:	9202      	str	r2, [sp, #8]
 8008182:	1b3a      	subs	r2, r7, r4
 8008184:	3a15      	subs	r2, #21
 8008186:	f022 0203 	bic.w	r2, r2, #3
 800818a:	3204      	adds	r2, #4
 800818c:	f104 0115 	add.w	r1, r4, #21
 8008190:	428f      	cmp	r7, r1
 8008192:	bf38      	it	cc
 8008194:	2204      	movcc	r2, #4
 8008196:	9201      	str	r2, [sp, #4]
 8008198:	9a02      	ldr	r2, [sp, #8]
 800819a:	9303      	str	r3, [sp, #12]
 800819c:	429a      	cmp	r2, r3
 800819e:	d80c      	bhi.n	80081ba <__multiply+0x9e>
 80081a0:	2e00      	cmp	r6, #0
 80081a2:	dd03      	ble.n	80081ac <__multiply+0x90>
 80081a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d05b      	beq.n	8008264 <__multiply+0x148>
 80081ac:	6106      	str	r6, [r0, #16]
 80081ae:	b005      	add	sp, #20
 80081b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b4:	f843 2b04 	str.w	r2, [r3], #4
 80081b8:	e7d8      	b.n	800816c <__multiply+0x50>
 80081ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80081be:	f1ba 0f00 	cmp.w	sl, #0
 80081c2:	d024      	beq.n	800820e <__multiply+0xf2>
 80081c4:	f104 0e14 	add.w	lr, r4, #20
 80081c8:	46a9      	mov	r9, r5
 80081ca:	f04f 0c00 	mov.w	ip, #0
 80081ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80081d2:	f8d9 1000 	ldr.w	r1, [r9]
 80081d6:	fa1f fb82 	uxth.w	fp, r2
 80081da:	b289      	uxth	r1, r1
 80081dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80081e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80081e4:	f8d9 2000 	ldr.w	r2, [r9]
 80081e8:	4461      	add	r1, ip
 80081ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80081f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081f6:	b289      	uxth	r1, r1
 80081f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081fc:	4577      	cmp	r7, lr
 80081fe:	f849 1b04 	str.w	r1, [r9], #4
 8008202:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008206:	d8e2      	bhi.n	80081ce <__multiply+0xb2>
 8008208:	9a01      	ldr	r2, [sp, #4]
 800820a:	f845 c002 	str.w	ip, [r5, r2]
 800820e:	9a03      	ldr	r2, [sp, #12]
 8008210:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008214:	3304      	adds	r3, #4
 8008216:	f1b9 0f00 	cmp.w	r9, #0
 800821a:	d021      	beq.n	8008260 <__multiply+0x144>
 800821c:	6829      	ldr	r1, [r5, #0]
 800821e:	f104 0c14 	add.w	ip, r4, #20
 8008222:	46ae      	mov	lr, r5
 8008224:	f04f 0a00 	mov.w	sl, #0
 8008228:	f8bc b000 	ldrh.w	fp, [ip]
 800822c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008230:	fb09 220b 	mla	r2, r9, fp, r2
 8008234:	4452      	add	r2, sl
 8008236:	b289      	uxth	r1, r1
 8008238:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800823c:	f84e 1b04 	str.w	r1, [lr], #4
 8008240:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008244:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008248:	f8be 1000 	ldrh.w	r1, [lr]
 800824c:	fb09 110a 	mla	r1, r9, sl, r1
 8008250:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008254:	4567      	cmp	r7, ip
 8008256:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800825a:	d8e5      	bhi.n	8008228 <__multiply+0x10c>
 800825c:	9a01      	ldr	r2, [sp, #4]
 800825e:	50a9      	str	r1, [r5, r2]
 8008260:	3504      	adds	r5, #4
 8008262:	e799      	b.n	8008198 <__multiply+0x7c>
 8008264:	3e01      	subs	r6, #1
 8008266:	e79b      	b.n	80081a0 <__multiply+0x84>
 8008268:	0800929c 	.word	0x0800929c
 800826c:	080092ad 	.word	0x080092ad

08008270 <__pow5mult>:
 8008270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008274:	4615      	mov	r5, r2
 8008276:	f012 0203 	ands.w	r2, r2, #3
 800827a:	4606      	mov	r6, r0
 800827c:	460f      	mov	r7, r1
 800827e:	d007      	beq.n	8008290 <__pow5mult+0x20>
 8008280:	4c25      	ldr	r4, [pc, #148]	; (8008318 <__pow5mult+0xa8>)
 8008282:	3a01      	subs	r2, #1
 8008284:	2300      	movs	r3, #0
 8008286:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800828a:	f7ff fe9d 	bl	8007fc8 <__multadd>
 800828e:	4607      	mov	r7, r0
 8008290:	10ad      	asrs	r5, r5, #2
 8008292:	d03d      	beq.n	8008310 <__pow5mult+0xa0>
 8008294:	69f4      	ldr	r4, [r6, #28]
 8008296:	b97c      	cbnz	r4, 80082b8 <__pow5mult+0x48>
 8008298:	2010      	movs	r0, #16
 800829a:	f7ff fd7f 	bl	8007d9c <malloc>
 800829e:	4602      	mov	r2, r0
 80082a0:	61f0      	str	r0, [r6, #28]
 80082a2:	b928      	cbnz	r0, 80082b0 <__pow5mult+0x40>
 80082a4:	4b1d      	ldr	r3, [pc, #116]	; (800831c <__pow5mult+0xac>)
 80082a6:	481e      	ldr	r0, [pc, #120]	; (8008320 <__pow5mult+0xb0>)
 80082a8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80082ac:	f000 fbe4 	bl	8008a78 <__assert_func>
 80082b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082b4:	6004      	str	r4, [r0, #0]
 80082b6:	60c4      	str	r4, [r0, #12]
 80082b8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80082bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082c0:	b94c      	cbnz	r4, 80082d6 <__pow5mult+0x66>
 80082c2:	f240 2171 	movw	r1, #625	; 0x271
 80082c6:	4630      	mov	r0, r6
 80082c8:	f7ff ff12 	bl	80080f0 <__i2b>
 80082cc:	2300      	movs	r3, #0
 80082ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80082d2:	4604      	mov	r4, r0
 80082d4:	6003      	str	r3, [r0, #0]
 80082d6:	f04f 0900 	mov.w	r9, #0
 80082da:	07eb      	lsls	r3, r5, #31
 80082dc:	d50a      	bpl.n	80082f4 <__pow5mult+0x84>
 80082de:	4639      	mov	r1, r7
 80082e0:	4622      	mov	r2, r4
 80082e2:	4630      	mov	r0, r6
 80082e4:	f7ff ff1a 	bl	800811c <__multiply>
 80082e8:	4639      	mov	r1, r7
 80082ea:	4680      	mov	r8, r0
 80082ec:	4630      	mov	r0, r6
 80082ee:	f7ff fe49 	bl	8007f84 <_Bfree>
 80082f2:	4647      	mov	r7, r8
 80082f4:	106d      	asrs	r5, r5, #1
 80082f6:	d00b      	beq.n	8008310 <__pow5mult+0xa0>
 80082f8:	6820      	ldr	r0, [r4, #0]
 80082fa:	b938      	cbnz	r0, 800830c <__pow5mult+0x9c>
 80082fc:	4622      	mov	r2, r4
 80082fe:	4621      	mov	r1, r4
 8008300:	4630      	mov	r0, r6
 8008302:	f7ff ff0b 	bl	800811c <__multiply>
 8008306:	6020      	str	r0, [r4, #0]
 8008308:	f8c0 9000 	str.w	r9, [r0]
 800830c:	4604      	mov	r4, r0
 800830e:	e7e4      	b.n	80082da <__pow5mult+0x6a>
 8008310:	4638      	mov	r0, r7
 8008312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008316:	bf00      	nop
 8008318:	080093f8 	.word	0x080093f8
 800831c:	0800922d 	.word	0x0800922d
 8008320:	080092ad 	.word	0x080092ad

08008324 <__lshift>:
 8008324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008328:	460c      	mov	r4, r1
 800832a:	6849      	ldr	r1, [r1, #4]
 800832c:	6923      	ldr	r3, [r4, #16]
 800832e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008332:	68a3      	ldr	r3, [r4, #8]
 8008334:	4607      	mov	r7, r0
 8008336:	4691      	mov	r9, r2
 8008338:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800833c:	f108 0601 	add.w	r6, r8, #1
 8008340:	42b3      	cmp	r3, r6
 8008342:	db0b      	blt.n	800835c <__lshift+0x38>
 8008344:	4638      	mov	r0, r7
 8008346:	f7ff fddd 	bl	8007f04 <_Balloc>
 800834a:	4605      	mov	r5, r0
 800834c:	b948      	cbnz	r0, 8008362 <__lshift+0x3e>
 800834e:	4602      	mov	r2, r0
 8008350:	4b28      	ldr	r3, [pc, #160]	; (80083f4 <__lshift+0xd0>)
 8008352:	4829      	ldr	r0, [pc, #164]	; (80083f8 <__lshift+0xd4>)
 8008354:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008358:	f000 fb8e 	bl	8008a78 <__assert_func>
 800835c:	3101      	adds	r1, #1
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	e7ee      	b.n	8008340 <__lshift+0x1c>
 8008362:	2300      	movs	r3, #0
 8008364:	f100 0114 	add.w	r1, r0, #20
 8008368:	f100 0210 	add.w	r2, r0, #16
 800836c:	4618      	mov	r0, r3
 800836e:	4553      	cmp	r3, sl
 8008370:	db33      	blt.n	80083da <__lshift+0xb6>
 8008372:	6920      	ldr	r0, [r4, #16]
 8008374:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008378:	f104 0314 	add.w	r3, r4, #20
 800837c:	f019 091f 	ands.w	r9, r9, #31
 8008380:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008384:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008388:	d02b      	beq.n	80083e2 <__lshift+0xbe>
 800838a:	f1c9 0e20 	rsb	lr, r9, #32
 800838e:	468a      	mov	sl, r1
 8008390:	2200      	movs	r2, #0
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	fa00 f009 	lsl.w	r0, r0, r9
 8008398:	4310      	orrs	r0, r2
 800839a:	f84a 0b04 	str.w	r0, [sl], #4
 800839e:	f853 2b04 	ldr.w	r2, [r3], #4
 80083a2:	459c      	cmp	ip, r3
 80083a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80083a8:	d8f3      	bhi.n	8008392 <__lshift+0x6e>
 80083aa:	ebac 0304 	sub.w	r3, ip, r4
 80083ae:	3b15      	subs	r3, #21
 80083b0:	f023 0303 	bic.w	r3, r3, #3
 80083b4:	3304      	adds	r3, #4
 80083b6:	f104 0015 	add.w	r0, r4, #21
 80083ba:	4584      	cmp	ip, r0
 80083bc:	bf38      	it	cc
 80083be:	2304      	movcc	r3, #4
 80083c0:	50ca      	str	r2, [r1, r3]
 80083c2:	b10a      	cbz	r2, 80083c8 <__lshift+0xa4>
 80083c4:	f108 0602 	add.w	r6, r8, #2
 80083c8:	3e01      	subs	r6, #1
 80083ca:	4638      	mov	r0, r7
 80083cc:	612e      	str	r6, [r5, #16]
 80083ce:	4621      	mov	r1, r4
 80083d0:	f7ff fdd8 	bl	8007f84 <_Bfree>
 80083d4:	4628      	mov	r0, r5
 80083d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083da:	f842 0f04 	str.w	r0, [r2, #4]!
 80083de:	3301      	adds	r3, #1
 80083e0:	e7c5      	b.n	800836e <__lshift+0x4a>
 80083e2:	3904      	subs	r1, #4
 80083e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80083ec:	459c      	cmp	ip, r3
 80083ee:	d8f9      	bhi.n	80083e4 <__lshift+0xc0>
 80083f0:	e7ea      	b.n	80083c8 <__lshift+0xa4>
 80083f2:	bf00      	nop
 80083f4:	0800929c 	.word	0x0800929c
 80083f8:	080092ad 	.word	0x080092ad

080083fc <__mcmp>:
 80083fc:	b530      	push	{r4, r5, lr}
 80083fe:	6902      	ldr	r2, [r0, #16]
 8008400:	690c      	ldr	r4, [r1, #16]
 8008402:	1b12      	subs	r2, r2, r4
 8008404:	d10e      	bne.n	8008424 <__mcmp+0x28>
 8008406:	f100 0314 	add.w	r3, r0, #20
 800840a:	3114      	adds	r1, #20
 800840c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008410:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008414:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008418:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800841c:	42a5      	cmp	r5, r4
 800841e:	d003      	beq.n	8008428 <__mcmp+0x2c>
 8008420:	d305      	bcc.n	800842e <__mcmp+0x32>
 8008422:	2201      	movs	r2, #1
 8008424:	4610      	mov	r0, r2
 8008426:	bd30      	pop	{r4, r5, pc}
 8008428:	4283      	cmp	r3, r0
 800842a:	d3f3      	bcc.n	8008414 <__mcmp+0x18>
 800842c:	e7fa      	b.n	8008424 <__mcmp+0x28>
 800842e:	f04f 32ff 	mov.w	r2, #4294967295
 8008432:	e7f7      	b.n	8008424 <__mcmp+0x28>

08008434 <__mdiff>:
 8008434:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008438:	460c      	mov	r4, r1
 800843a:	4606      	mov	r6, r0
 800843c:	4611      	mov	r1, r2
 800843e:	4620      	mov	r0, r4
 8008440:	4690      	mov	r8, r2
 8008442:	f7ff ffdb 	bl	80083fc <__mcmp>
 8008446:	1e05      	subs	r5, r0, #0
 8008448:	d110      	bne.n	800846c <__mdiff+0x38>
 800844a:	4629      	mov	r1, r5
 800844c:	4630      	mov	r0, r6
 800844e:	f7ff fd59 	bl	8007f04 <_Balloc>
 8008452:	b930      	cbnz	r0, 8008462 <__mdiff+0x2e>
 8008454:	4b3a      	ldr	r3, [pc, #232]	; (8008540 <__mdiff+0x10c>)
 8008456:	4602      	mov	r2, r0
 8008458:	f240 2137 	movw	r1, #567	; 0x237
 800845c:	4839      	ldr	r0, [pc, #228]	; (8008544 <__mdiff+0x110>)
 800845e:	f000 fb0b 	bl	8008a78 <__assert_func>
 8008462:	2301      	movs	r3, #1
 8008464:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008468:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846c:	bfa4      	itt	ge
 800846e:	4643      	movge	r3, r8
 8008470:	46a0      	movge	r8, r4
 8008472:	4630      	mov	r0, r6
 8008474:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008478:	bfa6      	itte	ge
 800847a:	461c      	movge	r4, r3
 800847c:	2500      	movge	r5, #0
 800847e:	2501      	movlt	r5, #1
 8008480:	f7ff fd40 	bl	8007f04 <_Balloc>
 8008484:	b920      	cbnz	r0, 8008490 <__mdiff+0x5c>
 8008486:	4b2e      	ldr	r3, [pc, #184]	; (8008540 <__mdiff+0x10c>)
 8008488:	4602      	mov	r2, r0
 800848a:	f240 2145 	movw	r1, #581	; 0x245
 800848e:	e7e5      	b.n	800845c <__mdiff+0x28>
 8008490:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008494:	6926      	ldr	r6, [r4, #16]
 8008496:	60c5      	str	r5, [r0, #12]
 8008498:	f104 0914 	add.w	r9, r4, #20
 800849c:	f108 0514 	add.w	r5, r8, #20
 80084a0:	f100 0e14 	add.w	lr, r0, #20
 80084a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80084a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80084ac:	f108 0210 	add.w	r2, r8, #16
 80084b0:	46f2      	mov	sl, lr
 80084b2:	2100      	movs	r1, #0
 80084b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80084b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80084bc:	fa11 f88b 	uxtah	r8, r1, fp
 80084c0:	b299      	uxth	r1, r3
 80084c2:	0c1b      	lsrs	r3, r3, #16
 80084c4:	eba8 0801 	sub.w	r8, r8, r1
 80084c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80084cc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80084d0:	fa1f f888 	uxth.w	r8, r8
 80084d4:	1419      	asrs	r1, r3, #16
 80084d6:	454e      	cmp	r6, r9
 80084d8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80084dc:	f84a 3b04 	str.w	r3, [sl], #4
 80084e0:	d8e8      	bhi.n	80084b4 <__mdiff+0x80>
 80084e2:	1b33      	subs	r3, r6, r4
 80084e4:	3b15      	subs	r3, #21
 80084e6:	f023 0303 	bic.w	r3, r3, #3
 80084ea:	3304      	adds	r3, #4
 80084ec:	3415      	adds	r4, #21
 80084ee:	42a6      	cmp	r6, r4
 80084f0:	bf38      	it	cc
 80084f2:	2304      	movcc	r3, #4
 80084f4:	441d      	add	r5, r3
 80084f6:	4473      	add	r3, lr
 80084f8:	469e      	mov	lr, r3
 80084fa:	462e      	mov	r6, r5
 80084fc:	4566      	cmp	r6, ip
 80084fe:	d30e      	bcc.n	800851e <__mdiff+0xea>
 8008500:	f10c 0203 	add.w	r2, ip, #3
 8008504:	1b52      	subs	r2, r2, r5
 8008506:	f022 0203 	bic.w	r2, r2, #3
 800850a:	3d03      	subs	r5, #3
 800850c:	45ac      	cmp	ip, r5
 800850e:	bf38      	it	cc
 8008510:	2200      	movcc	r2, #0
 8008512:	4413      	add	r3, r2
 8008514:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008518:	b17a      	cbz	r2, 800853a <__mdiff+0x106>
 800851a:	6107      	str	r7, [r0, #16]
 800851c:	e7a4      	b.n	8008468 <__mdiff+0x34>
 800851e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008522:	fa11 f288 	uxtah	r2, r1, r8
 8008526:	1414      	asrs	r4, r2, #16
 8008528:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800852c:	b292      	uxth	r2, r2
 800852e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008532:	f84e 2b04 	str.w	r2, [lr], #4
 8008536:	1421      	asrs	r1, r4, #16
 8008538:	e7e0      	b.n	80084fc <__mdiff+0xc8>
 800853a:	3f01      	subs	r7, #1
 800853c:	e7ea      	b.n	8008514 <__mdiff+0xe0>
 800853e:	bf00      	nop
 8008540:	0800929c 	.word	0x0800929c
 8008544:	080092ad 	.word	0x080092ad

08008548 <__d2b>:
 8008548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800854c:	460f      	mov	r7, r1
 800854e:	2101      	movs	r1, #1
 8008550:	ec59 8b10 	vmov	r8, r9, d0
 8008554:	4616      	mov	r6, r2
 8008556:	f7ff fcd5 	bl	8007f04 <_Balloc>
 800855a:	4604      	mov	r4, r0
 800855c:	b930      	cbnz	r0, 800856c <__d2b+0x24>
 800855e:	4602      	mov	r2, r0
 8008560:	4b24      	ldr	r3, [pc, #144]	; (80085f4 <__d2b+0xac>)
 8008562:	4825      	ldr	r0, [pc, #148]	; (80085f8 <__d2b+0xb0>)
 8008564:	f240 310f 	movw	r1, #783	; 0x30f
 8008568:	f000 fa86 	bl	8008a78 <__assert_func>
 800856c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008574:	bb2d      	cbnz	r5, 80085c2 <__d2b+0x7a>
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	f1b8 0300 	subs.w	r3, r8, #0
 800857c:	d026      	beq.n	80085cc <__d2b+0x84>
 800857e:	4668      	mov	r0, sp
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	f7ff fd87 	bl	8008094 <__lo0bits>
 8008586:	e9dd 1200 	ldrd	r1, r2, [sp]
 800858a:	b1e8      	cbz	r0, 80085c8 <__d2b+0x80>
 800858c:	f1c0 0320 	rsb	r3, r0, #32
 8008590:	fa02 f303 	lsl.w	r3, r2, r3
 8008594:	430b      	orrs	r3, r1
 8008596:	40c2      	lsrs	r2, r0
 8008598:	6163      	str	r3, [r4, #20]
 800859a:	9201      	str	r2, [sp, #4]
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	61a3      	str	r3, [r4, #24]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	bf14      	ite	ne
 80085a4:	2202      	movne	r2, #2
 80085a6:	2201      	moveq	r2, #1
 80085a8:	6122      	str	r2, [r4, #16]
 80085aa:	b1bd      	cbz	r5, 80085dc <__d2b+0x94>
 80085ac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80085b0:	4405      	add	r5, r0
 80085b2:	603d      	str	r5, [r7, #0]
 80085b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80085b8:	6030      	str	r0, [r6, #0]
 80085ba:	4620      	mov	r0, r4
 80085bc:	b003      	add	sp, #12
 80085be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085c6:	e7d6      	b.n	8008576 <__d2b+0x2e>
 80085c8:	6161      	str	r1, [r4, #20]
 80085ca:	e7e7      	b.n	800859c <__d2b+0x54>
 80085cc:	a801      	add	r0, sp, #4
 80085ce:	f7ff fd61 	bl	8008094 <__lo0bits>
 80085d2:	9b01      	ldr	r3, [sp, #4]
 80085d4:	6163      	str	r3, [r4, #20]
 80085d6:	3020      	adds	r0, #32
 80085d8:	2201      	movs	r2, #1
 80085da:	e7e5      	b.n	80085a8 <__d2b+0x60>
 80085dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085e4:	6038      	str	r0, [r7, #0]
 80085e6:	6918      	ldr	r0, [r3, #16]
 80085e8:	f7ff fd34 	bl	8008054 <__hi0bits>
 80085ec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085f0:	e7e2      	b.n	80085b8 <__d2b+0x70>
 80085f2:	bf00      	nop
 80085f4:	0800929c 	.word	0x0800929c
 80085f8:	080092ad 	.word	0x080092ad

080085fc <__ssputs_r>:
 80085fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	688e      	ldr	r6, [r1, #8]
 8008602:	461f      	mov	r7, r3
 8008604:	42be      	cmp	r6, r7
 8008606:	680b      	ldr	r3, [r1, #0]
 8008608:	4682      	mov	sl, r0
 800860a:	460c      	mov	r4, r1
 800860c:	4690      	mov	r8, r2
 800860e:	d82c      	bhi.n	800866a <__ssputs_r+0x6e>
 8008610:	898a      	ldrh	r2, [r1, #12]
 8008612:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008616:	d026      	beq.n	8008666 <__ssputs_r+0x6a>
 8008618:	6965      	ldr	r5, [r4, #20]
 800861a:	6909      	ldr	r1, [r1, #16]
 800861c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008620:	eba3 0901 	sub.w	r9, r3, r1
 8008624:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008628:	1c7b      	adds	r3, r7, #1
 800862a:	444b      	add	r3, r9
 800862c:	106d      	asrs	r5, r5, #1
 800862e:	429d      	cmp	r5, r3
 8008630:	bf38      	it	cc
 8008632:	461d      	movcc	r5, r3
 8008634:	0553      	lsls	r3, r2, #21
 8008636:	d527      	bpl.n	8008688 <__ssputs_r+0x8c>
 8008638:	4629      	mov	r1, r5
 800863a:	f7ff fbd7 	bl	8007dec <_malloc_r>
 800863e:	4606      	mov	r6, r0
 8008640:	b360      	cbz	r0, 800869c <__ssputs_r+0xa0>
 8008642:	6921      	ldr	r1, [r4, #16]
 8008644:	464a      	mov	r2, r9
 8008646:	f000 fa09 	bl	8008a5c <memcpy>
 800864a:	89a3      	ldrh	r3, [r4, #12]
 800864c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008654:	81a3      	strh	r3, [r4, #12]
 8008656:	6126      	str	r6, [r4, #16]
 8008658:	6165      	str	r5, [r4, #20]
 800865a:	444e      	add	r6, r9
 800865c:	eba5 0509 	sub.w	r5, r5, r9
 8008660:	6026      	str	r6, [r4, #0]
 8008662:	60a5      	str	r5, [r4, #8]
 8008664:	463e      	mov	r6, r7
 8008666:	42be      	cmp	r6, r7
 8008668:	d900      	bls.n	800866c <__ssputs_r+0x70>
 800866a:	463e      	mov	r6, r7
 800866c:	6820      	ldr	r0, [r4, #0]
 800866e:	4632      	mov	r2, r6
 8008670:	4641      	mov	r1, r8
 8008672:	f000 f9c9 	bl	8008a08 <memmove>
 8008676:	68a3      	ldr	r3, [r4, #8]
 8008678:	1b9b      	subs	r3, r3, r6
 800867a:	60a3      	str	r3, [r4, #8]
 800867c:	6823      	ldr	r3, [r4, #0]
 800867e:	4433      	add	r3, r6
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	2000      	movs	r0, #0
 8008684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008688:	462a      	mov	r2, r5
 800868a:	f000 fa3b 	bl	8008b04 <_realloc_r>
 800868e:	4606      	mov	r6, r0
 8008690:	2800      	cmp	r0, #0
 8008692:	d1e0      	bne.n	8008656 <__ssputs_r+0x5a>
 8008694:	6921      	ldr	r1, [r4, #16]
 8008696:	4650      	mov	r0, sl
 8008698:	f7ff fb34 	bl	8007d04 <_free_r>
 800869c:	230c      	movs	r3, #12
 800869e:	f8ca 3000 	str.w	r3, [sl]
 80086a2:	89a3      	ldrh	r3, [r4, #12]
 80086a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086a8:	81a3      	strh	r3, [r4, #12]
 80086aa:	f04f 30ff 	mov.w	r0, #4294967295
 80086ae:	e7e9      	b.n	8008684 <__ssputs_r+0x88>

080086b0 <_svfiprintf_r>:
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	4698      	mov	r8, r3
 80086b6:	898b      	ldrh	r3, [r1, #12]
 80086b8:	061b      	lsls	r3, r3, #24
 80086ba:	b09d      	sub	sp, #116	; 0x74
 80086bc:	4607      	mov	r7, r0
 80086be:	460d      	mov	r5, r1
 80086c0:	4614      	mov	r4, r2
 80086c2:	d50e      	bpl.n	80086e2 <_svfiprintf_r+0x32>
 80086c4:	690b      	ldr	r3, [r1, #16]
 80086c6:	b963      	cbnz	r3, 80086e2 <_svfiprintf_r+0x32>
 80086c8:	2140      	movs	r1, #64	; 0x40
 80086ca:	f7ff fb8f 	bl	8007dec <_malloc_r>
 80086ce:	6028      	str	r0, [r5, #0]
 80086d0:	6128      	str	r0, [r5, #16]
 80086d2:	b920      	cbnz	r0, 80086de <_svfiprintf_r+0x2e>
 80086d4:	230c      	movs	r3, #12
 80086d6:	603b      	str	r3, [r7, #0]
 80086d8:	f04f 30ff 	mov.w	r0, #4294967295
 80086dc:	e0d0      	b.n	8008880 <_svfiprintf_r+0x1d0>
 80086de:	2340      	movs	r3, #64	; 0x40
 80086e0:	616b      	str	r3, [r5, #20]
 80086e2:	2300      	movs	r3, #0
 80086e4:	9309      	str	r3, [sp, #36]	; 0x24
 80086e6:	2320      	movs	r3, #32
 80086e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f0:	2330      	movs	r3, #48	; 0x30
 80086f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008898 <_svfiprintf_r+0x1e8>
 80086f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086fa:	f04f 0901 	mov.w	r9, #1
 80086fe:	4623      	mov	r3, r4
 8008700:	469a      	mov	sl, r3
 8008702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008706:	b10a      	cbz	r2, 800870c <_svfiprintf_r+0x5c>
 8008708:	2a25      	cmp	r2, #37	; 0x25
 800870a:	d1f9      	bne.n	8008700 <_svfiprintf_r+0x50>
 800870c:	ebba 0b04 	subs.w	fp, sl, r4
 8008710:	d00b      	beq.n	800872a <_svfiprintf_r+0x7a>
 8008712:	465b      	mov	r3, fp
 8008714:	4622      	mov	r2, r4
 8008716:	4629      	mov	r1, r5
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff ff6f 	bl	80085fc <__ssputs_r>
 800871e:	3001      	adds	r0, #1
 8008720:	f000 80a9 	beq.w	8008876 <_svfiprintf_r+0x1c6>
 8008724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008726:	445a      	add	r2, fp
 8008728:	9209      	str	r2, [sp, #36]	; 0x24
 800872a:	f89a 3000 	ldrb.w	r3, [sl]
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 80a1 	beq.w	8008876 <_svfiprintf_r+0x1c6>
 8008734:	2300      	movs	r3, #0
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800873e:	f10a 0a01 	add.w	sl, sl, #1
 8008742:	9304      	str	r3, [sp, #16]
 8008744:	9307      	str	r3, [sp, #28]
 8008746:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800874a:	931a      	str	r3, [sp, #104]	; 0x68
 800874c:	4654      	mov	r4, sl
 800874e:	2205      	movs	r2, #5
 8008750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008754:	4850      	ldr	r0, [pc, #320]	; (8008898 <_svfiprintf_r+0x1e8>)
 8008756:	f7f7 fd4b 	bl	80001f0 <memchr>
 800875a:	9a04      	ldr	r2, [sp, #16]
 800875c:	b9d8      	cbnz	r0, 8008796 <_svfiprintf_r+0xe6>
 800875e:	06d0      	lsls	r0, r2, #27
 8008760:	bf44      	itt	mi
 8008762:	2320      	movmi	r3, #32
 8008764:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008768:	0711      	lsls	r1, r2, #28
 800876a:	bf44      	itt	mi
 800876c:	232b      	movmi	r3, #43	; 0x2b
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008772:	f89a 3000 	ldrb.w	r3, [sl]
 8008776:	2b2a      	cmp	r3, #42	; 0x2a
 8008778:	d015      	beq.n	80087a6 <_svfiprintf_r+0xf6>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	4654      	mov	r4, sl
 800877e:	2000      	movs	r0, #0
 8008780:	f04f 0c0a 	mov.w	ip, #10
 8008784:	4621      	mov	r1, r4
 8008786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800878a:	3b30      	subs	r3, #48	; 0x30
 800878c:	2b09      	cmp	r3, #9
 800878e:	d94d      	bls.n	800882c <_svfiprintf_r+0x17c>
 8008790:	b1b0      	cbz	r0, 80087c0 <_svfiprintf_r+0x110>
 8008792:	9207      	str	r2, [sp, #28]
 8008794:	e014      	b.n	80087c0 <_svfiprintf_r+0x110>
 8008796:	eba0 0308 	sub.w	r3, r0, r8
 800879a:	fa09 f303 	lsl.w	r3, r9, r3
 800879e:	4313      	orrs	r3, r2
 80087a0:	9304      	str	r3, [sp, #16]
 80087a2:	46a2      	mov	sl, r4
 80087a4:	e7d2      	b.n	800874c <_svfiprintf_r+0x9c>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	1d19      	adds	r1, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9103      	str	r1, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfbb      	ittet	lt
 80087b2:	425b      	neglt	r3, r3
 80087b4:	f042 0202 	orrlt.w	r2, r2, #2
 80087b8:	9307      	strge	r3, [sp, #28]
 80087ba:	9307      	strlt	r3, [sp, #28]
 80087bc:	bfb8      	it	lt
 80087be:	9204      	strlt	r2, [sp, #16]
 80087c0:	7823      	ldrb	r3, [r4, #0]
 80087c2:	2b2e      	cmp	r3, #46	; 0x2e
 80087c4:	d10c      	bne.n	80087e0 <_svfiprintf_r+0x130>
 80087c6:	7863      	ldrb	r3, [r4, #1]
 80087c8:	2b2a      	cmp	r3, #42	; 0x2a
 80087ca:	d134      	bne.n	8008836 <_svfiprintf_r+0x186>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	1d1a      	adds	r2, r3, #4
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	9203      	str	r2, [sp, #12]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	bfb8      	it	lt
 80087d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80087dc:	3402      	adds	r4, #2
 80087de:	9305      	str	r3, [sp, #20]
 80087e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80088a8 <_svfiprintf_r+0x1f8>
 80087e4:	7821      	ldrb	r1, [r4, #0]
 80087e6:	2203      	movs	r2, #3
 80087e8:	4650      	mov	r0, sl
 80087ea:	f7f7 fd01 	bl	80001f0 <memchr>
 80087ee:	b138      	cbz	r0, 8008800 <_svfiprintf_r+0x150>
 80087f0:	9b04      	ldr	r3, [sp, #16]
 80087f2:	eba0 000a 	sub.w	r0, r0, sl
 80087f6:	2240      	movs	r2, #64	; 0x40
 80087f8:	4082      	lsls	r2, r0
 80087fa:	4313      	orrs	r3, r2
 80087fc:	3401      	adds	r4, #1
 80087fe:	9304      	str	r3, [sp, #16]
 8008800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008804:	4825      	ldr	r0, [pc, #148]	; (800889c <_svfiprintf_r+0x1ec>)
 8008806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800880a:	2206      	movs	r2, #6
 800880c:	f7f7 fcf0 	bl	80001f0 <memchr>
 8008810:	2800      	cmp	r0, #0
 8008812:	d038      	beq.n	8008886 <_svfiprintf_r+0x1d6>
 8008814:	4b22      	ldr	r3, [pc, #136]	; (80088a0 <_svfiprintf_r+0x1f0>)
 8008816:	bb1b      	cbnz	r3, 8008860 <_svfiprintf_r+0x1b0>
 8008818:	9b03      	ldr	r3, [sp, #12]
 800881a:	3307      	adds	r3, #7
 800881c:	f023 0307 	bic.w	r3, r3, #7
 8008820:	3308      	adds	r3, #8
 8008822:	9303      	str	r3, [sp, #12]
 8008824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008826:	4433      	add	r3, r6
 8008828:	9309      	str	r3, [sp, #36]	; 0x24
 800882a:	e768      	b.n	80086fe <_svfiprintf_r+0x4e>
 800882c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008830:	460c      	mov	r4, r1
 8008832:	2001      	movs	r0, #1
 8008834:	e7a6      	b.n	8008784 <_svfiprintf_r+0xd4>
 8008836:	2300      	movs	r3, #0
 8008838:	3401      	adds	r4, #1
 800883a:	9305      	str	r3, [sp, #20]
 800883c:	4619      	mov	r1, r3
 800883e:	f04f 0c0a 	mov.w	ip, #10
 8008842:	4620      	mov	r0, r4
 8008844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008848:	3a30      	subs	r2, #48	; 0x30
 800884a:	2a09      	cmp	r2, #9
 800884c:	d903      	bls.n	8008856 <_svfiprintf_r+0x1a6>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0c6      	beq.n	80087e0 <_svfiprintf_r+0x130>
 8008852:	9105      	str	r1, [sp, #20]
 8008854:	e7c4      	b.n	80087e0 <_svfiprintf_r+0x130>
 8008856:	fb0c 2101 	mla	r1, ip, r1, r2
 800885a:	4604      	mov	r4, r0
 800885c:	2301      	movs	r3, #1
 800885e:	e7f0      	b.n	8008842 <_svfiprintf_r+0x192>
 8008860:	ab03      	add	r3, sp, #12
 8008862:	9300      	str	r3, [sp, #0]
 8008864:	462a      	mov	r2, r5
 8008866:	4b0f      	ldr	r3, [pc, #60]	; (80088a4 <_svfiprintf_r+0x1f4>)
 8008868:	a904      	add	r1, sp, #16
 800886a:	4638      	mov	r0, r7
 800886c:	f7fd fe22 	bl	80064b4 <_printf_float>
 8008870:	1c42      	adds	r2, r0, #1
 8008872:	4606      	mov	r6, r0
 8008874:	d1d6      	bne.n	8008824 <_svfiprintf_r+0x174>
 8008876:	89ab      	ldrh	r3, [r5, #12]
 8008878:	065b      	lsls	r3, r3, #25
 800887a:	f53f af2d 	bmi.w	80086d8 <_svfiprintf_r+0x28>
 800887e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008880:	b01d      	add	sp, #116	; 0x74
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	ab03      	add	r3, sp, #12
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	462a      	mov	r2, r5
 800888c:	4b05      	ldr	r3, [pc, #20]	; (80088a4 <_svfiprintf_r+0x1f4>)
 800888e:	a904      	add	r1, sp, #16
 8008890:	4638      	mov	r0, r7
 8008892:	f7fe f8b3 	bl	80069fc <_printf_i>
 8008896:	e7eb      	b.n	8008870 <_svfiprintf_r+0x1c0>
 8008898:	08009404 	.word	0x08009404
 800889c:	0800940e 	.word	0x0800940e
 80088a0:	080064b5 	.word	0x080064b5
 80088a4:	080085fd 	.word	0x080085fd
 80088a8:	0800940a 	.word	0x0800940a

080088ac <__sflush_r>:
 80088ac:	898a      	ldrh	r2, [r1, #12]
 80088ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088b2:	4605      	mov	r5, r0
 80088b4:	0710      	lsls	r0, r2, #28
 80088b6:	460c      	mov	r4, r1
 80088b8:	d458      	bmi.n	800896c <__sflush_r+0xc0>
 80088ba:	684b      	ldr	r3, [r1, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	dc05      	bgt.n	80088cc <__sflush_r+0x20>
 80088c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dc02      	bgt.n	80088cc <__sflush_r+0x20>
 80088c6:	2000      	movs	r0, #0
 80088c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088ce:	2e00      	cmp	r6, #0
 80088d0:	d0f9      	beq.n	80088c6 <__sflush_r+0x1a>
 80088d2:	2300      	movs	r3, #0
 80088d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088d8:	682f      	ldr	r7, [r5, #0]
 80088da:	6a21      	ldr	r1, [r4, #32]
 80088dc:	602b      	str	r3, [r5, #0]
 80088de:	d032      	beq.n	8008946 <__sflush_r+0x9a>
 80088e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	075a      	lsls	r2, r3, #29
 80088e6:	d505      	bpl.n	80088f4 <__sflush_r+0x48>
 80088e8:	6863      	ldr	r3, [r4, #4]
 80088ea:	1ac0      	subs	r0, r0, r3
 80088ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088ee:	b10b      	cbz	r3, 80088f4 <__sflush_r+0x48>
 80088f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088f2:	1ac0      	subs	r0, r0, r3
 80088f4:	2300      	movs	r3, #0
 80088f6:	4602      	mov	r2, r0
 80088f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088fa:	6a21      	ldr	r1, [r4, #32]
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b0      	blx	r6
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	89a3      	ldrh	r3, [r4, #12]
 8008904:	d106      	bne.n	8008914 <__sflush_r+0x68>
 8008906:	6829      	ldr	r1, [r5, #0]
 8008908:	291d      	cmp	r1, #29
 800890a:	d82b      	bhi.n	8008964 <__sflush_r+0xb8>
 800890c:	4a29      	ldr	r2, [pc, #164]	; (80089b4 <__sflush_r+0x108>)
 800890e:	410a      	asrs	r2, r1
 8008910:	07d6      	lsls	r6, r2, #31
 8008912:	d427      	bmi.n	8008964 <__sflush_r+0xb8>
 8008914:	2200      	movs	r2, #0
 8008916:	6062      	str	r2, [r4, #4]
 8008918:	04d9      	lsls	r1, r3, #19
 800891a:	6922      	ldr	r2, [r4, #16]
 800891c:	6022      	str	r2, [r4, #0]
 800891e:	d504      	bpl.n	800892a <__sflush_r+0x7e>
 8008920:	1c42      	adds	r2, r0, #1
 8008922:	d101      	bne.n	8008928 <__sflush_r+0x7c>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	b903      	cbnz	r3, 800892a <__sflush_r+0x7e>
 8008928:	6560      	str	r0, [r4, #84]	; 0x54
 800892a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800892c:	602f      	str	r7, [r5, #0]
 800892e:	2900      	cmp	r1, #0
 8008930:	d0c9      	beq.n	80088c6 <__sflush_r+0x1a>
 8008932:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008936:	4299      	cmp	r1, r3
 8008938:	d002      	beq.n	8008940 <__sflush_r+0x94>
 800893a:	4628      	mov	r0, r5
 800893c:	f7ff f9e2 	bl	8007d04 <_free_r>
 8008940:	2000      	movs	r0, #0
 8008942:	6360      	str	r0, [r4, #52]	; 0x34
 8008944:	e7c0      	b.n	80088c8 <__sflush_r+0x1c>
 8008946:	2301      	movs	r3, #1
 8008948:	4628      	mov	r0, r5
 800894a:	47b0      	blx	r6
 800894c:	1c41      	adds	r1, r0, #1
 800894e:	d1c8      	bne.n	80088e2 <__sflush_r+0x36>
 8008950:	682b      	ldr	r3, [r5, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d0c5      	beq.n	80088e2 <__sflush_r+0x36>
 8008956:	2b1d      	cmp	r3, #29
 8008958:	d001      	beq.n	800895e <__sflush_r+0xb2>
 800895a:	2b16      	cmp	r3, #22
 800895c:	d101      	bne.n	8008962 <__sflush_r+0xb6>
 800895e:	602f      	str	r7, [r5, #0]
 8008960:	e7b1      	b.n	80088c6 <__sflush_r+0x1a>
 8008962:	89a3      	ldrh	r3, [r4, #12]
 8008964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008968:	81a3      	strh	r3, [r4, #12]
 800896a:	e7ad      	b.n	80088c8 <__sflush_r+0x1c>
 800896c:	690f      	ldr	r7, [r1, #16]
 800896e:	2f00      	cmp	r7, #0
 8008970:	d0a9      	beq.n	80088c6 <__sflush_r+0x1a>
 8008972:	0793      	lsls	r3, r2, #30
 8008974:	680e      	ldr	r6, [r1, #0]
 8008976:	bf08      	it	eq
 8008978:	694b      	ldreq	r3, [r1, #20]
 800897a:	600f      	str	r7, [r1, #0]
 800897c:	bf18      	it	ne
 800897e:	2300      	movne	r3, #0
 8008980:	eba6 0807 	sub.w	r8, r6, r7
 8008984:	608b      	str	r3, [r1, #8]
 8008986:	f1b8 0f00 	cmp.w	r8, #0
 800898a:	dd9c      	ble.n	80088c6 <__sflush_r+0x1a>
 800898c:	6a21      	ldr	r1, [r4, #32]
 800898e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008990:	4643      	mov	r3, r8
 8008992:	463a      	mov	r2, r7
 8008994:	4628      	mov	r0, r5
 8008996:	47b0      	blx	r6
 8008998:	2800      	cmp	r0, #0
 800899a:	dc06      	bgt.n	80089aa <__sflush_r+0xfe>
 800899c:	89a3      	ldrh	r3, [r4, #12]
 800899e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a2:	81a3      	strh	r3, [r4, #12]
 80089a4:	f04f 30ff 	mov.w	r0, #4294967295
 80089a8:	e78e      	b.n	80088c8 <__sflush_r+0x1c>
 80089aa:	4407      	add	r7, r0
 80089ac:	eba8 0800 	sub.w	r8, r8, r0
 80089b0:	e7e9      	b.n	8008986 <__sflush_r+0xda>
 80089b2:	bf00      	nop
 80089b4:	dfbffffe 	.word	0xdfbffffe

080089b8 <_fflush_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	690b      	ldr	r3, [r1, #16]
 80089bc:	4605      	mov	r5, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	b913      	cbnz	r3, 80089c8 <_fflush_r+0x10>
 80089c2:	2500      	movs	r5, #0
 80089c4:	4628      	mov	r0, r5
 80089c6:	bd38      	pop	{r3, r4, r5, pc}
 80089c8:	b118      	cbz	r0, 80089d2 <_fflush_r+0x1a>
 80089ca:	6a03      	ldr	r3, [r0, #32]
 80089cc:	b90b      	cbnz	r3, 80089d2 <_fflush_r+0x1a>
 80089ce:	f7fe f9c3 	bl	8006d58 <__sinit>
 80089d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0f3      	beq.n	80089c2 <_fflush_r+0xa>
 80089da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089dc:	07d0      	lsls	r0, r2, #31
 80089de:	d404      	bmi.n	80089ea <_fflush_r+0x32>
 80089e0:	0599      	lsls	r1, r3, #22
 80089e2:	d402      	bmi.n	80089ea <_fflush_r+0x32>
 80089e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089e6:	f7fe fb10 	bl	800700a <__retarget_lock_acquire_recursive>
 80089ea:	4628      	mov	r0, r5
 80089ec:	4621      	mov	r1, r4
 80089ee:	f7ff ff5d 	bl	80088ac <__sflush_r>
 80089f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089f4:	07da      	lsls	r2, r3, #31
 80089f6:	4605      	mov	r5, r0
 80089f8:	d4e4      	bmi.n	80089c4 <_fflush_r+0xc>
 80089fa:	89a3      	ldrh	r3, [r4, #12]
 80089fc:	059b      	lsls	r3, r3, #22
 80089fe:	d4e1      	bmi.n	80089c4 <_fflush_r+0xc>
 8008a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a02:	f7fe fb03 	bl	800700c <__retarget_lock_release_recursive>
 8008a06:	e7dd      	b.n	80089c4 <_fflush_r+0xc>

08008a08 <memmove>:
 8008a08:	4288      	cmp	r0, r1
 8008a0a:	b510      	push	{r4, lr}
 8008a0c:	eb01 0402 	add.w	r4, r1, r2
 8008a10:	d902      	bls.n	8008a18 <memmove+0x10>
 8008a12:	4284      	cmp	r4, r0
 8008a14:	4623      	mov	r3, r4
 8008a16:	d807      	bhi.n	8008a28 <memmove+0x20>
 8008a18:	1e43      	subs	r3, r0, #1
 8008a1a:	42a1      	cmp	r1, r4
 8008a1c:	d008      	beq.n	8008a30 <memmove+0x28>
 8008a1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a26:	e7f8      	b.n	8008a1a <memmove+0x12>
 8008a28:	4402      	add	r2, r0
 8008a2a:	4601      	mov	r1, r0
 8008a2c:	428a      	cmp	r2, r1
 8008a2e:	d100      	bne.n	8008a32 <memmove+0x2a>
 8008a30:	bd10      	pop	{r4, pc}
 8008a32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a3a:	e7f7      	b.n	8008a2c <memmove+0x24>

08008a3c <_sbrk_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4d06      	ldr	r5, [pc, #24]	; (8008a58 <_sbrk_r+0x1c>)
 8008a40:	2300      	movs	r3, #0
 8008a42:	4604      	mov	r4, r0
 8008a44:	4608      	mov	r0, r1
 8008a46:	602b      	str	r3, [r5, #0]
 8008a48:	f7f8 ff5e 	bl	8001908 <_sbrk>
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	d102      	bne.n	8008a56 <_sbrk_r+0x1a>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <_sbrk_r+0x1a>
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	200004d0 	.word	0x200004d0

08008a5c <memcpy>:
 8008a5c:	440a      	add	r2, r1
 8008a5e:	4291      	cmp	r1, r2
 8008a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a64:	d100      	bne.n	8008a68 <memcpy+0xc>
 8008a66:	4770      	bx	lr
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a72:	4291      	cmp	r1, r2
 8008a74:	d1f9      	bne.n	8008a6a <memcpy+0xe>
 8008a76:	bd10      	pop	{r4, pc}

08008a78 <__assert_func>:
 8008a78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a7a:	4614      	mov	r4, r2
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	4b09      	ldr	r3, [pc, #36]	; (8008aa4 <__assert_func+0x2c>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4605      	mov	r5, r0
 8008a84:	68d8      	ldr	r0, [r3, #12]
 8008a86:	b14c      	cbz	r4, 8008a9c <__assert_func+0x24>
 8008a88:	4b07      	ldr	r3, [pc, #28]	; (8008aa8 <__assert_func+0x30>)
 8008a8a:	9100      	str	r1, [sp, #0]
 8008a8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a90:	4906      	ldr	r1, [pc, #24]	; (8008aac <__assert_func+0x34>)
 8008a92:	462b      	mov	r3, r5
 8008a94:	f000 f872 	bl	8008b7c <fiprintf>
 8008a98:	f000 f882 	bl	8008ba0 <abort>
 8008a9c:	4b04      	ldr	r3, [pc, #16]	; (8008ab0 <__assert_func+0x38>)
 8008a9e:	461c      	mov	r4, r3
 8008aa0:	e7f3      	b.n	8008a8a <__assert_func+0x12>
 8008aa2:	bf00      	nop
 8008aa4:	20000064 	.word	0x20000064
 8008aa8:	0800941f 	.word	0x0800941f
 8008aac:	0800942c 	.word	0x0800942c
 8008ab0:	0800945a 	.word	0x0800945a

08008ab4 <_calloc_r>:
 8008ab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ab6:	fba1 2402 	umull	r2, r4, r1, r2
 8008aba:	b94c      	cbnz	r4, 8008ad0 <_calloc_r+0x1c>
 8008abc:	4611      	mov	r1, r2
 8008abe:	9201      	str	r2, [sp, #4]
 8008ac0:	f7ff f994 	bl	8007dec <_malloc_r>
 8008ac4:	9a01      	ldr	r2, [sp, #4]
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	b930      	cbnz	r0, 8008ad8 <_calloc_r+0x24>
 8008aca:	4628      	mov	r0, r5
 8008acc:	b003      	add	sp, #12
 8008ace:	bd30      	pop	{r4, r5, pc}
 8008ad0:	220c      	movs	r2, #12
 8008ad2:	6002      	str	r2, [r0, #0]
 8008ad4:	2500      	movs	r5, #0
 8008ad6:	e7f8      	b.n	8008aca <_calloc_r+0x16>
 8008ad8:	4621      	mov	r1, r4
 8008ada:	f7fe fa0a 	bl	8006ef2 <memset>
 8008ade:	e7f4      	b.n	8008aca <_calloc_r+0x16>

08008ae0 <__ascii_mbtowc>:
 8008ae0:	b082      	sub	sp, #8
 8008ae2:	b901      	cbnz	r1, 8008ae6 <__ascii_mbtowc+0x6>
 8008ae4:	a901      	add	r1, sp, #4
 8008ae6:	b142      	cbz	r2, 8008afa <__ascii_mbtowc+0x1a>
 8008ae8:	b14b      	cbz	r3, 8008afe <__ascii_mbtowc+0x1e>
 8008aea:	7813      	ldrb	r3, [r2, #0]
 8008aec:	600b      	str	r3, [r1, #0]
 8008aee:	7812      	ldrb	r2, [r2, #0]
 8008af0:	1e10      	subs	r0, r2, #0
 8008af2:	bf18      	it	ne
 8008af4:	2001      	movne	r0, #1
 8008af6:	b002      	add	sp, #8
 8008af8:	4770      	bx	lr
 8008afa:	4610      	mov	r0, r2
 8008afc:	e7fb      	b.n	8008af6 <__ascii_mbtowc+0x16>
 8008afe:	f06f 0001 	mvn.w	r0, #1
 8008b02:	e7f8      	b.n	8008af6 <__ascii_mbtowc+0x16>

08008b04 <_realloc_r>:
 8008b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b08:	4680      	mov	r8, r0
 8008b0a:	4614      	mov	r4, r2
 8008b0c:	460e      	mov	r6, r1
 8008b0e:	b921      	cbnz	r1, 8008b1a <_realloc_r+0x16>
 8008b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b14:	4611      	mov	r1, r2
 8008b16:	f7ff b969 	b.w	8007dec <_malloc_r>
 8008b1a:	b92a      	cbnz	r2, 8008b28 <_realloc_r+0x24>
 8008b1c:	f7ff f8f2 	bl	8007d04 <_free_r>
 8008b20:	4625      	mov	r5, r4
 8008b22:	4628      	mov	r0, r5
 8008b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b28:	f000 f841 	bl	8008bae <_malloc_usable_size_r>
 8008b2c:	4284      	cmp	r4, r0
 8008b2e:	4607      	mov	r7, r0
 8008b30:	d802      	bhi.n	8008b38 <_realloc_r+0x34>
 8008b32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b36:	d812      	bhi.n	8008b5e <_realloc_r+0x5a>
 8008b38:	4621      	mov	r1, r4
 8008b3a:	4640      	mov	r0, r8
 8008b3c:	f7ff f956 	bl	8007dec <_malloc_r>
 8008b40:	4605      	mov	r5, r0
 8008b42:	2800      	cmp	r0, #0
 8008b44:	d0ed      	beq.n	8008b22 <_realloc_r+0x1e>
 8008b46:	42bc      	cmp	r4, r7
 8008b48:	4622      	mov	r2, r4
 8008b4a:	4631      	mov	r1, r6
 8008b4c:	bf28      	it	cs
 8008b4e:	463a      	movcs	r2, r7
 8008b50:	f7ff ff84 	bl	8008a5c <memcpy>
 8008b54:	4631      	mov	r1, r6
 8008b56:	4640      	mov	r0, r8
 8008b58:	f7ff f8d4 	bl	8007d04 <_free_r>
 8008b5c:	e7e1      	b.n	8008b22 <_realloc_r+0x1e>
 8008b5e:	4635      	mov	r5, r6
 8008b60:	e7df      	b.n	8008b22 <_realloc_r+0x1e>

08008b62 <__ascii_wctomb>:
 8008b62:	b149      	cbz	r1, 8008b78 <__ascii_wctomb+0x16>
 8008b64:	2aff      	cmp	r2, #255	; 0xff
 8008b66:	bf85      	ittet	hi
 8008b68:	238a      	movhi	r3, #138	; 0x8a
 8008b6a:	6003      	strhi	r3, [r0, #0]
 8008b6c:	700a      	strbls	r2, [r1, #0]
 8008b6e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b72:	bf98      	it	ls
 8008b74:	2001      	movls	r0, #1
 8008b76:	4770      	bx	lr
 8008b78:	4608      	mov	r0, r1
 8008b7a:	4770      	bx	lr

08008b7c <fiprintf>:
 8008b7c:	b40e      	push	{r1, r2, r3}
 8008b7e:	b503      	push	{r0, r1, lr}
 8008b80:	4601      	mov	r1, r0
 8008b82:	ab03      	add	r3, sp, #12
 8008b84:	4805      	ldr	r0, [pc, #20]	; (8008b9c <fiprintf+0x20>)
 8008b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b8a:	6800      	ldr	r0, [r0, #0]
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	f000 f83f 	bl	8008c10 <_vfiprintf_r>
 8008b92:	b002      	add	sp, #8
 8008b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b98:	b003      	add	sp, #12
 8008b9a:	4770      	bx	lr
 8008b9c:	20000064 	.word	0x20000064

08008ba0 <abort>:
 8008ba0:	b508      	push	{r3, lr}
 8008ba2:	2006      	movs	r0, #6
 8008ba4:	f000 fa0c 	bl	8008fc0 <raise>
 8008ba8:	2001      	movs	r0, #1
 8008baa:	f7f8 fe35 	bl	8001818 <_exit>

08008bae <_malloc_usable_size_r>:
 8008bae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bb2:	1f18      	subs	r0, r3, #4
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	bfbc      	itt	lt
 8008bb8:	580b      	ldrlt	r3, [r1, r0]
 8008bba:	18c0      	addlt	r0, r0, r3
 8008bbc:	4770      	bx	lr

08008bbe <__sfputc_r>:
 8008bbe:	6893      	ldr	r3, [r2, #8]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	b410      	push	{r4}
 8008bc6:	6093      	str	r3, [r2, #8]
 8008bc8:	da08      	bge.n	8008bdc <__sfputc_r+0x1e>
 8008bca:	6994      	ldr	r4, [r2, #24]
 8008bcc:	42a3      	cmp	r3, r4
 8008bce:	db01      	blt.n	8008bd4 <__sfputc_r+0x16>
 8008bd0:	290a      	cmp	r1, #10
 8008bd2:	d103      	bne.n	8008bdc <__sfputc_r+0x1e>
 8008bd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bd8:	f000 b934 	b.w	8008e44 <__swbuf_r>
 8008bdc:	6813      	ldr	r3, [r2, #0]
 8008bde:	1c58      	adds	r0, r3, #1
 8008be0:	6010      	str	r0, [r2, #0]
 8008be2:	7019      	strb	r1, [r3, #0]
 8008be4:	4608      	mov	r0, r1
 8008be6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <__sfputs_r>:
 8008bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bee:	4606      	mov	r6, r0
 8008bf0:	460f      	mov	r7, r1
 8008bf2:	4614      	mov	r4, r2
 8008bf4:	18d5      	adds	r5, r2, r3
 8008bf6:	42ac      	cmp	r4, r5
 8008bf8:	d101      	bne.n	8008bfe <__sfputs_r+0x12>
 8008bfa:	2000      	movs	r0, #0
 8008bfc:	e007      	b.n	8008c0e <__sfputs_r+0x22>
 8008bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c02:	463a      	mov	r2, r7
 8008c04:	4630      	mov	r0, r6
 8008c06:	f7ff ffda 	bl	8008bbe <__sfputc_r>
 8008c0a:	1c43      	adds	r3, r0, #1
 8008c0c:	d1f3      	bne.n	8008bf6 <__sfputs_r+0xa>
 8008c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c10 <_vfiprintf_r>:
 8008c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c14:	460d      	mov	r5, r1
 8008c16:	b09d      	sub	sp, #116	; 0x74
 8008c18:	4614      	mov	r4, r2
 8008c1a:	4698      	mov	r8, r3
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	b118      	cbz	r0, 8008c28 <_vfiprintf_r+0x18>
 8008c20:	6a03      	ldr	r3, [r0, #32]
 8008c22:	b90b      	cbnz	r3, 8008c28 <_vfiprintf_r+0x18>
 8008c24:	f7fe f898 	bl	8006d58 <__sinit>
 8008c28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c2a:	07d9      	lsls	r1, r3, #31
 8008c2c:	d405      	bmi.n	8008c3a <_vfiprintf_r+0x2a>
 8008c2e:	89ab      	ldrh	r3, [r5, #12]
 8008c30:	059a      	lsls	r2, r3, #22
 8008c32:	d402      	bmi.n	8008c3a <_vfiprintf_r+0x2a>
 8008c34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c36:	f7fe f9e8 	bl	800700a <__retarget_lock_acquire_recursive>
 8008c3a:	89ab      	ldrh	r3, [r5, #12]
 8008c3c:	071b      	lsls	r3, r3, #28
 8008c3e:	d501      	bpl.n	8008c44 <_vfiprintf_r+0x34>
 8008c40:	692b      	ldr	r3, [r5, #16]
 8008c42:	b99b      	cbnz	r3, 8008c6c <_vfiprintf_r+0x5c>
 8008c44:	4629      	mov	r1, r5
 8008c46:	4630      	mov	r0, r6
 8008c48:	f000 f93a 	bl	8008ec0 <__swsetup_r>
 8008c4c:	b170      	cbz	r0, 8008c6c <_vfiprintf_r+0x5c>
 8008c4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c50:	07dc      	lsls	r4, r3, #31
 8008c52:	d504      	bpl.n	8008c5e <_vfiprintf_r+0x4e>
 8008c54:	f04f 30ff 	mov.w	r0, #4294967295
 8008c58:	b01d      	add	sp, #116	; 0x74
 8008c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c5e:	89ab      	ldrh	r3, [r5, #12]
 8008c60:	0598      	lsls	r0, r3, #22
 8008c62:	d4f7      	bmi.n	8008c54 <_vfiprintf_r+0x44>
 8008c64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c66:	f7fe f9d1 	bl	800700c <__retarget_lock_release_recursive>
 8008c6a:	e7f3      	b.n	8008c54 <_vfiprintf_r+0x44>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c70:	2320      	movs	r3, #32
 8008c72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c7a:	2330      	movs	r3, #48	; 0x30
 8008c7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e30 <_vfiprintf_r+0x220>
 8008c80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c84:	f04f 0901 	mov.w	r9, #1
 8008c88:	4623      	mov	r3, r4
 8008c8a:	469a      	mov	sl, r3
 8008c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c90:	b10a      	cbz	r2, 8008c96 <_vfiprintf_r+0x86>
 8008c92:	2a25      	cmp	r2, #37	; 0x25
 8008c94:	d1f9      	bne.n	8008c8a <_vfiprintf_r+0x7a>
 8008c96:	ebba 0b04 	subs.w	fp, sl, r4
 8008c9a:	d00b      	beq.n	8008cb4 <_vfiprintf_r+0xa4>
 8008c9c:	465b      	mov	r3, fp
 8008c9e:	4622      	mov	r2, r4
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f7ff ffa2 	bl	8008bec <__sfputs_r>
 8008ca8:	3001      	adds	r0, #1
 8008caa:	f000 80a9 	beq.w	8008e00 <_vfiprintf_r+0x1f0>
 8008cae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cb0:	445a      	add	r2, fp
 8008cb2:	9209      	str	r2, [sp, #36]	; 0x24
 8008cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f000 80a1 	beq.w	8008e00 <_vfiprintf_r+0x1f0>
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc8:	f10a 0a01 	add.w	sl, sl, #1
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	9307      	str	r3, [sp, #28]
 8008cd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008cd6:	4654      	mov	r4, sl
 8008cd8:	2205      	movs	r2, #5
 8008cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cde:	4854      	ldr	r0, [pc, #336]	; (8008e30 <_vfiprintf_r+0x220>)
 8008ce0:	f7f7 fa86 	bl	80001f0 <memchr>
 8008ce4:	9a04      	ldr	r2, [sp, #16]
 8008ce6:	b9d8      	cbnz	r0, 8008d20 <_vfiprintf_r+0x110>
 8008ce8:	06d1      	lsls	r1, r2, #27
 8008cea:	bf44      	itt	mi
 8008cec:	2320      	movmi	r3, #32
 8008cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cf2:	0713      	lsls	r3, r2, #28
 8008cf4:	bf44      	itt	mi
 8008cf6:	232b      	movmi	r3, #43	; 0x2b
 8008cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008d00:	2b2a      	cmp	r3, #42	; 0x2a
 8008d02:	d015      	beq.n	8008d30 <_vfiprintf_r+0x120>
 8008d04:	9a07      	ldr	r2, [sp, #28]
 8008d06:	4654      	mov	r4, sl
 8008d08:	2000      	movs	r0, #0
 8008d0a:	f04f 0c0a 	mov.w	ip, #10
 8008d0e:	4621      	mov	r1, r4
 8008d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d14:	3b30      	subs	r3, #48	; 0x30
 8008d16:	2b09      	cmp	r3, #9
 8008d18:	d94d      	bls.n	8008db6 <_vfiprintf_r+0x1a6>
 8008d1a:	b1b0      	cbz	r0, 8008d4a <_vfiprintf_r+0x13a>
 8008d1c:	9207      	str	r2, [sp, #28]
 8008d1e:	e014      	b.n	8008d4a <_vfiprintf_r+0x13a>
 8008d20:	eba0 0308 	sub.w	r3, r0, r8
 8008d24:	fa09 f303 	lsl.w	r3, r9, r3
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	9304      	str	r3, [sp, #16]
 8008d2c:	46a2      	mov	sl, r4
 8008d2e:	e7d2      	b.n	8008cd6 <_vfiprintf_r+0xc6>
 8008d30:	9b03      	ldr	r3, [sp, #12]
 8008d32:	1d19      	adds	r1, r3, #4
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	9103      	str	r1, [sp, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bfbb      	ittet	lt
 8008d3c:	425b      	neglt	r3, r3
 8008d3e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d42:	9307      	strge	r3, [sp, #28]
 8008d44:	9307      	strlt	r3, [sp, #28]
 8008d46:	bfb8      	it	lt
 8008d48:	9204      	strlt	r2, [sp, #16]
 8008d4a:	7823      	ldrb	r3, [r4, #0]
 8008d4c:	2b2e      	cmp	r3, #46	; 0x2e
 8008d4e:	d10c      	bne.n	8008d6a <_vfiprintf_r+0x15a>
 8008d50:	7863      	ldrb	r3, [r4, #1]
 8008d52:	2b2a      	cmp	r3, #42	; 0x2a
 8008d54:	d134      	bne.n	8008dc0 <_vfiprintf_r+0x1b0>
 8008d56:	9b03      	ldr	r3, [sp, #12]
 8008d58:	1d1a      	adds	r2, r3, #4
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	9203      	str	r2, [sp, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d66:	3402      	adds	r4, #2
 8008d68:	9305      	str	r3, [sp, #20]
 8008d6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008e40 <_vfiprintf_r+0x230>
 8008d6e:	7821      	ldrb	r1, [r4, #0]
 8008d70:	2203      	movs	r2, #3
 8008d72:	4650      	mov	r0, sl
 8008d74:	f7f7 fa3c 	bl	80001f0 <memchr>
 8008d78:	b138      	cbz	r0, 8008d8a <_vfiprintf_r+0x17a>
 8008d7a:	9b04      	ldr	r3, [sp, #16]
 8008d7c:	eba0 000a 	sub.w	r0, r0, sl
 8008d80:	2240      	movs	r2, #64	; 0x40
 8008d82:	4082      	lsls	r2, r0
 8008d84:	4313      	orrs	r3, r2
 8008d86:	3401      	adds	r4, #1
 8008d88:	9304      	str	r3, [sp, #16]
 8008d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d8e:	4829      	ldr	r0, [pc, #164]	; (8008e34 <_vfiprintf_r+0x224>)
 8008d90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d94:	2206      	movs	r2, #6
 8008d96:	f7f7 fa2b 	bl	80001f0 <memchr>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d03f      	beq.n	8008e1e <_vfiprintf_r+0x20e>
 8008d9e:	4b26      	ldr	r3, [pc, #152]	; (8008e38 <_vfiprintf_r+0x228>)
 8008da0:	bb1b      	cbnz	r3, 8008dea <_vfiprintf_r+0x1da>
 8008da2:	9b03      	ldr	r3, [sp, #12]
 8008da4:	3307      	adds	r3, #7
 8008da6:	f023 0307 	bic.w	r3, r3, #7
 8008daa:	3308      	adds	r3, #8
 8008dac:	9303      	str	r3, [sp, #12]
 8008dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db0:	443b      	add	r3, r7
 8008db2:	9309      	str	r3, [sp, #36]	; 0x24
 8008db4:	e768      	b.n	8008c88 <_vfiprintf_r+0x78>
 8008db6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dba:	460c      	mov	r4, r1
 8008dbc:	2001      	movs	r0, #1
 8008dbe:	e7a6      	b.n	8008d0e <_vfiprintf_r+0xfe>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	3401      	adds	r4, #1
 8008dc4:	9305      	str	r3, [sp, #20]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	f04f 0c0a 	mov.w	ip, #10
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dd2:	3a30      	subs	r2, #48	; 0x30
 8008dd4:	2a09      	cmp	r2, #9
 8008dd6:	d903      	bls.n	8008de0 <_vfiprintf_r+0x1d0>
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d0c6      	beq.n	8008d6a <_vfiprintf_r+0x15a>
 8008ddc:	9105      	str	r1, [sp, #20]
 8008dde:	e7c4      	b.n	8008d6a <_vfiprintf_r+0x15a>
 8008de0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008de4:	4604      	mov	r4, r0
 8008de6:	2301      	movs	r3, #1
 8008de8:	e7f0      	b.n	8008dcc <_vfiprintf_r+0x1bc>
 8008dea:	ab03      	add	r3, sp, #12
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	462a      	mov	r2, r5
 8008df0:	4b12      	ldr	r3, [pc, #72]	; (8008e3c <_vfiprintf_r+0x22c>)
 8008df2:	a904      	add	r1, sp, #16
 8008df4:	4630      	mov	r0, r6
 8008df6:	f7fd fb5d 	bl	80064b4 <_printf_float>
 8008dfa:	4607      	mov	r7, r0
 8008dfc:	1c78      	adds	r0, r7, #1
 8008dfe:	d1d6      	bne.n	8008dae <_vfiprintf_r+0x19e>
 8008e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e02:	07d9      	lsls	r1, r3, #31
 8008e04:	d405      	bmi.n	8008e12 <_vfiprintf_r+0x202>
 8008e06:	89ab      	ldrh	r3, [r5, #12]
 8008e08:	059a      	lsls	r2, r3, #22
 8008e0a:	d402      	bmi.n	8008e12 <_vfiprintf_r+0x202>
 8008e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e0e:	f7fe f8fd 	bl	800700c <__retarget_lock_release_recursive>
 8008e12:	89ab      	ldrh	r3, [r5, #12]
 8008e14:	065b      	lsls	r3, r3, #25
 8008e16:	f53f af1d 	bmi.w	8008c54 <_vfiprintf_r+0x44>
 8008e1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e1c:	e71c      	b.n	8008c58 <_vfiprintf_r+0x48>
 8008e1e:	ab03      	add	r3, sp, #12
 8008e20:	9300      	str	r3, [sp, #0]
 8008e22:	462a      	mov	r2, r5
 8008e24:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <_vfiprintf_r+0x22c>)
 8008e26:	a904      	add	r1, sp, #16
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f7fd fde7 	bl	80069fc <_printf_i>
 8008e2e:	e7e4      	b.n	8008dfa <_vfiprintf_r+0x1ea>
 8008e30:	08009404 	.word	0x08009404
 8008e34:	0800940e 	.word	0x0800940e
 8008e38:	080064b5 	.word	0x080064b5
 8008e3c:	08008bed 	.word	0x08008bed
 8008e40:	0800940a 	.word	0x0800940a

08008e44 <__swbuf_r>:
 8008e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e46:	460e      	mov	r6, r1
 8008e48:	4614      	mov	r4, r2
 8008e4a:	4605      	mov	r5, r0
 8008e4c:	b118      	cbz	r0, 8008e56 <__swbuf_r+0x12>
 8008e4e:	6a03      	ldr	r3, [r0, #32]
 8008e50:	b90b      	cbnz	r3, 8008e56 <__swbuf_r+0x12>
 8008e52:	f7fd ff81 	bl	8006d58 <__sinit>
 8008e56:	69a3      	ldr	r3, [r4, #24]
 8008e58:	60a3      	str	r3, [r4, #8]
 8008e5a:	89a3      	ldrh	r3, [r4, #12]
 8008e5c:	071a      	lsls	r2, r3, #28
 8008e5e:	d525      	bpl.n	8008eac <__swbuf_r+0x68>
 8008e60:	6923      	ldr	r3, [r4, #16]
 8008e62:	b31b      	cbz	r3, 8008eac <__swbuf_r+0x68>
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	6922      	ldr	r2, [r4, #16]
 8008e68:	1a98      	subs	r0, r3, r2
 8008e6a:	6963      	ldr	r3, [r4, #20]
 8008e6c:	b2f6      	uxtb	r6, r6
 8008e6e:	4283      	cmp	r3, r0
 8008e70:	4637      	mov	r7, r6
 8008e72:	dc04      	bgt.n	8008e7e <__swbuf_r+0x3a>
 8008e74:	4621      	mov	r1, r4
 8008e76:	4628      	mov	r0, r5
 8008e78:	f7ff fd9e 	bl	80089b8 <_fflush_r>
 8008e7c:	b9e0      	cbnz	r0, 8008eb8 <__swbuf_r+0x74>
 8008e7e:	68a3      	ldr	r3, [r4, #8]
 8008e80:	3b01      	subs	r3, #1
 8008e82:	60a3      	str	r3, [r4, #8]
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	6022      	str	r2, [r4, #0]
 8008e8a:	701e      	strb	r6, [r3, #0]
 8008e8c:	6962      	ldr	r2, [r4, #20]
 8008e8e:	1c43      	adds	r3, r0, #1
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d004      	beq.n	8008e9e <__swbuf_r+0x5a>
 8008e94:	89a3      	ldrh	r3, [r4, #12]
 8008e96:	07db      	lsls	r3, r3, #31
 8008e98:	d506      	bpl.n	8008ea8 <__swbuf_r+0x64>
 8008e9a:	2e0a      	cmp	r6, #10
 8008e9c:	d104      	bne.n	8008ea8 <__swbuf_r+0x64>
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f7ff fd89 	bl	80089b8 <_fflush_r>
 8008ea6:	b938      	cbnz	r0, 8008eb8 <__swbuf_r+0x74>
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eac:	4621      	mov	r1, r4
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f000 f806 	bl	8008ec0 <__swsetup_r>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	d0d5      	beq.n	8008e64 <__swbuf_r+0x20>
 8008eb8:	f04f 37ff 	mov.w	r7, #4294967295
 8008ebc:	e7f4      	b.n	8008ea8 <__swbuf_r+0x64>
	...

08008ec0 <__swsetup_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4b2a      	ldr	r3, [pc, #168]	; (8008f6c <__swsetup_r+0xac>)
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	6818      	ldr	r0, [r3, #0]
 8008ec8:	460c      	mov	r4, r1
 8008eca:	b118      	cbz	r0, 8008ed4 <__swsetup_r+0x14>
 8008ecc:	6a03      	ldr	r3, [r0, #32]
 8008ece:	b90b      	cbnz	r3, 8008ed4 <__swsetup_r+0x14>
 8008ed0:	f7fd ff42 	bl	8006d58 <__sinit>
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008eda:	0718      	lsls	r0, r3, #28
 8008edc:	d422      	bmi.n	8008f24 <__swsetup_r+0x64>
 8008ede:	06d9      	lsls	r1, r3, #27
 8008ee0:	d407      	bmi.n	8008ef2 <__swsetup_r+0x32>
 8008ee2:	2309      	movs	r3, #9
 8008ee4:	602b      	str	r3, [r5, #0]
 8008ee6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008eea:	81a3      	strh	r3, [r4, #12]
 8008eec:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef0:	e034      	b.n	8008f5c <__swsetup_r+0x9c>
 8008ef2:	0758      	lsls	r0, r3, #29
 8008ef4:	d512      	bpl.n	8008f1c <__swsetup_r+0x5c>
 8008ef6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ef8:	b141      	cbz	r1, 8008f0c <__swsetup_r+0x4c>
 8008efa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008efe:	4299      	cmp	r1, r3
 8008f00:	d002      	beq.n	8008f08 <__swsetup_r+0x48>
 8008f02:	4628      	mov	r0, r5
 8008f04:	f7fe fefe 	bl	8007d04 <_free_r>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	6363      	str	r3, [r4, #52]	; 0x34
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f12:	81a3      	strh	r3, [r4, #12]
 8008f14:	2300      	movs	r3, #0
 8008f16:	6063      	str	r3, [r4, #4]
 8008f18:	6923      	ldr	r3, [r4, #16]
 8008f1a:	6023      	str	r3, [r4, #0]
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f043 0308 	orr.w	r3, r3, #8
 8008f22:	81a3      	strh	r3, [r4, #12]
 8008f24:	6923      	ldr	r3, [r4, #16]
 8008f26:	b94b      	cbnz	r3, 8008f3c <__swsetup_r+0x7c>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f32:	d003      	beq.n	8008f3c <__swsetup_r+0x7c>
 8008f34:	4621      	mov	r1, r4
 8008f36:	4628      	mov	r0, r5
 8008f38:	f000 f884 	bl	8009044 <__smakebuf_r>
 8008f3c:	89a0      	ldrh	r0, [r4, #12]
 8008f3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f42:	f010 0301 	ands.w	r3, r0, #1
 8008f46:	d00a      	beq.n	8008f5e <__swsetup_r+0x9e>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	60a3      	str	r3, [r4, #8]
 8008f4c:	6963      	ldr	r3, [r4, #20]
 8008f4e:	425b      	negs	r3, r3
 8008f50:	61a3      	str	r3, [r4, #24]
 8008f52:	6923      	ldr	r3, [r4, #16]
 8008f54:	b943      	cbnz	r3, 8008f68 <__swsetup_r+0xa8>
 8008f56:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f5a:	d1c4      	bne.n	8008ee6 <__swsetup_r+0x26>
 8008f5c:	bd38      	pop	{r3, r4, r5, pc}
 8008f5e:	0781      	lsls	r1, r0, #30
 8008f60:	bf58      	it	pl
 8008f62:	6963      	ldrpl	r3, [r4, #20]
 8008f64:	60a3      	str	r3, [r4, #8]
 8008f66:	e7f4      	b.n	8008f52 <__swsetup_r+0x92>
 8008f68:	2000      	movs	r0, #0
 8008f6a:	e7f7      	b.n	8008f5c <__swsetup_r+0x9c>
 8008f6c:	20000064 	.word	0x20000064

08008f70 <_raise_r>:
 8008f70:	291f      	cmp	r1, #31
 8008f72:	b538      	push	{r3, r4, r5, lr}
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	d904      	bls.n	8008f84 <_raise_r+0x14>
 8008f7a:	2316      	movs	r3, #22
 8008f7c:	6003      	str	r3, [r0, #0]
 8008f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f82:	bd38      	pop	{r3, r4, r5, pc}
 8008f84:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f86:	b112      	cbz	r2, 8008f8e <_raise_r+0x1e>
 8008f88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f8c:	b94b      	cbnz	r3, 8008fa2 <_raise_r+0x32>
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f000 f830 	bl	8008ff4 <_getpid_r>
 8008f94:	462a      	mov	r2, r5
 8008f96:	4601      	mov	r1, r0
 8008f98:	4620      	mov	r0, r4
 8008f9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f9e:	f000 b817 	b.w	8008fd0 <_kill_r>
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d00a      	beq.n	8008fbc <_raise_r+0x4c>
 8008fa6:	1c59      	adds	r1, r3, #1
 8008fa8:	d103      	bne.n	8008fb2 <_raise_r+0x42>
 8008faa:	2316      	movs	r3, #22
 8008fac:	6003      	str	r3, [r0, #0]
 8008fae:	2001      	movs	r0, #1
 8008fb0:	e7e7      	b.n	8008f82 <_raise_r+0x12>
 8008fb2:	2400      	movs	r4, #0
 8008fb4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fb8:	4628      	mov	r0, r5
 8008fba:	4798      	blx	r3
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	e7e0      	b.n	8008f82 <_raise_r+0x12>

08008fc0 <raise>:
 8008fc0:	4b02      	ldr	r3, [pc, #8]	; (8008fcc <raise+0xc>)
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	f7ff bfd3 	b.w	8008f70 <_raise_r>
 8008fca:	bf00      	nop
 8008fcc:	20000064 	.word	0x20000064

08008fd0 <_kill_r>:
 8008fd0:	b538      	push	{r3, r4, r5, lr}
 8008fd2:	4d07      	ldr	r5, [pc, #28]	; (8008ff0 <_kill_r+0x20>)
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	4608      	mov	r0, r1
 8008fda:	4611      	mov	r1, r2
 8008fdc:	602b      	str	r3, [r5, #0]
 8008fde:	f7f8 fc0b 	bl	80017f8 <_kill>
 8008fe2:	1c43      	adds	r3, r0, #1
 8008fe4:	d102      	bne.n	8008fec <_kill_r+0x1c>
 8008fe6:	682b      	ldr	r3, [r5, #0]
 8008fe8:	b103      	cbz	r3, 8008fec <_kill_r+0x1c>
 8008fea:	6023      	str	r3, [r4, #0]
 8008fec:	bd38      	pop	{r3, r4, r5, pc}
 8008fee:	bf00      	nop
 8008ff0:	200004d0 	.word	0x200004d0

08008ff4 <_getpid_r>:
 8008ff4:	f7f8 bbf8 	b.w	80017e8 <_getpid>

08008ff8 <__swhatbuf_r>:
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009000:	2900      	cmp	r1, #0
 8009002:	b096      	sub	sp, #88	; 0x58
 8009004:	4615      	mov	r5, r2
 8009006:	461e      	mov	r6, r3
 8009008:	da0d      	bge.n	8009026 <__swhatbuf_r+0x2e>
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009010:	f04f 0100 	mov.w	r1, #0
 8009014:	bf0c      	ite	eq
 8009016:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800901a:	2340      	movne	r3, #64	; 0x40
 800901c:	2000      	movs	r0, #0
 800901e:	6031      	str	r1, [r6, #0]
 8009020:	602b      	str	r3, [r5, #0]
 8009022:	b016      	add	sp, #88	; 0x58
 8009024:	bd70      	pop	{r4, r5, r6, pc}
 8009026:	466a      	mov	r2, sp
 8009028:	f000 f848 	bl	80090bc <_fstat_r>
 800902c:	2800      	cmp	r0, #0
 800902e:	dbec      	blt.n	800900a <__swhatbuf_r+0x12>
 8009030:	9901      	ldr	r1, [sp, #4]
 8009032:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009036:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800903a:	4259      	negs	r1, r3
 800903c:	4159      	adcs	r1, r3
 800903e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009042:	e7eb      	b.n	800901c <__swhatbuf_r+0x24>

08009044 <__smakebuf_r>:
 8009044:	898b      	ldrh	r3, [r1, #12]
 8009046:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009048:	079d      	lsls	r5, r3, #30
 800904a:	4606      	mov	r6, r0
 800904c:	460c      	mov	r4, r1
 800904e:	d507      	bpl.n	8009060 <__smakebuf_r+0x1c>
 8009050:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009054:	6023      	str	r3, [r4, #0]
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	2301      	movs	r3, #1
 800905a:	6163      	str	r3, [r4, #20]
 800905c:	b002      	add	sp, #8
 800905e:	bd70      	pop	{r4, r5, r6, pc}
 8009060:	ab01      	add	r3, sp, #4
 8009062:	466a      	mov	r2, sp
 8009064:	f7ff ffc8 	bl	8008ff8 <__swhatbuf_r>
 8009068:	9900      	ldr	r1, [sp, #0]
 800906a:	4605      	mov	r5, r0
 800906c:	4630      	mov	r0, r6
 800906e:	f7fe febd 	bl	8007dec <_malloc_r>
 8009072:	b948      	cbnz	r0, 8009088 <__smakebuf_r+0x44>
 8009074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009078:	059a      	lsls	r2, r3, #22
 800907a:	d4ef      	bmi.n	800905c <__smakebuf_r+0x18>
 800907c:	f023 0303 	bic.w	r3, r3, #3
 8009080:	f043 0302 	orr.w	r3, r3, #2
 8009084:	81a3      	strh	r3, [r4, #12]
 8009086:	e7e3      	b.n	8009050 <__smakebuf_r+0xc>
 8009088:	89a3      	ldrh	r3, [r4, #12]
 800908a:	6020      	str	r0, [r4, #0]
 800908c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009090:	81a3      	strh	r3, [r4, #12]
 8009092:	9b00      	ldr	r3, [sp, #0]
 8009094:	6163      	str	r3, [r4, #20]
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	6120      	str	r0, [r4, #16]
 800909a:	b15b      	cbz	r3, 80090b4 <__smakebuf_r+0x70>
 800909c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090a0:	4630      	mov	r0, r6
 80090a2:	f000 f81d 	bl	80090e0 <_isatty_r>
 80090a6:	b128      	cbz	r0, 80090b4 <__smakebuf_r+0x70>
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	f023 0303 	bic.w	r3, r3, #3
 80090ae:	f043 0301 	orr.w	r3, r3, #1
 80090b2:	81a3      	strh	r3, [r4, #12]
 80090b4:	89a3      	ldrh	r3, [r4, #12]
 80090b6:	431d      	orrs	r5, r3
 80090b8:	81a5      	strh	r5, [r4, #12]
 80090ba:	e7cf      	b.n	800905c <__smakebuf_r+0x18>

080090bc <_fstat_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4d07      	ldr	r5, [pc, #28]	; (80090dc <_fstat_r+0x20>)
 80090c0:	2300      	movs	r3, #0
 80090c2:	4604      	mov	r4, r0
 80090c4:	4608      	mov	r0, r1
 80090c6:	4611      	mov	r1, r2
 80090c8:	602b      	str	r3, [r5, #0]
 80090ca:	f7f8 fbf4 	bl	80018b6 <_fstat>
 80090ce:	1c43      	adds	r3, r0, #1
 80090d0:	d102      	bne.n	80090d8 <_fstat_r+0x1c>
 80090d2:	682b      	ldr	r3, [r5, #0]
 80090d4:	b103      	cbz	r3, 80090d8 <_fstat_r+0x1c>
 80090d6:	6023      	str	r3, [r4, #0]
 80090d8:	bd38      	pop	{r3, r4, r5, pc}
 80090da:	bf00      	nop
 80090dc:	200004d0 	.word	0x200004d0

080090e0 <_isatty_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	4d06      	ldr	r5, [pc, #24]	; (80090fc <_isatty_r+0x1c>)
 80090e4:	2300      	movs	r3, #0
 80090e6:	4604      	mov	r4, r0
 80090e8:	4608      	mov	r0, r1
 80090ea:	602b      	str	r3, [r5, #0]
 80090ec:	f7f8 fbf3 	bl	80018d6 <_isatty>
 80090f0:	1c43      	adds	r3, r0, #1
 80090f2:	d102      	bne.n	80090fa <_isatty_r+0x1a>
 80090f4:	682b      	ldr	r3, [r5, #0]
 80090f6:	b103      	cbz	r3, 80090fa <_isatty_r+0x1a>
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	bd38      	pop	{r3, r4, r5, pc}
 80090fc:	200004d0 	.word	0x200004d0

08009100 <_init>:
 8009100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009102:	bf00      	nop
 8009104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009106:	bc08      	pop	{r3}
 8009108:	469e      	mov	lr, r3
 800910a:	4770      	bx	lr

0800910c <_fini>:
 800910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910e:	bf00      	nop
 8009110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009112:	bc08      	pop	{r3}
 8009114:	469e      	mov	lr, r3
 8009116:	4770      	bx	lr
