TimeQuest Timing Analyzer report for a2dv2
Fri May 19 14:36:00 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'ADA_DCO'
 17. Slow 1200mV 85C Model Setup: 'GPIO[8]'
 18. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 19. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'GPIO[8]'
 23. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 24. Slow 1200mV 85C Model Hold: 'ADA_DCO'
 25. Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'ADA_DCO'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'ADA_DCO'
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Setup: 'ADA_DCO'
 42. Slow 1200mV 0C Model Setup: 'GPIO[8]'
 43. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 44. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 46. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'GPIO[8]'
 48. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 49. Slow 1200mV 0C Model Hold: 'ADA_DCO'
 50. Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'ADA_DCO'
 52. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'ADA_DCO'
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 63. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Setup: 'ADA_DCO'
 66. Fast 1200mV 0C Model Setup: 'GPIO[8]'
 67. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 68. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 70. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'
 71. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Hold: 'GPIO[8]'
 73. Fast 1200mV 0C Model Hold: 'ADA_DCO'
 74. Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Recovery: 'ADA_DCO'
 76. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Removal: 'ADA_DCO'
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths Summary
 94. Clock Status Summary
 95. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; a2dv2                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.2%      ;
;     Processor 3            ;  14.1%      ;
;     Processor 4            ;  11.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; a2dv2.SDC     ; OK     ; Fri May 19 14:35:54 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ADA_DCO                                                     ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { ADA_DCO }                                                     ;
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK2_50                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK2_50 }                                                   ;
; CLOCK3_50                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK3_50 }                                                   ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; FPGA_CLK_A_N                                                ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { FPGA_CLK_A_N }                                                ;
; FPGA_CLK_A_P                                                ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { FPGA_CLK_A_P }                                                ;
; GPIO[8]                                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { GPIO[8] }                                                     ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] } ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 21.5 MHz   ; 21.5 MHz        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 33.48 MHz  ; 33.48 MHz       ; altera_reserved_tck                                         ;                                                               ;
; 170.62 MHz ; 170.62 MHz      ; ADA_DCO                                                     ;                                                               ;
; 251.26 MHz ; 237.53 MHz      ; GPIO[8]                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 268.02 MHz ; 268.02 MHz      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ;                                                               ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 0.792   ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.184   ; 0.000         ;
; altera_reserved_tck                                         ; 35.067  ; 0.000         ;
; ADA_DCO                                                     ; 44.139  ; 0.000         ;
; GPIO[8]                                                     ; 96.020  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.232 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.277 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.381 ; 0.000         ;
; altera_reserved_tck                                         ; 0.398 ; 0.000         ;
; GPIO[8]                                                     ; 0.440 ; 0.000         ;
; CLOCK_50                                                    ; 1.265 ; 0.000         ;
; ADA_DCO                                                     ; 2.085 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.840  ; 0.000         ;
; ADA_DCO                                                     ; 3.473  ; 0.000         ;
; altera_reserved_tck                                         ; 93.693 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.181 ; 0.000         ;
; altera_reserved_tck                                         ; 1.258 ; 0.000         ;
; ADA_DCO                                                     ; 3.073 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.819   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.611  ; 0.000         ;
; ADA_DCO                                                     ; 24.764  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 45.790  ; 0.000         ;
; altera_reserved_tck                                         ; 49.485  ; 0.000         ;
; GPIO[8]                                                     ; 49.665  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.709 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.792 ; adaptive_fir:adaptive_fir_inst|y_out[24]                    ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 7.910      ;
; 0.903 ; adaptive_fir:adaptive_fir_inst|e_out[2]                     ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 7.800      ;
; 0.958 ; adaptive_fir:adaptive_fir_inst|y_out[36]                    ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 7.730      ;
; 0.997 ; adaptive_fir:adaptive_fir_inst|e_out[28]                    ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 7.692      ;
; 1.069 ; adaptive_fir:adaptive_fir_inst|y_out[34]                    ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 7.619      ;
; 1.237 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.733      ;
; 2.092 ; adaptive_fir:adaptive_fir_inst|e_out[12]                    ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.611      ;
; 2.206 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.942      ;
; 2.216 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.932      ;
; 2.263 ; adaptive_fir:adaptive_fir_inst|e_out[11]                    ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.440      ;
; 2.265 ; adaptive_fir:adaptive_fir_inst|e_out[4]                     ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.438      ;
; 2.415 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                  ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.277     ; 6.298      ;
; 2.498 ; adaptive_fir:adaptive_fir_inst|e_out[26]                    ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 6.191      ;
; 2.507 ; adaptive_fir:adaptive_fir_inst|e_out[32]                    ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 6.182      ;
; 2.528 ; adaptive_fir:adaptive_fir_inst|e_out[16]                    ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.175      ;
; 2.554 ; adaptive_fir:adaptive_fir_inst|e_out[1]                     ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.149      ;
; 2.571 ; adaptive_fir:adaptive_fir_inst|e_out[21]                    ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.132      ;
; 2.598 ; adaptive_fir:adaptive_fir_inst|y_out[39]                    ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 6.090      ;
; 2.629 ; adaptive_fir:adaptive_fir_inst|y_out[27]                    ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 6.073      ;
; 2.633 ; adaptive_fir:adaptive_fir_inst|e_out[31]                    ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 6.056      ;
; 2.652 ; adaptive_fir:adaptive_fir_inst|e_out[19]                    ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.051      ;
; 2.658 ; adaptive_fir:adaptive_fir_inst|e_out[23]                    ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 6.045      ;
; 2.682 ; adaptive_fir:adaptive_fir_inst|e_out[27]                    ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 6.007      ;
; 2.703 ; adaptive_fir:adaptive_fir_inst|y_out[26]                    ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.999      ;
; 2.715 ; adaptive_fir:adaptive_fir_inst|e_out[30]                    ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.974      ;
; 2.730 ; adaptive_fir:adaptive_fir_inst|y_out[41]                    ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.958      ;
; 2.747 ; adaptive_fir:adaptive_fir_inst|y_out[31]                    ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.941      ;
; 2.776 ; adaptive_fir:adaptive_fir_inst|y_out[14]                    ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.926      ;
; 2.778 ; adaptive_fir:adaptive_fir_inst|e_out[25]                    ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.911      ;
; 2.783 ; adaptive_fir:adaptive_fir_inst|y_out[19]                    ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.919      ;
; 2.783 ; adaptive_fir:adaptive_fir_inst|y_out[4]                     ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.919      ;
; 2.797 ; adaptive_fir:adaptive_fir_inst|y_out[9]                     ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.905      ;
; 2.799 ; adaptive_fir:adaptive_fir_inst|y_out[42]                    ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.889      ;
; 2.806 ; adaptive_fir:adaptive_fir_inst|y_out[22]                    ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.896      ;
; 2.809 ; adaptive_fir:adaptive_fir_inst|y_out[28]                    ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.893      ;
; 2.820 ; adaptive_fir:adaptive_fir_inst|y_out[6]                     ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.882      ;
; 2.821 ; adaptive_fir:adaptive_fir_inst|e_out[14]                    ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.882      ;
; 2.821 ; adaptive_fir:adaptive_fir_inst|e_out[9]                     ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.882      ;
; 2.824 ; adaptive_fir:adaptive_fir_inst|y_out[38]                    ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.864      ;
; 2.830 ; adaptive_fir:adaptive_fir_inst|e_out[8]                     ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.873      ;
; 2.851 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.852      ;
; 2.859 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.844      ;
; 2.876 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.812      ;
; 2.878 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.824      ;
; 2.880 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.822      ;
; 2.881 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.807      ;
; 2.882 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.807      ;
; 2.884 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.818      ;
; 2.887 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.815      ;
; 2.923 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.779      ;
; 2.925 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.778      ;
; 2.928 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.774      ;
; 2.933 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.755      ;
; 2.946 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.742      ;
; 2.967 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.736      ;
; 2.969 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.734      ;
; 2.971 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.732      ;
; 2.981 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.708      ;
; 2.998 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.705      ;
; 3.000 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.702      ;
; 3.012 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.739      ;
; 3.020 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.682      ;
; 3.026 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.677      ;
; 3.031 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.672      ;
; 3.032 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.719      ;
; 3.038 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.665      ;
; 3.039 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.663      ;
; 3.055 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.647      ;
; 3.072 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.616      ;
; 3.118 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.584      ;
; 3.187 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.501      ;
; 3.202 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.500      ;
; 3.204 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.498      ;
; 3.231 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.472      ;
; 3.234 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.256     ; 5.500      ;
; 3.237 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.465      ;
; 3.265 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.437      ;
; 3.293 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.395      ;
; 3.300 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.297     ; 5.393      ;
; 3.300 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.451      ;
; 3.315 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.387      ;
; 3.346 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.405      ;
; 3.405 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.297      ;
; 3.422 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.287     ; 5.281      ;
; 3.445 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.257      ;
; 3.471 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.280      ;
; 3.481 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.270      ;
; 3.512 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.288     ; 5.190      ;
; 3.529 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.222      ;
; 3.540 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.256     ; 5.194      ;
; 3.566 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.265     ; 5.159      ;
; 3.572 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.179      ;
; 3.578 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.297     ; 5.115      ;
; 3.582 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 5.169      ;
; 3.591 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.265     ; 5.134      ;
; 3.727 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.297     ; 4.966      ;
; 3.763 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.988      ;
; 3.781 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.970      ;
; 3.791 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.960      ;
; 3.836 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.265     ; 4.889      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.184 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 5.607      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.250 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.546      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[15]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[16]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[19]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[26]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[27]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[36]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[38]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.289 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[42]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.509      ;
; 3.363 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.391      ;
; 3.363 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.391      ;
; 3.363 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.391      ;
; 3.363 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.391      ;
; 3.363 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.391      ;
; 3.479 ; adaptive_fir:adaptive_fir_inst|f[1][11] ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.339      ; 46.858     ;
; 3.490 ; adaptive_fir:adaptive_fir_inst|f[1][0]  ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.339      ; 46.847     ;
; 3.491 ; KEY[3]                                  ; adaptive_fir:adaptive_fir_inst|emu_out[11]                                                                                                                                                                                            ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.254     ; 5.263      ;
; 3.509 ; adaptive_fir:adaptive_fir_inst|f[1][6]  ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.339      ; 46.828     ;
; 3.509 ; adaptive_fir:adaptive_fir_inst|f[1][2]  ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.339      ; 46.828     ;
; 3.521 ; adaptive_fir:adaptive_fir_inst|f[1][14] ; adaptive_fir:adaptive_fir_inst|f[2][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.339      ; 46.816     ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.531 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.246      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.538 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.260      ;
; 3.562 ; adaptive_fir:adaptive_fir_inst|f[1][11] ; adaptive_fir:adaptive_fir_inst|f[0][14]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 46.362     ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.220      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.567 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.219      ;
; 3.568 ; adaptive_fir:adaptive_fir_inst|f[1][11] ; adaptive_fir:adaptive_fir_inst|f[1][15]                                                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 46.350     ;
; 3.571 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 5.228      ;
; 3.571 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 5.228      ;
; 3.571 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 5.228      ;
; 3.571 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 5.228      ;
; 3.571 ; KEY[3]                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 5.228      ;
+-------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.480     ; 9.433      ;
; 39.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 10.582     ;
; 39.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 10.562     ;
; 39.672 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 10.462     ;
; 39.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 10.370     ;
; 39.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 10.172     ;
; 40.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.999      ;
; 40.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.671      ;
; 40.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.452      ;
; 40.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 9.342      ;
; 40.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.330      ;
; 40.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.317      ;
; 40.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.313      ;
; 40.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.169      ;
; 41.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 9.139      ;
; 41.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 9.118      ;
; 41.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.868      ;
; 41.430 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 8.691      ;
; 41.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 8.710      ;
; 41.453 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 8.675      ;
; 41.606 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 8.529      ;
; 41.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.290      ;
; 41.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.266      ;
; 41.888 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 8.224      ;
; 42.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.126      ;
; 42.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.093      ;
; 42.071 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 8.040      ;
; 42.082 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 8.017      ;
; 42.169 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 7.965      ;
; 42.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.910      ;
; 42.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 7.651      ;
; 42.614 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 7.496      ;
; 42.617 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 7.495      ;
; 42.743 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 7.352      ;
; 42.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 7.397      ;
; 42.902 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 7.250      ;
; 42.910 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 7.236      ;
; 42.930 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 7.218      ;
; 42.955 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 7.196      ;
; 42.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 7.180      ;
; 43.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.137      ;
; 43.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.096      ;
; 43.156 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 7.005      ;
; 43.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.957      ;
; 43.201 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.957      ;
; 43.214 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 6.945      ;
; 43.241 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.923      ;
; 43.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 6.909      ;
; 43.279 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.876      ;
; 43.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.844      ;
; 43.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.829      ;
; 43.331 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.853      ;
; 43.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 6.791      ;
; 43.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.686      ;
; 43.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.598      ;
; 43.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 6.583      ;
; 43.586 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 6.593      ;
; 43.588 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.563      ;
; 43.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.524      ;
; 43.639 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.518      ;
; 43.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.450      ;
; 43.822 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 6.345      ;
; 43.841 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.306      ;
; 43.859 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.318      ;
; 43.863 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.282      ;
; 43.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.231      ;
; 44.001 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.176      ;
; 44.004 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.154      ;
; 44.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.092      ;
; 44.127 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.038      ;
; 44.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 5.911      ;
; 44.336 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.802      ;
; 44.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.794      ;
; 44.389 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.753      ;
; 44.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.713      ;
; 44.596 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.566      ;
; 44.780 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.397      ;
; 44.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.332      ;
; 44.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.316      ;
; 44.853 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 5.290      ;
; 44.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.309      ;
; 44.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.221      ;
; 45.011 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.131      ;
; 45.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 4.968      ;
; 45.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.752      ;
; 45.456 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.691      ;
; 45.509 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.638      ;
; 45.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 4.584      ;
; 45.678 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.465      ;
; 46.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.028      ;
; 46.146 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.001      ;
; 46.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.894      ;
; 46.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.706      ;
; 46.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.619      ;
; 47.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.101      ;
; 47.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.060      ;
; 47.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.966      ;
; 47.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.919      ;
; 47.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.772      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.037      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADA_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.139 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.751      ;
; 44.568 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.887      ; 7.317      ;
; 44.601 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.901      ; 7.298      ;
; 44.617 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.901      ; 7.282      ;
; 44.621 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.269      ;
; 44.622 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.887      ; 7.263      ;
; 44.626 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.887      ; 7.259      ;
; 44.635 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.879      ; 7.242      ;
; 44.644 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.246      ;
; 44.648 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.887      ; 7.237      ;
; 44.713 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.887      ; 7.172      ;
; 44.762 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.128      ;
; 44.792 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.098      ;
; 44.875 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.892      ; 7.015      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.020 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.950      ;
; 96.053 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.917      ;
; 96.362 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.608      ;
; 96.395 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.575      ;
; 96.501 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 3.516      ;
; 96.534 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 3.483      ;
; 96.548 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 3.469      ;
; 96.549 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.421      ;
; 96.581 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 3.436      ;
; 96.653 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 3.317      ;
; 96.933 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 3.084      ;
; 97.019 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.870      ;
; 97.034 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.170     ; 2.854      ;
; 97.055 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.915      ;
; 97.094 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.876      ;
; 97.142 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.828      ;
; 97.151 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.819      ;
; 97.172 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.798      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.643      ;
; 97.200 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.817      ;
; 97.205 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.765      ;
; 97.227 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.790      ;
; 97.244 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.645      ;
; 97.244 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.645      ;
; 97.244 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.645      ;
; 97.244 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.645      ;
; 97.244 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.645      ;
; 97.385 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.585      ;
; 97.388 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.170     ; 2.500      ;
; 97.411 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.170     ; 2.477      ;
; 97.428 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.542      ;
; 97.443 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.527      ;
; 97.446 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.529      ;
; 97.469 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.501      ;
; 97.477 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.540      ;
; 97.479 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.491      ;
; 97.484 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.486      ;
; 97.508 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.462      ;
; 97.524 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.446      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 2.301      ;
; 97.550 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.420      ;
; 97.573 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.444      ;
; 97.578 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.439      ;
; 97.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.303      ;
; 97.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.303      ;
; 97.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.303      ;
; 97.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.303      ;
; 97.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.303      ;
; 97.639 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 2.333      ;
; 97.650 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.320      ;
; 97.670 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.347      ;
; 97.672 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.217      ;
; 97.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.341      ;
; 97.689 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.281      ;
; 97.721 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.296      ;
; 97.727 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.243      ;
; 97.748 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.222      ;
; 97.770 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.200      ;
; 97.771 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.199      ;
; 97.776 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.113      ;
; 97.786 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.103      ;
; 97.803 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.214      ;
; 97.804 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 2.085      ;
; 97.819 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 2.151      ;
; 97.845 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.172      ;
; 97.879 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 1.962      ;
; 97.886 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.131      ;
; 97.913 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.104      ;
; 97.925 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.092      ;
; 97.949 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.026      ;
; 97.971 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.046      ;
; 97.994 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 1.895      ;
; 97.997 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.973      ;
; 98.020 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.177     ; 1.821      ;
; 98.033 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.937      ;
; 98.049 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.921      ;
; 98.065 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.105     ; 1.888      ;
; 98.066 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.951      ;
; 98.101 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.869      ;
; 98.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.868      ;
; 98.111 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.859      ;
; 98.113 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.904      ;
; 98.172 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.798      ;
; 98.198 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.170     ; 1.690      ;
; 98.231 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.739      ;
; 98.249 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.129     ; 1.640      ;
; 98.273 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.697      ;
; 98.305 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.048     ; 1.665      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 249.232 ; temp_counter[1]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.131      ;
; 249.241 ; temp_counter[5]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.122      ;
; 249.245 ; temp_counter[3]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.118      ;
; 249.247 ; temp_counter[4]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.116      ;
; 249.250 ; temp_counter[6]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.113      ;
; 249.250 ; temp_counter[7]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.113      ;
; 249.251 ; temp_counter[2]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.112      ;
; 249.254 ; temp_counter[0]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.325      ; 1.109      ;
; 496.269 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 3.648      ;
; 496.285 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 3.629      ;
; 496.288 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 3.626      ;
; 496.325 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 3.590      ;
; 496.329 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 3.586      ;
; 496.522 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 3.391      ;
; 496.535 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 3.379      ;
; 496.571 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 3.342      ;
; 496.591 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 3.323      ;
; 496.752 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 3.164      ;
; 496.819 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 3.094      ;
; 496.825 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 3.092      ;
; 496.866 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 3.048      ;
; 496.953 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 2.964      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.811      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.780      ;
; 497.179 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.736      ;
; 497.211 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.702      ;
; 497.224 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.690      ;
; 497.252 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.664      ;
; 497.277 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 2.640      ;
; 497.503 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.085     ; 2.410      ;
; 497.513 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.078     ; 2.407      ;
; 497.550 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.084     ; 2.364      ;
; 497.557 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 2.360      ;
; 497.566 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.274      ; 2.746      ;
; 497.566 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.274      ; 2.746      ;
; 497.568 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.280      ; 2.750      ;
; 497.585 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.275      ; 2.728      ;
; 497.585 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.275      ; 2.728      ;
; 497.587 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.281      ; 2.732      ;
; 497.616 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.303      ;
; 497.631 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.288      ;
; 497.681 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.238      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 2.218      ;
; 497.705 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.211      ;
; 497.706 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.213      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.747 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.082     ; 2.169      ;
; 497.802 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.117      ;
; 497.811 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 2.107      ;
; 497.814 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 2.104      ;
; 497.899 ; temp_counter[2]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 2.019      ;
; 497.907 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 2.012      ;
; 497.930 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 1.987      ;
; 497.935 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[2]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.083     ; 1.980      ;
; 497.962 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.956      ;
; 497.966 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.952      ;
; 497.980 ; temp_counter[0]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.938      ;
; 497.990 ; temp_counter[1]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.928      ;
; 498.000 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 1.919      ;
; 498.010 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[0]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.908      ;
; 498.019 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 1.900      ;
; 498.020 ; temp_counter[1]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.898      ;
; 498.021 ; temp_counter[0]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.897      ;
; 498.031 ; temp_counter[2]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.887      ;
; 498.033 ; temp_counter[4]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.885      ;
; 498.036 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.079     ; 1.883      ;
; 498.039 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 1.878      ;
; 498.049 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 1.868      ;
; 498.050 ; temp_counter[2]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.868      ;
; 498.097 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.081     ; 1.820      ;
; 498.112 ; temp_counter[0]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.806      ;
; 498.114 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.804      ;
; 498.117 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.801      ;
; 498.121 ; temp_counter[3]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.797      ;
; 498.122 ; temp_counter[1]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.796      ;
; 498.134 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.784      ;
; 498.136 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.078     ; 1.784      ;
; 498.137 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.781      ;
; 498.151 ; temp_counter[3]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.767      ;
; 498.152 ; temp_counter[1]                                                                                       ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.766      ;
; 498.153 ; temp_counter[0]                                                                                       ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.080     ; 1.765      ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.277 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.954      ;
; 0.277 ; adaptive_fir:adaptive_fir_inst|f_5[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.938      ;
; 0.278 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.956      ;
; 0.280 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.941      ;
; 0.285 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.962      ;
; 0.285 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.962      ;
; 0.289 ; adaptive_fir:adaptive_fir_inst|f_7[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.952      ;
; 0.298 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.977      ;
; 0.299 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.978      ;
; 0.317 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.995      ;
; 0.317 ; adaptive_fir:adaptive_fir_inst|f_2[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.993      ;
; 0.318 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.996      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.996      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.996      ;
; 0.323 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.001      ;
; 0.323 ; adaptive_fir:adaptive_fir_inst|f_7[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.999      ;
; 0.323 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.000      ;
; 0.324 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.002      ;
; 0.326 ; adaptive_fir:adaptive_fir_inst|f_9[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.003      ;
; 0.327 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.004      ;
; 0.328 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.004      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.005      ;
; 0.330 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.006      ;
; 0.331 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.001      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.008      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_13[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.016      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.007      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.010      ;
; 0.336 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.006      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_11[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.013      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.015      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.003      ;
; 0.339 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.009      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_4[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.005      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.341 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.012      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_13[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.022      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_7[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_7[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.007      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.017      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.018      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.021      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.010      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.023      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_3[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.011      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.017      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.020      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.027      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.021      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.019      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.021      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.016      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.015      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.021      ;
; 0.353 ; adaptive_fir:adaptive_fir_inst|f_1[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.018      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.022      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.354 ; adaptive_fir:adaptive_fir_inst|f_7[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.016      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.032      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.019      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.019      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.027      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_8[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.022      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_6[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_10[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_12[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_7[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.033      ;
; 0.357 ; adaptive_fir:adaptive_fir_inst|f_4[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.022      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.034      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.021      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.021      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.036      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.054      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.359 ; adaptive_fir:adaptive_fir_inst|f_10[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.023      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.024      ;
; 0.359 ; adaptive_fir:adaptive_fir_inst|f_5[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.036      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.037      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_7[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.030      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_8[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.024      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.033      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.033      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.039      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.381 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.038      ;
; 0.383 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.040      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.408 ; temp_counter[0]                                                                                            ; temp_counter[0]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.674      ;
; 0.414 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.071      ;
; 0.419 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.686      ;
; 0.456 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.723      ;
; 0.456 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.723      ;
; 0.588 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.855      ;
; 0.608 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.875      ;
; 0.620 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.887      ;
; 0.624 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.283      ;
; 0.625 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.892      ;
; 0.628 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.895      ;
; 0.628 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.895      ;
; 0.640 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[6]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.909      ;
; 0.643 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.910      ;
; 0.652 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.919      ;
; 0.656 ; temp_counter[4]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; temp_counter[6]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; temp_counter[2]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; temp_counter[7]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; temp_counter[3]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; temp_counter[5]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.928      ;
; 0.668 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.935      ;
; 0.675 ; temp_counter[1]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.941      ;
; 0.678 ; temp_counter[0]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.944      ;
; 0.688 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.955      ;
; 0.689 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.956      ;
; 0.690 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.349      ;
; 0.697 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.437      ; 1.356      ;
; 0.724 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.991      ;
; 0.743 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.010      ;
; 0.861 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.128      ;
; 0.885 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 1.155      ;
; 0.896 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 1.166      ;
; 0.917 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.184      ;
; 0.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.591      ;
; 0.974 ; temp_counter[4]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; temp_counter[6]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; temp_counter[2]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.241      ;
; 0.988 ; temp_counter[3]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; temp_counter[0]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; temp_counter[1]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; temp_counter[5]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[7]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.257      ;
; 0.993 ; temp_counter[3]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; temp_counter[0]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; temp_counter[1]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; temp_counter[5]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.260      ;
; 1.044 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.313      ;
; 1.046 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 1.311      ;
; 1.050 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 1.320      ;
; 1.057 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.324      ;
; 1.081 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[5]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.348      ;
; 1.083 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.352      ;
; 1.085 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.354      ;
; 1.085 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[4]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.351      ;
; 1.085 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.353      ;
; 1.089 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.357      ;
; 1.094 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[3]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.363      ;
; 1.095 ; temp_counter[4]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.364      ;
; 1.096 ; temp_counter[2]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.362      ;
; 1.100 ; temp_counter[4]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.369      ;
; 1.101 ; temp_counter[2]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.367      ;
; 1.105 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.762      ;
; 1.114 ; temp_counter[3]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.380      ;
; 1.114 ; temp_counter[0]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.380      ;
; 1.114 ; temp_counter[1]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.380      ;
; 1.119 ; temp_counter[3]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; temp_counter[0]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; temp_counter[1]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.385      ;
; 1.121 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.390      ;
; 1.130 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 1.399      ;
; 1.138 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.405      ;
; 1.169 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.436      ;
; 1.187 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 1.457      ;
; 1.207 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.474      ;
; 1.210 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.478      ;
; 1.214 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 1.482      ;
; 1.222 ; temp_counter[2]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.488      ;
; 1.227 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; temp_counter[2]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.493      ;
; 1.240 ; temp_counter[0]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.506      ;
; 1.240 ; temp_counter[1]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.506      ;
; 1.245 ; temp_counter[0]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.511      ;
; 1.245 ; temp_counter[1]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.511      ;
; 1.248 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 1.518      ;
; 1.271 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.435      ; 1.928      ;
; 1.286 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.553      ;
; 1.307 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.434      ; 1.963      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.398 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.362      ; 0.982      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 1.009      ;
; 0.408 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.413 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.019      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.423 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.362      ; 1.007      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.688      ;
; 0.427 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 1.029      ;
; 0.427 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                    ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                               ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                       ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                       ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.456 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.688      ;
; 0.475 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.707      ;
; 0.479 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.711      ;
; 0.650 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.884      ;
; 0.652 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.886      ;
; 0.671 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.903      ;
; 0.707 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.941      ;
; 0.710 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.944      ;
; 0.773 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.024      ;
; 0.778 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.012      ;
; 0.786 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.020      ;
; 0.803 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.054      ;
; 0.805 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.056      ;
; 0.828 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.079      ;
; 0.842 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.093      ;
; 0.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.086      ;
; 0.877 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.064      ;
; 0.907 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.094      ;
; 0.973 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.207      ;
; 1.037 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 1.400      ;
; 1.069 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.256      ;
; 1.083 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.317      ;
; 1.138 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.325      ;
; 1.153 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.387      ;
; 1.168 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.402      ;
; 1.179 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.366      ;
; 1.190 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.424      ;
; 1.197 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 1.560      ;
; 1.205 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.439      ;
; 1.214 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.448      ;
; 1.281 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.515      ;
; 1.311 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 1.562      ;
; 1.312 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.546      ;
; 1.345 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.532      ;
; 1.352 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.586      ;
; 1.377 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 1.740      ;
; 1.449 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 1.764      ;
; 1.453 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.687      ;
; 1.468 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.092      ; 1.782      ;
; 1.468 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.702      ;
; 1.474 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.708      ;
; 1.525 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.712      ;
; 1.556 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 1.871      ;
; 1.558 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.745      ;
; 1.586 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.815      ;
; 1.597 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.831      ;
; 1.599 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 1.962      ;
; 1.599 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 1.914      ;
; 1.627 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.861      ;
; 1.642 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 2.005      ;
; 1.660 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 1.975      ;
; 1.667 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.854      ;
; 1.698 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.932      ;
; 1.704 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.891      ;
; 1.709 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.896      ;
; 1.718 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.033      ;
; 1.728 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.043      ;
; 1.785 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.972      ;
; 1.785 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.019      ;
; 1.800 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 2.163      ;
; 1.804 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.991      ;
; 1.806 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.040      ;
; 1.853 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.087      ;
; 1.860 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 2.092      ;
; 1.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.178      ;
; 1.890 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.124      ;
; 1.908 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.223      ;
; 1.916 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.150      ;
; 1.954 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.188      ;
; 1.967 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.282      ;
; 2.017 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.332      ;
; 2.046 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 2.297      ;
; 2.055 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.289      ;
; 2.059 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.293      ;
; 2.068 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.302      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.264      ;
; 2.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.266      ;
; 2.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.266      ;
; 2.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.266      ;
; 2.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.266      ;
; 2.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.266      ;
; 2.092 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.326      ;
; 2.099 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 2.328      ;
; 2.101 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.335      ;
; 2.113 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.347      ;
; 2.130 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.364      ;
; 2.138 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.029      ; 2.389      ;
; 2.160 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 2.394      ;
; 2.166 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.177      ; 2.529      ;
; 2.212 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.129      ; 2.527      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.265 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.724      ;
; 1.275 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.734      ;
; 1.288 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; GPIO[35]               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.747      ;
; 2.443 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                  ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.663      ;
; 2.488 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                   ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.242      ; 3.740      ;
; 2.498 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                  ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.718      ;
; 2.501 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                  ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.721      ;
; 2.520 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                  ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.740      ;
; 2.530 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                  ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 3.731      ;
; 2.534 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                  ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.754      ;
; 2.534 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                  ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.754      ;
; 2.534 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                   ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 3.766      ;
; 2.537 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                  ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.757      ;
; 2.537 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                   ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 3.769      ;
; 2.541 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                  ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.761      ;
; 2.542 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                  ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.762      ;
; 2.548 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                  ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.768      ;
; 2.561 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                  ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 3.762      ;
; 2.566 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                  ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.786      ;
; 2.574 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                  ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.794      ;
; 2.579 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                  ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.799      ;
; 2.585 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                  ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.254      ; 3.849      ;
; 2.586 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                  ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.806      ;
; 2.597 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                  ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.817      ;
; 2.613 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                   ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.841      ;
; 2.657 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                  ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 3.858      ;
; 2.825 ; o_sine_p[0]                                                 ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.209      ; 4.044      ;
; 2.826 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                  ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.225      ; 4.061      ;
; 2.977 ; o_sine_p[13]                                                ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.234      ;
; 2.982 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                  ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.183      ;
; 2.987 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                  ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.188      ;
; 2.994 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                  ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.195      ;
; 3.041 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                  ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.242      ;
; 3.051 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                   ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.302      ; 4.363      ;
; 3.101 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                  ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.302      ;
; 3.237 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                   ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 4.469      ;
; 3.263 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                  ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.464      ;
; 3.269 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                  ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.470      ;
; 3.283 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                  ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.484      ;
; 3.414 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 4.646      ;
; 3.495 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.752      ;
; 3.505 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.762      ;
; 3.510 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.767      ;
; 3.534 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.735      ;
; 3.606 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 4.838      ;
; 3.639 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.222      ; 4.871      ;
; 3.644 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 4.845      ;
; 3.718 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.975      ;
; 3.722 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.979      ;
; 3.732 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 4.989      ;
; 3.765 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.231      ; 5.006      ;
; 3.790 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.000      ;
; 3.796 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.053      ;
; 3.806 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.063      ;
; 3.848 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.058      ;
; 3.872 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.082      ;
; 3.878 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.089      ;
; 3.890 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.147      ;
; 3.904 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.191      ; 5.105      ;
; 3.916 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.173      ;
; 3.965 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.175      ;
; 4.005 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.201      ;
; 4.024 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.234      ;
; 4.042 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.253      ;
; 4.047 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.257      ;
; 4.064 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.231      ; 5.305      ;
; 4.078 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.288      ;
; 4.092 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.302      ;
; 4.104 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.300      ;
; 4.125 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.335      ;
; 4.184 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.441      ;
; 4.201 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.411      ;
; 4.203 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.399      ;
; 4.204 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.247      ; 5.461      ;
; 4.215 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.425      ;
; 4.217 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.428      ;
; 4.217 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.428      ;
; 4.247 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.457      ;
; 4.254 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.464      ;
; 4.258 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.187      ; 5.455      ;
; 4.261 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.472      ;
; 4.263 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.474      ;
; 4.292 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.502      ;
; 4.297 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.508      ;
; 4.298 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 6.328      ;
; 4.307 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.503      ;
; 4.308 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.504      ;
; 4.311 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.522      ;
; 4.314 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.525      ;
; 4.359 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.569      ;
; 4.360 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.571      ;
; 4.362 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.572      ;
; 4.376 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.586      ;
; 4.392 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.588      ;
; 4.397 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.186      ; 5.593      ;
; 4.397 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.187      ; 5.594      ;
; 4.402 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.612      ;
; 4.404 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.200      ; 5.614      ;
; 4.428 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.639      ;
; 4.431 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.201      ; 5.642      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADA_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.085 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 6.273      ;
; 2.116 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 6.304      ;
; 2.176 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.997      ; 6.359      ;
; 2.246 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.997      ; 6.429      ;
; 2.280 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 6.468      ;
; 2.280 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.997      ; 6.463      ;
; 2.316 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.011      ; 6.513      ;
; 2.317 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.997      ; 6.500      ;
; 2.334 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 6.522      ;
; 2.335 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.011      ; 6.532      ;
; 2.335 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 6.523      ;
; 2.362 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.997      ; 6.545      ;
; 2.387 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.988      ; 6.561      ;
; 2.873 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.002      ; 7.061      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.840 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 0.840 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 0.840 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 0.840 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 0.840 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 0.840 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 7.905      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.372 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 5.035      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.373 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 5.041      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 5.018      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.486 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 5.296      ;
; 3.587 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.199      ;
; 3.587 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[3]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.222     ; 5.199      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_9 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_8 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_7 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_6 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_5 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_4 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.057      ;
; 3.650 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.118      ;
; 3.650 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.118      ;
; 3.657 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 5.088      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.680 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.368     ; 4.738      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_19 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_18 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_17 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_16 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_15 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_14 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_13 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_12 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_11 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_10 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 4.715      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
; 3.695 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.370     ; 4.721      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADA_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.473 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.901      ; 8.416      ;
; 3.473 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.901      ; 8.416      ;
; 3.490 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.887      ; 8.385      ;
; 3.490 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.887      ; 8.385      ;
; 3.490 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.887      ; 8.385      ;
; 3.490 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.887      ; 8.385      ;
; 3.490 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.887      ; 8.385      ;
; 3.526 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.879      ; 8.341      ;
; 3.975 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
; 3.975 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
; 3.975 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
; 3.975 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
; 3.975 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
; 3.975 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.892      ; 7.905      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.232      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.225      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.230      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.224      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.233      ;
; 93.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.233      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.223      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.223      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.226      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.227      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.212      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.207      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.207      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.205      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.207      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.207      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.209      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.213      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.211      ;
; 93.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.221      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.181 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 3.055      ;
; 1.235 ; KEY[3]    ; o_sine_p[0]                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 2.709      ;
; 1.528 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 2.994      ;
; 1.573 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.479      ;
; 1.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.492      ;
; 1.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 3.492      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.055      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 3.546      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 3.546      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 3.546      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.522      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.522      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.522      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.522      ;
; 1.616 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 3.522      ;
; 1.638 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.117      ;
; 1.638 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.117      ;
; 1.638 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.117      ;
; 1.638 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.117      ;
; 1.638 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.117      ;
; 1.645 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 3.104      ;
; 1.658 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 3.146      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[12]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.129      ;
; 1.684 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.151      ;
; 1.684 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.151      ;
; 1.684 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.151      ;
; 1.689 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 3.170      ;
; 1.689 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 3.170      ;
; 1.689 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 3.170      ;
; 1.689 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 3.170      ;
; 1.693 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 3.145      ;
; 1.693 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 3.145      ;
; 1.693 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 3.145      ;
; 1.693 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 3.145      ;
; 1.693 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 3.145      ;
; 1.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.157      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.699 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 3.162      ;
; 1.702 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.166      ;
; 1.702 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.166      ;
; 1.702 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 3.166      ;
; 1.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 3.166      ;
; 1.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 3.166      ;
; 1.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 3.166      ;
; 1.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 3.166      ;
; 1.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 3.166      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.705 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.183      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.713 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 3.192      ;
; 1.717 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.195      ;
; 1.717 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 3.195      ;
; 1.719 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.186      ;
; 1.719 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.186      ;
; 1.719 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.186      ;
; 1.719 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.186      ;
; 1.745 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 3.221      ;
; 1.745 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 3.221      ;
; 1.745 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 3.221      ;
; 1.745 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 3.221      ;
; 1.748 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 3.231      ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.521      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.739      ;
; 1.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.990      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.042      ;
; 1.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.143      ;
; 1.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.143      ;
; 1.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.143      ;
; 2.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.394      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.373      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.505      ;
; 2.275 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.275 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.275 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.275 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.540      ;
; 2.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.563      ;
; 2.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.643      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.767      ;
; 2.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.830      ;
; 2.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.830      ;
; 2.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.830      ;
; 2.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 3.092      ;
; 2.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 3.092      ;
; 2.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 3.092      ;
; 2.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.149      ;
; 2.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 3.158      ;
; 3.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.431      ;
; 3.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.431      ;
; 3.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.554      ;
; 3.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.554      ;
; 3.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.554      ;
; 3.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.644      ;
; 3.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.644      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.789      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 3.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 3.982      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.741      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 4.733      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.735      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.746      ;
; 4.448 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.741      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.073 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.073 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.073 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.073 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.073 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.073 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.002      ; 7.291      ;
; 3.523 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.988      ; 7.727      ;
; 3.546 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.997      ; 7.759      ;
; 3.546 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.997      ; 7.759      ;
; 3.546 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.997      ; 7.759      ;
; 3.546 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.997      ; 7.759      ;
; 3.546 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.997      ; 7.759      ;
; 3.553 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.011      ; 7.780      ;
; 3.553 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.011      ; 7.780      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 48.121 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 23.72 MHz  ; 23.72 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 36.17 MHz  ; 36.17 MHz       ; altera_reserved_tck                                         ;                                                               ;
; 191.35 MHz ; 191.35 MHz      ; ADA_DCO                                                     ;                                                               ;
; 277.16 MHz ; 237.53 MHz      ; GPIO[8]                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 294.38 MHz ; 274.05 MHz      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 1.463   ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.755   ; 0.000         ;
; altera_reserved_tck                                         ; 36.177  ; 0.000         ;
; ADA_DCO                                                     ; 44.774  ; 0.000         ;
; GPIO[8]                                                     ; 96.392  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.300 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.281 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.353 ; 0.000         ;
; altera_reserved_tck                                         ; 0.354 ; 0.000         ;
; GPIO[8]                                                     ; 0.387 ; 0.000         ;
; CLOCK_50                                                    ; 1.091 ; 0.000         ;
; ADA_DCO                                                     ; 1.804 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.752  ; 0.000         ;
; ADA_DCO                                                     ; 4.180  ; 0.000         ;
; altera_reserved_tck                                         ; 94.232 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.941 ; 0.000         ;
; altera_reserved_tck                                         ; 1.158 ; 0.000         ;
; ADA_DCO                                                     ; 2.870 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.799   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.632  ; 0.000         ;
; ADA_DCO                                                     ; 24.782  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 45.790  ; 0.000         ;
; altera_reserved_tck                                         ; 49.400  ; 0.000         ;
; GPIO[8]                                                     ; 49.694  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.709 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.463 ; adaptive_fir:adaptive_fir_inst|y_out[24]                    ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 7.169      ;
; 1.589 ; adaptive_fir:adaptive_fir_inst|e_out[2]                     ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 7.044      ;
; 1.614 ; adaptive_fir:adaptive_fir_inst|y_out[36]                    ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 7.004      ;
; 1.638 ; adaptive_fir:adaptive_fir_inst|e_out[28]                    ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 6.981      ;
; 1.743 ; adaptive_fir:adaptive_fir_inst|y_out[34]                    ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 6.875      ;
; 1.993 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 5.977      ;
; 2.444 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.114      ;
; 2.454 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.104      ;
; 2.587 ; adaptive_fir:adaptive_fir_inst|e_out[12]                    ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 6.045      ;
; 2.747 ; adaptive_fir:adaptive_fir_inst|e_out[11]                    ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.885      ;
; 2.747 ; adaptive_fir:adaptive_fir_inst|e_out[4]                     ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 5.886      ;
; 2.981 ; adaptive_fir:adaptive_fir_inst|e_out[32]                    ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.638      ;
; 2.984 ; adaptive_fir:adaptive_fir_inst|e_out[26]                    ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.635      ;
; 2.991 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                  ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.348     ; 5.651      ;
; 2.991 ; adaptive_fir:adaptive_fir_inst|e_out[21]                    ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.641      ;
; 2.999 ; adaptive_fir:adaptive_fir_inst|e_out[16]                    ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.633      ;
; 3.026 ; adaptive_fir:adaptive_fir_inst|y_out[39]                    ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.592      ;
; 3.084 ; adaptive_fir:adaptive_fir_inst|e_out[19]                    ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.548      ;
; 3.084 ; adaptive_fir:adaptive_fir_inst|e_out[23]                    ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.548      ;
; 3.086 ; adaptive_fir:adaptive_fir_inst|y_out[27]                    ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.546      ;
; 3.104 ; adaptive_fir:adaptive_fir_inst|e_out[31]                    ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.515      ;
; 3.112 ; adaptive_fir:adaptive_fir_inst|e_out[1]                     ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 5.521      ;
; 3.129 ; adaptive_fir:adaptive_fir_inst|e_out[27]                    ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.490      ;
; 3.180 ; adaptive_fir:adaptive_fir_inst|y_out[26]                    ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.452      ;
; 3.189 ; adaptive_fir:adaptive_fir_inst|y_out[4]                     ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.443      ;
; 3.195 ; adaptive_fir:adaptive_fir_inst|y_out[31]                    ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.423      ;
; 3.197 ; adaptive_fir:adaptive_fir_inst|e_out[30]                    ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.422      ;
; 3.213 ; adaptive_fir:adaptive_fir_inst|y_out[14]                    ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.419      ;
; 3.216 ; adaptive_fir:adaptive_fir_inst|e_out[25]                    ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.403      ;
; 3.243 ; adaptive_fir:adaptive_fir_inst|y_out[42]                    ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.375      ;
; 3.251 ; adaptive_fir:adaptive_fir_inst|y_out[22]                    ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.381      ;
; 3.270 ; adaptive_fir:adaptive_fir_inst|y_out[9]                     ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.362      ;
; 3.272 ; adaptive_fir:adaptive_fir_inst|y_out[28]                    ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.360      ;
; 3.272 ; adaptive_fir:adaptive_fir_inst|y_out[41]                    ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.346      ;
; 3.276 ; adaptive_fir:adaptive_fir_inst|y_out[38]                    ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.342      ;
; 3.287 ; adaptive_fir:adaptive_fir_inst|e_out[8]                     ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.345      ;
; 3.289 ; adaptive_fir:adaptive_fir_inst|e_out[9]                     ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.343      ;
; 3.294 ; adaptive_fir:adaptive_fir_inst|y_out[6]                     ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.338      ;
; 3.300 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.332      ;
; 3.305 ; adaptive_fir:adaptive_fir_inst|e_out[14]                    ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.327      ;
; 3.306 ; adaptive_fir:adaptive_fir_inst|y_out[19]                    ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.326      ;
; 3.306 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 5.327      ;
; 3.320 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.312      ;
; 3.325 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.293      ;
; 3.330 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.302      ;
; 3.332 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.287      ;
; 3.334 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.298      ;
; 3.336 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.282      ;
; 3.341 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.291      ;
; 3.365 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.267      ;
; 3.376 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.256      ;
; 3.378 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.254      ;
; 3.378 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.254      ;
; 3.402 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.216      ;
; 3.415 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.217      ;
; 3.415 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 5.218      ;
; 3.419 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.213      ;
; 3.424 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.208      ;
; 3.425 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.207      ;
; 3.439 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.371     ; 5.180      ;
; 3.440 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 5.193      ;
; 3.444 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.174      ;
; 3.447 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.185      ;
; 3.482 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.150      ;
; 3.511 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.121      ;
; 3.512 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.120      ;
; 3.518 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.114      ;
; 3.524 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 5.094      ;
; 3.534 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 5.149      ;
; 3.554 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 5.129      ;
; 3.602 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.030      ;
; 3.620 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 4.998      ;
; 3.631 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.328     ; 5.031      ;
; 3.632 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 5.000      ;
; 3.650 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 4.983      ;
; 3.653 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.979      ;
; 3.665 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.967      ;
; 3.676 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.372     ; 4.942      ;
; 3.693 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.939      ;
; 3.725 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.367     ; 4.898      ;
; 3.814 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.869      ;
; 3.832 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.357     ; 4.801      ;
; 3.841 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.842      ;
; 3.852 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.780      ;
; 3.856 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.776      ;
; 3.892 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.336     ; 4.762      ;
; 3.912 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.358     ; 4.720      ;
; 3.921 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.762      ;
; 3.931 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.752      ;
; 3.943 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.328     ; 4.719      ;
; 3.946 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.336     ; 4.708      ;
; 3.980 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.367     ; 4.643      ;
; 3.985 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.698      ;
; 3.995 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.688      ;
; 3.998 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.685      ;
; 4.111 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.367     ; 4.512      ;
; 4.180 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.336     ; 4.474      ;
; 4.211 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.472      ;
; 4.213 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.470      ;
; 4.223 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.307     ; 4.460      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.755 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.161      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.799 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.123      ;
; 3.897 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.982      ;
; 3.897 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.982      ;
; 3.897 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.982      ;
; 3.897 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.982      ;
; 3.897 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.982      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[15]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[16]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[19]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[26]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[27]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[36]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[38]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 3.925 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[42]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.000      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.076 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 4.847      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.078 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 4.824      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.090 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.820      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.092 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 4.821      ;
; 4.102 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[11]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.777      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.108 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.819      ;
; 4.122 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.781      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 36.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.137     ; 8.666      ;
; 40.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 9.714      ;
; 40.639 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 9.577      ;
; 40.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 9.588      ;
; 40.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 9.488      ;
; 40.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 9.263      ;
; 41.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 9.104      ;
; 41.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 8.795      ;
; 41.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 8.619      ;
; 41.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 8.489      ;
; 41.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 8.493      ;
; 41.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 8.465      ;
; 41.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 8.453      ;
; 41.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 8.313      ;
; 41.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 8.279      ;
; 42.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 8.225      ;
; 42.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 8.110      ;
; 42.273 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.940      ;
; 42.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 7.889      ;
; 42.377 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.829      ;
; 42.527 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.693      ;
; 42.667 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 7.530      ;
; 42.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.506      ;
; 42.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.484      ;
; 42.855 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 7.341      ;
; 42.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.356      ;
; 42.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.340      ;
; 42.944 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 7.239      ;
; 42.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.278      ;
; 43.061 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 7.155      ;
; 43.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 6.973      ;
; 43.313 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.882      ;
; 43.345 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.852      ;
; 43.508 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 6.672      ;
; 43.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 6.698      ;
; 43.658 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.571      ;
; 43.674 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.555      ;
; 43.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 6.570      ;
; 43.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.536      ;
; 43.700 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 6.534      ;
; 43.702 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.531      ;
; 43.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.440      ;
; 43.823 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.420      ;
; 43.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.401      ;
; 43.893 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.346      ;
; 43.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 6.337      ;
; 43.912 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 6.333      ;
; 43.937 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.304      ;
; 43.972 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.267      ;
; 43.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.255      ;
; 43.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.230      ;
; 44.019 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 6.248      ;
; 44.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 6.216      ;
; 44.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.084      ;
; 44.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 5.995      ;
; 44.263 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.972      ;
; 44.265 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.998      ;
; 44.277 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.962      ;
; 44.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 5.949      ;
; 44.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.939      ;
; 44.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 5.827      ;
; 44.411 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.838      ;
; 44.450 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.780      ;
; 44.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 5.711      ;
; 44.571 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.656      ;
; 44.587 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.653      ;
; 44.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 5.636      ;
; 44.649 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 5.612      ;
; 44.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.547      ;
; 44.707 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.541      ;
; 44.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 5.406      ;
; 44.965 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.256      ;
; 44.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 5.236      ;
; 45.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 5.176      ;
; 45.057 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 5.166      ;
; 45.152 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.092      ;
; 45.286 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 4.975      ;
; 45.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.841      ;
; 45.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.847      ;
; 45.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.827      ;
; 45.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.746      ;
; 45.483 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.741      ;
; 45.616 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 4.607      ;
; 45.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.463      ;
; 45.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.371      ;
; 45.962 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.267      ;
; 45.974 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.255      ;
; 46.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.138      ;
; 46.206 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.018      ;
; 46.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.698      ;
; 46.552 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.677      ;
; 46.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.556      ;
; 46.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.373      ;
; 46.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.332      ;
; 47.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.831      ;
; 47.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.779      ;
; 47.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.705      ;
; 47.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.680      ;
; 47.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.517      ;
; 48.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.904      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.774 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.851      ;
; 45.166 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.621      ; 6.454      ;
; 45.197 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.637      ; 6.439      ;
; 45.202 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.423      ;
; 45.204 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.637      ; 6.432      ;
; 45.206 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.621      ; 6.414      ;
; 45.207 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.621      ; 6.413      ;
; 45.212 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.613      ; 6.400      ;
; 45.225 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.400      ;
; 45.250 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.621      ; 6.370      ;
; 45.296 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.621      ; 6.324      ;
; 45.324 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.301      ;
; 45.375 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.250      ;
; 45.433 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.626      ; 6.192      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.392 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.583      ;
; 96.429 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.546      ;
; 96.694 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.281      ;
; 96.731 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.244      ;
; 96.802 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 3.217      ;
; 96.836 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.139      ;
; 96.839 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 3.180      ;
; 96.886 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 3.133      ;
; 96.926 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 3.093      ;
; 96.929 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.046      ;
; 97.214 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.805      ;
; 97.235 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.663      ;
; 97.264 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.179     ; 2.607      ;
; 97.304 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.671      ;
; 97.344 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.631      ;
; 97.398 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.577      ;
; 97.414 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.561      ;
; 97.415 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.603      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.424      ;
; 97.433 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.542      ;
; 97.443 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.576      ;
; 97.451 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.524      ;
; 97.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.426      ;
; 97.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.426      ;
; 97.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.426      ;
; 97.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.426      ;
; 97.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.426      ;
; 97.570 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.179     ; 2.301      ;
; 97.581 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.179     ; 2.290      ;
; 97.638 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.337      ;
; 97.641 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.334      ;
; 97.654 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.365      ;
; 97.656 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 2.324      ;
; 97.678 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.297      ;
; 97.692 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.283      ;
; 97.711 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.264      ;
; 97.715 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.260      ;
; 97.732 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.243      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 2.122      ;
; 97.759 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.216      ;
; 97.764 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.211      ;
; 97.774 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.124      ;
; 97.774 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.124      ;
; 97.774 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.124      ;
; 97.774 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.124      ;
; 97.774 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.124      ;
; 97.779 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.240      ;
; 97.805 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.214      ;
; 97.840 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 2.137      ;
; 97.846 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.129      ;
; 97.850 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.169      ;
; 97.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 2.027      ;
; 97.884 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.134      ;
; 97.886 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.089      ;
; 97.899 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 2.119      ;
; 97.940 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.035      ;
; 97.943 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.032      ;
; 97.948 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 1.950      ;
; 97.952 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.023      ;
; 97.956 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 1.942      ;
; 97.973 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.002      ;
; 97.983 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 1.915      ;
; 98.005 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 2.014      ;
; 98.024 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 1.832      ;
; 98.026 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.949      ;
; 98.047 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 1.972      ;
; 98.085 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.933      ;
; 98.092 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 1.927      ;
; 98.116 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 1.903      ;
; 98.148 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 1.750      ;
; 98.155 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.163     ; 1.701      ;
; 98.157 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 1.862      ;
; 98.158 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.822      ;
; 98.165 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.810      ;
; 98.203 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.117     ; 1.730      ;
; 98.203 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.772      ;
; 98.220 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.755      ;
; 98.233 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.785      ;
; 98.268 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.707      ;
; 98.271 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.000      ; 1.748      ;
; 98.273 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.702      ;
; 98.290 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.685      ;
; 98.312 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.179     ; 1.559      ;
; 98.347 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.628      ;
; 98.381 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.121     ; 1.517      ;
; 98.402 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.573      ;
; 98.427 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.548      ;
; 98.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.503      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 249.300 ; temp_counter[1]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.026      ;
; 249.302 ; temp_counter[5]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.024      ;
; 249.307 ; temp_counter[3]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.019      ;
; 249.308 ; temp_counter[4]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.018      ;
; 249.312 ; temp_counter[0]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.014      ;
; 249.312 ; temp_counter[2]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.014      ;
; 249.312 ; temp_counter[7]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.014      ;
; 249.313 ; temp_counter[6]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.296      ; 1.013      ;
; 496.603 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 3.320      ;
; 496.607 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 3.316      ;
; 496.607 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.075     ; 3.317      ;
; 496.610 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 3.316      ;
; 496.611 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.075     ; 3.313      ;
; 496.794 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 3.128      ;
; 496.798 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 3.125      ;
; 496.839 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 3.083      ;
; 496.843 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 3.080      ;
; 497.068 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.858      ;
; 497.075 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 2.852      ;
; 497.102 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.820      ;
; 497.140 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.783      ;
; 497.243 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.683      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.326 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.596      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.593      ;
; 497.413 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.509      ;
; 497.417 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.506      ;
; 497.447 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.478      ;
; 497.455 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.471      ;
; 497.538 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 2.389      ;
; 497.728 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.069     ; 2.202      ;
; 497.735 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.077     ; 2.187      ;
; 497.759 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.239      ; 2.510      ;
; 497.759 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.239      ; 2.510      ;
; 497.761 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.244      ; 2.513      ;
; 497.763 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.240      ; 2.507      ;
; 497.763 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.240      ; 2.507      ;
; 497.765 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.245      ; 2.510      ;
; 497.773 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.076     ; 2.150      ;
; 497.813 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 2.114      ;
; 497.825 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 2.104      ;
; 497.872 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 2.057      ;
; 497.900 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 2.029      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.902 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.074     ; 2.023      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.020      ;
; 497.920 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 2.006      ;
; 497.932 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.997      ;
; 497.996 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.931      ;
; 497.999 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.928      ;
; 498.020 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.909      ;
; 498.070 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.859      ;
; 498.100 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[2]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 1.826      ;
; 498.122 ; temp_counter[2]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.806      ;
; 498.153 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.774      ;
; 498.155 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[0]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.774      ;
; 498.170 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.757      ;
; 498.174 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.753      ;
; 498.178 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.751      ;
; 498.191 ; temp_counter[0]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.737      ;
; 498.196 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.733      ;
; 498.197 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.070     ; 1.732      ;
; 498.202 ; temp_counter[1]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.726      ;
; 498.219 ; temp_counter[0]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.709      ;
; 498.219 ; temp_counter[1]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.709      ;
; 498.230 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 1.696      ;
; 498.238 ; temp_counter[2]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.690      ;
; 498.239 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 1.687      ;
; 498.241 ; temp_counter[4]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.687      ;
; 498.267 ; temp_counter[2]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.661      ;
; 498.281 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.646      ;
; 498.284 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.643      ;
; 498.284 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.643      ;
; 498.285 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.073     ; 1.641      ;
; 498.287 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.072     ; 1.640      ;
; 498.293 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.069     ; 1.637      ;
; 498.307 ; temp_counter[0]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.621      ;
; 498.317 ; temp_counter[3]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.611      ;
; 498.318 ; temp_counter[1]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.610      ;
; 498.334 ; temp_counter[3]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.594      ;
; 498.335 ; temp_counter[0]                                                                                       ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.593      ;
; 498.335 ; temp_counter[1]                                                                                       ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.071     ; 1.593      ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.281 ; adaptive_fir:adaptive_fir_inst|f_5[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.873      ;
; 0.284 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.876      ;
; 0.285 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.897      ;
; 0.287 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.897      ;
; 0.293 ; adaptive_fir:adaptive_fir_inst|f_7[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.887      ;
; 0.295 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.905      ;
; 0.295 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.905      ;
; 0.306 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.919      ;
; 0.308 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.921      ;
; 0.315 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.927      ;
; 0.315 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.927      ;
; 0.318 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.928      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.929      ;
; 0.321 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.933      ;
; 0.322 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.934      ;
; 0.325 ; adaptive_fir:adaptive_fir_inst|f_2[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.934      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_7[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.941      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.942      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.943      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_9[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.944      ;
; 0.335 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.336 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.945      ;
; 0.337 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.946      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.932      ;
; 0.337 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.946      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.947      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.948      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.948      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.341 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.951      ;
; 0.343 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; adaptive_fir:adaptive_fir_inst|f_13[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.957      ;
; 0.343 ; adaptive_fir:adaptive_fir_inst|f_11[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.952      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_4[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.345 ; adaptive_fir:adaptive_fir_inst|f_7[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.940      ;
; 0.345 ; adaptive_fir:adaptive_fir_inst|f_7[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.940      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.944      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_3[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.957      ;
; 0.347 ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.942      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.949      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.954      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.957      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.952      ;
; 0.348 ; adaptive_fir:adaptive_fir_inst|f_13[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.961      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.958      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.951      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.950      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.953      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.959      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.947      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.947      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_1[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.946      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_8[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.947      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_5[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.945      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.955      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; adaptive_fir:adaptive_fir_inst|f_12[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.948      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[0]                                                    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[0]                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[1]                                                    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[1]                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[2]                                                    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[2]                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[3]                                                    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[3]                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[4]                                                    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|low_addressa[4]                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.949      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.957      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.366 ; temp_counter[0]                                                                                            ; temp_counter[0]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.608      ;
; 0.377 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 0.966      ;
; 0.378 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.622      ;
; 0.382 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 0.971      ;
; 0.411 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.655      ;
; 0.412 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.656      ;
; 0.413 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 1.002      ;
; 0.531 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.775      ;
; 0.548 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.792      ;
; 0.569 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.813      ;
; 0.575 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.819      ;
; 0.578 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.822      ;
; 0.579 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.823      ;
; 0.589 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[6]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.834      ;
; 0.595 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.839      ;
; 0.598 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.391      ; 1.190      ;
; 0.601 ; temp_counter[6]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; temp_counter[4]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.843      ;
; 0.603 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; temp_counter[2]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; temp_counter[7]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; temp_counter[5]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; temp_counter[3]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.852      ;
; 0.620 ; temp_counter[1]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.862      ;
; 0.624 ; temp_counter[0]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.866      ;
; 0.627 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.871      ;
; 0.628 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.872      ;
; 0.647 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.391      ; 1.239      ;
; 0.653 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.391      ; 1.245      ;
; 0.660 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.904      ;
; 0.681 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.925      ;
; 0.795 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.039      ;
; 0.809 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.056      ;
; 0.811 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.058      ;
; 0.846 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.090      ;
; 0.867 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 1.456      ;
; 0.887 ; temp_counter[6]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; temp_counter[4]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.129      ;
; 0.890 ; temp_counter[2]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.132      ;
; 0.892 ; temp_counter[0]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; temp_counter[1]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; temp_counter[5]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; temp_counter[3]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.136      ;
; 0.903 ; temp_counter[0]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; temp_counter[1]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; temp_counter[5]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; temp_counter[3]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.147      ;
; 0.912 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[7]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.156      ;
; 0.949 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.193      ;
; 0.967 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 1.208      ;
; 0.970 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 1.216      ;
; 0.970 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.215      ;
; 0.974 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.219      ;
; 0.977 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.224      ;
; 0.986 ; temp_counter[4]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.233      ;
; 0.989 ; temp_counter[2]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.231      ;
; 0.992 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.237      ;
; 0.992 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 1.238      ;
; 0.994 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[5]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.238      ;
; 0.997 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[4]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; temp_counter[4]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.239      ;
; 1.000 ; temp_counter[2]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.242      ;
; 1.002 ; temp_counter[0]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.244      ;
; 1.003 ; temp_counter[1]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.245      ;
; 1.004 ; temp_counter[3]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.246      ;
; 1.005 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.250      ;
; 1.007 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 1.253      ;
; 1.011 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[3]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.258      ;
; 1.013 ; temp_counter[0]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.255      ;
; 1.014 ; temp_counter[1]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.256      ;
; 1.015 ; temp_counter[3]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.257      ;
; 1.016 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 1.605      ;
; 1.027 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.271      ;
; 1.038 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 1.284      ;
; 1.069 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.313      ;
; 1.070 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.317      ;
; 1.088 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.333      ;
; 1.092 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 1.337      ;
; 1.099 ; temp_counter[2]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.341      ;
; 1.103 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.347      ;
; 1.110 ; temp_counter[2]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.352      ;
; 1.112 ; temp_counter[0]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.354      ;
; 1.113 ; temp_counter[1]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.355      ;
; 1.120 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.364      ;
; 1.123 ; temp_counter[0]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.365      ;
; 1.124 ; temp_counter[1]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 1.366      ;
; 1.137 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 1.384      ;
; 1.144 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.388      ; 1.733      ;
; 1.172 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.416      ;
; 1.173 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.387      ; 1.761      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                    ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.628      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.392 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                               ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                       ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[297]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[258]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[270]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[269]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.412 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.625      ;
; 0.429 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.642      ;
; 0.432 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.645      ;
; 0.601 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.816      ;
; 0.602 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.817      ;
; 0.612 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.825      ;
; 0.644 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.859      ;
; 0.648 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.863      ;
; 0.698 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.913      ;
; 0.714 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.929      ;
; 0.754 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 0.954      ;
; 0.775 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.990      ;
; 0.786 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 0.986      ;
; 0.787 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 0.987      ;
; 0.809 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 1.009      ;
; 0.811 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.983      ;
; 0.819 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 1.019      ;
; 0.842 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.014      ;
; 0.887 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.102      ;
; 0.917 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.251      ;
; 0.983 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.198      ;
; 0.992 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.164      ;
; 1.044 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.259      ;
; 1.051 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.223      ;
; 1.063 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.278      ;
; 1.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.249      ;
; 1.079 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.413      ;
; 1.080 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.295      ;
; 1.095 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.310      ;
; 1.099 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.314      ;
; 1.168 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.383      ;
; 1.195 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.410      ;
; 1.207 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.378      ;
; 1.222 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.556      ;
; 1.229 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.444      ;
; 1.239 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 1.439      ;
; 1.311 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.526      ;
; 1.316 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.608      ;
; 1.336 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.551      ;
; 1.346 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.561      ;
; 1.374 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.666      ;
; 1.378 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.549      ;
; 1.391 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.058      ; 1.650      ;
; 1.394 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.566      ;
; 1.411 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.703      ;
; 1.448 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.663      ;
; 1.460 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.794      ;
; 1.466 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 1.676      ;
; 1.474 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.689      ;
; 1.487 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.821      ;
; 1.489 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.781      ;
; 1.516 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.687      ;
; 1.526 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.741      ;
; 1.528 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.700      ;
; 1.545 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.716      ;
; 1.574 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.866      ;
; 1.590 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.882      ;
; 1.608 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.779      ;
; 1.608 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.823      ;
; 1.629 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.844      ;
; 1.630 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 1.801      ;
; 1.636 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 1.970      ;
; 1.660 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.873      ;
; 1.700 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.915      ;
; 1.701 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 1.993      ;
; 1.710 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.002      ;
; 1.716 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.931      ;
; 1.769 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.984      ;
; 1.786 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.078      ;
; 1.795 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.010      ;
; 1.833 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.125      ;
; 1.860 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.075      ;
; 1.866 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.081      ;
; 1.887 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 2.097      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.888 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 2.060      ;
; 1.891 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 2.062      ;
; 1.891 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 2.062      ;
; 1.891 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 2.062      ;
; 1.891 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 2.062      ;
; 1.891 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.000      ; 2.062      ;
; 1.904 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 2.104      ;
; 1.906 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.121      ;
; 1.911 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.126      ;
; 1.918 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.133      ;
; 1.918 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.163      ; 2.252      ;
; 1.924 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.139      ;
; 1.944 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.159      ;
; 1.964 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 2.179      ;
; 1.972 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.001     ; 2.172      ;
; 2.006 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.298      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.091 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.927      ;
; 1.101 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.937      ;
; 1.147 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; GPIO[35]               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.983      ;
; 2.178 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                  ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.272      ;
; 2.187 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                  ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.262      ;
; 2.199 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                  ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.293      ;
; 2.207 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                   ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.117      ; 3.334      ;
; 2.217 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                  ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.292      ;
; 2.221 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                  ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.315      ;
; 2.224 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                  ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.318      ;
; 2.239 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                  ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.333      ;
; 2.242 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                  ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.336      ;
; 2.256 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                  ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.350      ;
; 2.256 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                   ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 3.361      ;
; 2.257 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                  ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.351      ;
; 2.258 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                  ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.352      ;
; 2.261 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                   ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 3.366      ;
; 2.263 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                  ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.357      ;
; 2.268 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                  ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.362      ;
; 2.288 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                  ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.382      ;
; 2.294 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                  ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.388      ;
; 2.294 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                  ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.130      ; 3.434      ;
; 2.301 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                  ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.395      ;
; 2.305 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                  ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.380      ;
; 2.317 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                  ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.411      ;
; 2.319 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                   ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.092      ; 3.421      ;
; 2.496 ; o_sine_p[0]                                                 ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.590      ;
; 2.513 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                  ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.099      ; 3.622      ;
; 2.591 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                  ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.666      ;
; 2.595 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                  ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.670      ;
; 2.611 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                  ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.686      ;
; 2.628 ; o_sine_p[13]                                                ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 3.761      ;
; 2.655 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                  ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.730      ;
; 2.701 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                  ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.776      ;
; 2.704 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                   ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.177      ; 3.891      ;
; 2.846 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                  ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.921      ;
; 2.858 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                  ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.933      ;
; 2.873 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                  ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 3.948      ;
; 2.890 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                   ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 3.995      ;
; 3.037 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 4.142      ;
; 3.093 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 4.168      ;
; 3.123 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.256      ;
; 3.133 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.266      ;
; 3.148 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.281      ;
; 3.195 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 4.270      ;
; 3.208 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 4.313      ;
; 3.238 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 4.343      ;
; 3.298 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.103      ; 4.411      ;
; 3.300 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.433      ;
; 3.310 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.443      ;
; 3.347 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.480      ;
; 3.388 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.472      ;
; 3.389 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.522      ;
; 3.399 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.532      ;
; 3.414 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.498      ;
; 3.436 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.065      ; 4.511      ;
; 3.450 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.534      ;
; 3.468 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.553      ;
; 3.509 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.642      ;
; 3.532 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.616      ;
; 3.546 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.631      ;
; 3.546 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.679      ;
; 3.551 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.635      ;
; 3.579 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.650      ;
; 3.588 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.672      ;
; 3.594 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.678      ;
; 3.603 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.674      ;
; 3.612 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.103      ; 4.725      ;
; 3.647 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.731      ;
; 3.659 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 5.689      ;
; 3.673 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.757      ;
; 3.686 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.770      ;
; 3.712 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.783      ;
; 3.740 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.824      ;
; 3.747 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.832      ;
; 3.754 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.839      ;
; 3.778 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.911      ;
; 3.782 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.866      ;
; 3.798 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.123      ; 4.931      ;
; 3.799 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.884      ;
; 3.817 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.888      ;
; 3.828 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.912      ;
; 3.828 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.913      ;
; 3.831 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.915      ;
; 3.843 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.928      ;
; 3.843 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.928      ;
; 3.853 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.937      ;
; 3.853 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.062      ; 4.925      ;
; 3.863 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.934      ;
; 3.868 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.952      ;
; 3.870 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.062      ; 4.942      ;
; 3.871 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.942      ;
; 3.872 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.957      ;
; 3.873 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.957      ;
; 3.884 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.968      ;
; 3.887 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.972      ;
; 3.893 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.978      ;
; 3.894 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.061      ; 4.965      ;
; 3.898 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.074      ; 4.982      ;
; 3.901 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.075      ; 4.986      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.804 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 5.699      ;
; 1.840 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 5.735      ;
; 1.877 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.718      ; 5.766      ;
; 1.953 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.718      ; 5.842      ;
; 1.999 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 5.894      ;
; 2.001 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.718      ; 5.890      ;
; 2.030 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.734      ; 5.935      ;
; 2.040 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.718      ; 5.929      ;
; 2.044 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 5.939      ;
; 2.054 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.734      ; 5.959      ;
; 2.055 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 5.950      ;
; 2.072 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.718      ; 5.961      ;
; 2.087 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.710      ; 5.968      ;
; 2.561 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.724      ; 6.456      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.752 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 1.752 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 1.752 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 1.752 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 1.752 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 1.752 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 7.120      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 4.560      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.566      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.008 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.545      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.128 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.781      ;
; 4.226 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.688      ;
; 4.226 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[3]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.688      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_9 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_8 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_7 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_6 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_5 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_4 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.238 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.016      ; 4.579      ;
; 4.254 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.642      ;
; 4.254 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.642      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.270 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 4.290      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_19 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_18 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_17 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_16 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_15 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_14 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_13 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_12 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_11 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_10 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.271 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.272      ;
; 4.278 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 4.594      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
; 4.282 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 4.276      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.180 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.637      ; 7.446      ;
; 4.180 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.637      ; 7.446      ;
; 4.188 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.621      ; 7.422      ;
; 4.188 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.621      ; 7.422      ;
; 4.188 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.621      ; 7.422      ;
; 4.188 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.621      ; 7.422      ;
; 4.188 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.621      ; 7.422      ;
; 4.213 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.613      ; 7.389      ;
; 4.495 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
; 4.495 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
; 4.495 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
; 4.495 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
; 4.495 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
; 4.495 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.626      ; 7.120      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.725      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.738      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[969]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1048] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.724      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1047] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.724      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1046] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.724      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1045] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.724      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1044] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 5.724      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1043] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[968]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[967]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[966]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[961]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[960]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.721      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[955]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[954]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[953]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[950]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.718      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.735      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.735      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.735      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.734      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.735      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.735      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.734      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[821]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.719      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[820]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.719      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[819]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.719      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[818]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[815]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[814]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[812]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[811]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[810]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[809]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[808]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[807]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[806]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.715      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[791]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[790]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[789]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[788]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[787]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.729      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[782]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[781]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[780]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.728      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[779]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[778]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[777]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.727      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[776]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.736      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[773]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[772]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[771]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[770]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[769]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 5.723      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[768]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 5.723      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[767]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 5.723      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[763]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[762]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[761]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.720      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[743]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[742]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[741]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[740]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[739]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[738]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[737]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[728]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.725      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[727]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.725      ;
; 94.232 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[726]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 5.726      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.941 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.836      ;
; 0.987 ; KEY[3]    ; o_sine_p[0]                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.516      ;
; 1.281 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.800      ;
; 1.326 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.753      ; 3.260      ;
; 1.326 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.753      ; 3.260      ;
; 1.327 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 3.253      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.338 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.836      ;
; 1.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.287      ;
; 1.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.287      ;
; 1.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.287      ;
; 1.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.287      ;
; 1.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 3.287      ;
; 1.366 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.314      ;
; 1.366 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.314      ;
; 1.366 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 3.314      ;
; 1.378 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.912      ;
; 1.378 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.912      ;
; 1.378 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.912      ;
; 1.378 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.912      ;
; 1.378 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.912      ;
; 1.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.902      ;
; 1.399 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.942      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[12]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.405 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.925      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.963      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.963      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.963      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.963      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.946      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.946      ;
; 1.427 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.946      ;
; 1.436 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.942      ;
; 1.436 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.942      ;
; 1.436 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.942      ;
; 1.436 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.942      ;
; 1.436 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.942      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 2.972      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.955      ;
; 1.437 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 2.951      ;
; 1.440 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.956      ;
; 1.440 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.956      ;
; 1.440 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.956      ;
; 1.440 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.956      ;
; 1.440 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.956      ;
; 1.443 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.963      ;
; 1.443 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.963      ;
; 1.443 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 2.963      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.448 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.981      ;
; 1.454 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.988      ;
; 1.454 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.988      ;
; 1.457 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 2.980      ;
; 1.457 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 2.980      ;
; 1.457 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 2.980      ;
; 1.457 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 2.980      ;
; 1.476 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.014      ;
; 1.476 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.014      ;
; 1.476 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.014      ;
; 1.480 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 3.010      ;
; 1.480 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 3.010      ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.398      ;
; 1.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.595      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.834      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.828      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.968      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.968      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.968      ;
; 1.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.207      ;
; 1.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.187      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.268      ;
; 2.070 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.311      ;
; 2.070 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.311      ;
; 2.070 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.311      ;
; 2.070 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.311      ;
; 2.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.326      ;
; 2.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.399      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.533      ;
; 2.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.559      ;
; 2.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.559      ;
; 2.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.559      ;
; 2.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.824      ;
; 2.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.824      ;
; 2.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.824      ;
; 2.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.836      ;
; 2.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.856      ;
; 2.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.127      ;
; 2.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.127      ;
; 2.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.196      ;
; 2.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.196      ;
; 2.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.196      ;
; 3.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.310      ;
; 3.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.310      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.440      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 3.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.612      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.030 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.287      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.277      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
; 4.031 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.270      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.870 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 2.870 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 2.870 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 2.870 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 2.870 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 2.870 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.724      ; 6.795      ;
; 3.149 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.710      ; 7.060      ;
; 3.182 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.718      ; 7.101      ;
; 3.182 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.718      ; 7.101      ;
; 3.182 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.718      ; 7.101      ;
; 3.182 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.718      ; 7.101      ;
; 3.182 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.718      ; 7.101      ;
; 3.184 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.734      ; 7.119      ;
; 3.184 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.734      ; 7.119      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 48.297 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 3.477   ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.473   ; 0.000         ;
; altera_reserved_tck                                         ; 41.295  ; 0.000         ;
; ADA_DCO                                                     ; 46.034  ; 0.000         ;
; GPIO[8]                                                     ; 98.095  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.550 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.091 ; 0.000         ;
; CLOCK_50                                                    ; 0.157 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.157 ; 0.000         ;
; altera_reserved_tck                                         ; 0.174 ; 0.000         ;
; GPIO[8]                                                     ; 0.201 ; 0.000         ;
; ADA_DCO                                                     ; 0.506 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.084  ; 0.000         ;
; ADA_DCO                                                     ; 5.639  ; 0.000         ;
; altera_reserved_tck                                         ; 96.543 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.150 ; 0.000         ;
; altera_reserved_tck                                         ; 0.588 ; 0.000         ;
; ADA_DCO                                                     ; 0.911 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.400   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; ADA_DCO                                                     ; 24.442  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.749  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 46.000  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 46.000  ; 0.000         ;
; GPIO[8]                                                     ; 49.198  ; 0.000         ;
; altera_reserved_tck                                         ; 49.283  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.755 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.477 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.884      ;
; 3.487 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.874      ;
; 3.982 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 3.988      ;
; 4.307 ; adaptive_fir:adaptive_fir_inst|y_out[24]                    ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 4.650      ;
; 4.336 ; adaptive_fir:adaptive_fir_inst|e_out[2]                     ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 4.622      ;
; 4.439 ; adaptive_fir:adaptive_fir_inst|y_out[36]                    ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 4.509      ;
; 4.440 ; adaptive_fir:adaptive_fir_inst|y_out[34]                    ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 4.508      ;
; 4.456 ; adaptive_fir:adaptive_fir_inst|e_out[28]                    ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 4.493      ;
; 5.163 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                  ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.026     ; 3.801      ;
; 5.217 ; adaptive_fir:adaptive_fir_inst|e_out[12]                    ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.740      ;
; 5.338 ; adaptive_fir:adaptive_fir_inst|e_out[11]                    ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.619      ;
; 5.338 ; adaptive_fir:adaptive_fir_inst|e_out[4]                     ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.620      ;
; 5.433 ; adaptive_fir:adaptive_fir_inst|e_out[32]                    ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.516      ;
; 5.441 ; adaptive_fir:adaptive_fir_inst|e_out[31]                    ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.508      ;
; 5.456 ; adaptive_fir:adaptive_fir_inst|e_out[26]                    ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.493      ;
; 5.462 ; adaptive_fir:adaptive_fir_inst|e_out[16]                    ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.495      ;
; 5.479 ; adaptive_fir:adaptive_fir_inst|e_out[21]                    ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.478      ;
; 5.494 ; adaptive_fir:adaptive_fir_inst|y_out[39]                    ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.454      ;
; 5.500 ; adaptive_fir:adaptive_fir_inst|e_out[1]                     ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.458      ;
; 5.522 ; adaptive_fir:adaptive_fir_inst|y_out[26]                    ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.435      ;
; 5.526 ; adaptive_fir:adaptive_fir_inst|e_out[23]                    ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.431      ;
; 5.534 ; adaptive_fir:adaptive_fir_inst|e_out[19]                    ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.423      ;
; 5.551 ; adaptive_fir:adaptive_fir_inst|y_out[41]                    ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.397      ;
; 5.555 ; adaptive_fir:adaptive_fir_inst|y_out[27]                    ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.402      ;
; 5.563 ; adaptive_fir:adaptive_fir_inst|e_out[30]                    ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.386      ;
; 5.568 ; adaptive_fir:adaptive_fir_inst|e_out[25]                    ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.381      ;
; 5.582 ; adaptive_fir:adaptive_fir_inst|y_out[31]                    ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.366      ;
; 5.593 ; adaptive_fir:adaptive_fir_inst|e_out[27]                    ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.356      ;
; 5.603 ; adaptive_fir:adaptive_fir_inst|y_out[19]                    ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.354      ;
; 5.609 ; adaptive_fir:adaptive_fir_inst|y_out[22]                    ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.348      ;
; 5.610 ; adaptive_fir:adaptive_fir_inst|y_out[28]                    ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.347      ;
; 5.617 ; adaptive_fir:adaptive_fir_inst|y_out[9]                     ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.340      ;
; 5.618 ; adaptive_fir:adaptive_fir_inst|y_out[42]                    ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.330      ;
; 5.628 ; adaptive_fir:adaptive_fir_inst|y_out[4]                     ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.329      ;
; 5.631 ; adaptive_fir:adaptive_fir_inst|y_out[38]                    ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.317      ;
; 5.634 ; adaptive_fir:adaptive_fir_inst|e_out[8]                     ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.323      ;
; 5.641 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.316      ;
; 5.641 ; adaptive_fir:adaptive_fir_inst|e_out[9]                     ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.316      ;
; 5.651 ; adaptive_fir:adaptive_fir_inst|y_out[14]                    ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.306      ;
; 5.658 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.300      ;
; 5.661 ; adaptive_fir:adaptive_fir_inst|y_out[6]                     ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.296      ;
; 5.666 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.282      ;
; 5.667 ; adaptive_fir:adaptive_fir_inst|e_out[14]                    ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.290      ;
; 5.670 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.287      ;
; 5.670 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.287      ;
; 5.677 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.281      ;
; 5.679 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.269      ;
; 5.680 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.277      ;
; 5.681 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.276      ;
; 5.682 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.266      ;
; 5.687 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.270      ;
; 5.687 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.262      ;
; 5.687 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.270      ;
; 5.698 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.041     ; 3.251      ;
; 5.718 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.239      ;
; 5.720 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.237      ;
; 5.721 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.236      ;
; 5.724 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.233      ;
; 5.726 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.222      ;
; 5.732 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.225      ;
; 5.747 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.210      ;
; 5.749 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.208      ;
; 5.760 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.197      ;
; 5.775 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.182      ;
; 5.780 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.168      ;
; 5.791 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 3.211      ;
; 5.792 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.166      ;
; 5.799 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.158      ;
; 5.811 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 3.191      ;
; 5.827 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.130      ;
; 5.839 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.118      ;
; 5.859 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.089      ;
; 5.875 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.082      ;
; 5.879 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.078      ;
; 5.885 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.042     ; 3.063      ;
; 5.895 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 3.063      ;
; 5.900 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.057      ;
; 5.903 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.010     ; 3.077      ;
; 5.923 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 3.034      ;
; 5.955 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.039     ; 2.996      ;
; 5.958 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 3.044      ;
; 5.965 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 2.992      ;
; 5.970 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.032     ; 2.988      ;
; 5.988 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 3.014      ;
; 5.993 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 2.964      ;
; 6.023 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.033     ; 2.934      ;
; 6.055 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.010     ; 2.925      ;
; 6.062 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.940      ;
; 6.072 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.930      ;
; 6.098 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.904      ;
; 6.125 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.018     ; 2.847      ;
; 6.127 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.875      ;
; 6.132 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.039     ; 2.819      ;
; 6.137 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.865      ;
; 6.142 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.018     ; 2.830      ;
; 6.185 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.039     ; 2.766      ;
; 6.227 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.775      ;
; 6.231 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.771      ;
; 6.241 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.012      ; 2.761      ;
; 6.256 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.018     ; 2.716      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[15]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[16]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[19]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[26]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[27]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[36]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[38]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.473 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[42]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.291      ;
; 5.589 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[11]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.274     ; 3.134      ;
; 5.610 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[9]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.324     ; 3.063      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.652 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.249     ; 3.096      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.693 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.062      ;
; 5.705 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.282     ; 3.010      ;
; 5.705 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.282     ; 3.010      ;
; 5.705 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.282     ; 3.010      ;
; 5.705 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.282     ; 3.010      ;
; 5.705 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.282     ; 3.010      ;
; 5.746 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[5]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.265     ; 2.986      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[1]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[2]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[3]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[4]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[6]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.777 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[7]                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.979      ;
; 5.820 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 2.921      ;
; 5.820 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 2.921      ;
; 5.820 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 2.921      ;
; 5.820 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 2.921      ;
; 5.820 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 2.921      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 2.910      ;
; 5.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|emu_out[10]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 2.926      ;
; 5.834 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3]                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.894      ;
; 5.834 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0]                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.894      ;
; 5.834 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1]                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.894      ;
; 5.834 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.894      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.839 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 2.918      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 2.901      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 2.902      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 2.901      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 2.901      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 2.901      ;
; 5.844 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 2.901      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.648     ; 5.037      ;
; 44.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 5.565      ;
; 44.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 5.524      ;
; 44.946 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.463      ;
; 44.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 5.421      ;
; 45.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 5.284      ;
; 45.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 5.136      ;
; 45.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 5.005      ;
; 45.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 4.895      ;
; 45.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 4.850      ;
; 45.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.817      ;
; 45.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.751      ;
; 45.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 4.722      ;
; 45.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 4.659      ;
; 45.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 4.648      ;
; 45.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.635      ;
; 45.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 4.575      ;
; 45.936 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.476      ;
; 45.952 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 4.452      ;
; 46.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 4.422      ;
; 46.025 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 4.389      ;
; 46.164 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 4.229      ;
; 46.261 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 4.134      ;
; 46.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.139      ;
; 46.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 4.121      ;
; 46.306 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 4.076      ;
; 46.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.116      ;
; 46.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.101      ;
; 46.332 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 4.074      ;
; 46.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.026      ;
; 46.521 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 3.875      ;
; 46.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 3.888      ;
; 46.538 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 3.857      ;
; 46.559 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 3.815      ;
; 46.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.782      ;
; 46.703 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.721      ;
; 46.735 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 3.684      ;
; 46.767 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.647      ;
; 46.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.637      ;
; 46.791 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 3.628      ;
; 46.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.596      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.595      ;
; 46.853 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.577      ;
; 46.873 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.560      ;
; 46.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.541      ;
; 46.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 3.527      ;
; 46.894 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.532      ;
; 46.908 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.526      ;
; 46.922 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.505      ;
; 46.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.478      ;
; 46.959 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.469      ; 3.497      ;
; 47.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.408      ;
; 47.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.423      ;
; 47.092 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.331      ;
; 47.102 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 3.350      ;
; 47.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.321      ;
; 47.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.307      ;
; 47.122 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.306      ;
; 47.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.293      ;
; 47.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.268      ;
; 47.198 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.238      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.219      ;
; 47.224 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.191      ;
; 47.239 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.176      ;
; 47.251 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.199      ;
; 47.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.114      ;
; 47.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.138      ;
; 47.325 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.104      ;
; 47.361 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.076      ;
; 47.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.062      ;
; 47.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.003      ;
; 47.478 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.932      ;
; 47.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.941      ;
; 47.522 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.891      ;
; 47.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.850      ;
; 47.627 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.806      ;
; 47.690 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.760      ;
; 47.760 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.653      ;
; 47.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.646      ;
; 47.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.633      ;
; 47.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.646      ;
; 47.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.614      ;
; 47.826 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.587      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.487      ;
; 48.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.414      ;
; 48.077 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.341      ;
; 48.100 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.318      ;
; 48.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.305      ;
; 48.159 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.254      ;
; 48.409 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.009      ;
; 48.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.953      ;
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.888      ;
; 48.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.799      ;
; 48.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.778      ;
; 48.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.525      ;
; 48.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.496      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.466      ;
; 48.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.450      ;
; 49.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.405      ;
; 49.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.006      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.034 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.470      ;
; 46.249 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.508      ; 4.246      ;
; 46.255 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.523      ; 4.255      ;
; 46.256 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.508      ; 4.239      ;
; 46.260 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.244      ;
; 46.266 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.508      ; 4.229      ;
; 46.273 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.523      ; 4.237      ;
; 46.286 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.218      ;
; 46.290 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.501      ; 4.198      ;
; 46.322 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.508      ; 4.173      ;
; 46.324 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.508      ; 4.171      ;
; 46.361 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.143      ;
; 46.390 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.114      ;
; 46.399 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.105      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.095 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.887      ;
; 98.114 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.868      ;
; 98.271 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.711      ;
; 98.290 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.692      ;
; 98.325 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.681      ;
; 98.344 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.662      ;
; 98.344 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.662      ;
; 98.354 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.628      ;
; 98.361 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.645      ;
; 98.408 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.574      ;
; 98.486 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.459      ;
; 98.532 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.474      ;
; 98.554 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 1.412      ;
; 98.603 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.379      ;
; 98.614 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.368      ;
; 98.616 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.366      ;
; 98.616 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 1.387      ;
; 98.631 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.351      ;
; 98.643 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.339      ;
; 98.647 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.359      ;
; 98.660 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.322      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.676 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.249      ;
; 98.693 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 1.273      ;
; 98.695 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.250      ;
; 98.695 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.250      ;
; 98.695 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.250      ;
; 98.695 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.250      ;
; 98.695 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.250      ;
; 98.730 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 1.236      ;
; 98.734 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.248      ;
; 98.745 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 1.240      ;
; 98.759 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.223      ;
; 98.763 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.243      ;
; 98.766 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.216      ;
; 98.772 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.210      ;
; 98.792 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.190      ;
; 98.792 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.190      ;
; 98.801 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.181      ;
; 98.809 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.173      ;
; 98.824 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.158      ;
; 98.828 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.178      ;
; 98.830 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.154      ;
; 98.836 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.170      ;
; 98.846 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.160      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 1.073      ;
; 98.862 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 1.141      ;
; 98.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.074      ;
; 98.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.074      ;
; 98.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.074      ;
; 98.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.074      ;
; 98.871 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.074      ;
; 98.878 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 1.125      ;
; 98.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.089      ;
; 98.901 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.044      ;
; 98.910 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.072      ;
; 98.910 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.072      ;
; 98.910 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.072      ;
; 98.911 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.095      ;
; 98.928 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.017      ;
; 98.928 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.054      ;
; 98.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.048      ;
; 98.935 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 1.010      ;
; 98.935 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 0.990      ;
; 98.942 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.040      ;
; 98.949 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 0.996      ;
; 98.954 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.052      ;
; 98.964 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.042      ;
; 98.965 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 1.038      ;
; 99.006 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 1.000      ;
; 99.015 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 0.970      ;
; 99.016 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 0.929      ;
; 99.026 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 0.980      ;
; 99.037 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.945      ;
; 99.039 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.082     ; 0.886      ;
; 99.055 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.927      ;
; 99.058 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 0.945      ;
; 99.064 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.001     ; 0.942      ;
; 99.071 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.911      ;
; 99.077 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 0.920      ;
; 99.090 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.892      ;
; 99.100 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.882      ;
; 99.106 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.876      ;
; 99.116 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 0.850      ;
; 99.132 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.850      ;
; 99.152 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.830      ;
; 99.163 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 0.782      ;
; 99.166 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.816      ;
; 99.186 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 0.796      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 249.550 ; temp_counter[1]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.581      ;
; 249.553 ; temp_counter[5]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.578      ;
; 249.556 ; temp_counter[3]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.575      ;
; 249.556 ; temp_counter[4]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.575      ;
; 249.560 ; temp_counter[2]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.571      ;
; 249.560 ; temp_counter[6]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.571      ;
; 249.560 ; temp_counter[7]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.571      ;
; 249.561 ; temp_counter[0]                                                                                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 250.000      ; 0.122      ; 0.570      ;
; 498.156 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.785      ;
; 498.160 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.781      ;
; 498.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.764      ;
; 498.186 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.756      ;
; 498.190 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.752      ;
; 498.251 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.690      ;
; 498.277 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.664      ;
; 498.281 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.661      ;
; 498.307 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.635      ;
; 498.370 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.575      ;
; 498.403 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.543      ;
; 498.451 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.490      ;
; 498.476 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.466      ;
; 498.495 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5    ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.450      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.530 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.411      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.560 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.382      ;
; 498.564 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.044     ; 1.379      ;
; 498.579 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.362      ;
; 498.600 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.043     ; 1.344      ;
; 498.609 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.333      ;
; 498.646 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.299      ;
; 498.766 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.038     ; 1.183      ;
; 498.788 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.046     ; 1.153      ;
; 498.790 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.132      ; 1.351      ;
; 498.790 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.132      ; 1.351      ;
; 498.791 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.135      ; 1.353      ;
; 498.798 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.147      ;
; 498.810 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 1.132      ;
; 498.810 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 1.137      ;
; 498.820 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.133      ; 1.322      ;
; 498.820 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.133      ; 1.322      ;
; 498.821 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; 0.136      ; 1.324      ;
; 498.834 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 1.113      ;
; 498.845 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.044     ; 1.098      ;
; 498.846 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.038     ; 1.103      ;
; 498.852 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 1.095      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.863 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 1.082      ;
; 498.890 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 1.057      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.893 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.041     ; 1.053      ;
; 498.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[2]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.043     ; 1.010      ;
; 498.959 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.986      ;
; 498.963 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.982      ;
; 498.970 ; temp_counter[2]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.972      ;
; 498.978 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 0.969      ;
; 498.982 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.963      ;
; 498.996 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.949      ;
; 499.000 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.945      ;
; 499.002 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 0.945      ;
; 499.007 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                             ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[0]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.039     ; 0.941      ;
; 499.009 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.040     ; 0.938      ;
; 499.010 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.038     ; 0.939      ;
; 499.015 ; temp_counter[0]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.927      ;
; 499.019 ; temp_counter[1]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.923      ;
; 499.034 ; temp_counter[2]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.908      ;
; 499.038 ; temp_counter[2]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.904      ;
; 499.041 ; temp_counter[4]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.901      ;
; 499.046 ; temp_counter[0]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.896      ;
; 499.048 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.897      ;
; 499.049 ; temp_counter[1]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.893      ;
; 499.054 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.891      ;
; 499.069 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.038     ; 0.880      ;
; 499.080 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.865      ;
; 499.083 ; temp_counter[0]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.859      ;
; 499.086 ; temp_counter[3]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.856      ;
; 499.087 ; temp_counter[1]                                                                                       ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.855      ;
; 499.091 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.854      ;
; 499.095 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.850      ;
; 499.102 ; temp_counter[2]                                                                                       ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.840      ;
; 499.105 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.042     ; 0.840      ;
; 499.105 ; temp_counter[4]                                                                                       ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.837      ;
; 499.106 ; temp_counter[2]                                                                                       ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.836      ;
; 499.109 ; temp_counter[6]                                                                                       ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 500.000      ; -0.045     ; 0.833      ;
+---------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.091 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.439      ;
; 0.094 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.439      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.095 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.214      ;
; 0.098 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.443      ;
; 0.098 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.443      ;
; 0.103 ; adaptive_fir:adaptive_fir_inst|f_5[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.427      ;
; 0.105 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.429      ;
; 0.105 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.452      ;
; 0.106 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.454      ;
; 0.106 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.454      ;
; 0.107 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                                          ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_address_reg0                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.454      ;
; 0.109 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.457      ;
; 0.110 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.458      ;
; 0.110 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.455      ;
; 0.110 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.455      ;
; 0.110 ; adaptive_fir:adaptive_fir_inst|f_7[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.436      ;
; 0.121 ; adaptive_fir:adaptive_fir_inst|f_2[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.462      ;
; 0.122 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.226      ;
; 0.122 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.226      ;
; 0.122 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.226      ;
; 0.122 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.226      ;
; 0.122 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.226      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.243      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.242      ;
; 0.125 ; adaptive_fir:adaptive_fir_inst|f_7[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.466      ;
; 0.125 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.467      ;
; 0.126 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.468      ;
; 0.127 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.469      ;
; 0.127 ; adaptive_fir:adaptive_fir_inst|f_9[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; adaptive_fir:adaptive_fir_inst|f_13[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.469      ;
; 0.129 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.467      ;
; 0.132 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.468      ;
; 0.133 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.473      ;
; 0.133 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; adaptive_fir:adaptive_fir_inst|f_11[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; KEY[3]                                                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[1]                                                                                                                                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 1.224      ;
; 0.134 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.476      ;
; 0.135 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; adaptive_fir:adaptive_fir_inst|f_13[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.480      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.497      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.137 ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.479      ;
; 0.137 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.476      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_10[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_4[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.475      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_7[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_7[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.481      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_7[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.481      ;
; 0.141 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.157 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.691      ;
; 0.167 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.701      ;
; 0.257 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; GPIO[35]               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.791      ;
; 0.850 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                   ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.265      ; 2.125      ;
; 0.862 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                  ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.105      ;
; 0.863 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                  ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.106      ;
; 0.864 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                  ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.095      ;
; 0.866 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                  ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.109      ;
; 0.880 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                  ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.111      ;
; 0.881 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                  ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.124      ;
; 0.885 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                  ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.128      ;
; 0.887 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                  ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.130      ;
; 0.894 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                  ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.137      ;
; 0.896 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                   ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.147      ;
; 0.898 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                   ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.149      ;
; 0.900 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                  ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.143      ;
; 0.905 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                  ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.148      ;
; 0.906 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                  ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.149      ;
; 0.909 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                  ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.152      ;
; 0.909 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                  ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.152      ;
; 0.910 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                  ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.153      ;
; 0.915 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                  ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.274      ; 2.199      ;
; 0.916 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                   ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.164      ;
; 0.916 ; o_sine_p[0]                                                 ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.162      ;
; 0.933 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                  ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.164      ;
; 0.936 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                  ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.179      ;
; 0.940 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                  ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.183      ;
; 0.963 ; o_sine_p[13]                                                ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.243      ;
; 1.011 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                  ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.262      ;
; 1.088 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                  ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.319      ;
; 1.089 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                  ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.320      ;
; 1.104 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                   ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.324      ; 2.438      ;
; 1.132 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                  ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.363      ;
; 1.138 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                  ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.369      ;
; 1.139 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                  ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.370      ;
; 1.233 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                   ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.484      ;
; 1.240 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.520      ;
; 1.246 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.526      ;
; 1.248 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                  ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.479      ;
; 1.250 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.530      ;
; 1.259 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                  ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.490      ;
; 1.272 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                  ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.503      ;
; 1.292 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.322      ;
; 1.307 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                   ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.558      ;
; 1.327 ; o_sine_p[13]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.607      ;
; 1.337 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.617      ;
; 1.357 ; o_sine_p[10]                                                ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.637      ;
; 1.383 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.663      ;
; 1.393 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                  ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.624      ;
; 1.393 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.673      ;
; 1.410 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                   ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.661      ;
; 1.424 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                   ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.675      ;
; 1.428 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                  ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.659      ;
; 1.450 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.730      ;
; 1.466 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.746      ;
; 1.478 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                  ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.248      ; 2.736      ;
; 1.484 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.720      ;
; 1.527 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.764      ;
; 1.528 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.765      ;
; 1.533 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.770      ;
; 1.581 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                   ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.248      ; 2.839      ;
; 1.581 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 2.809      ;
; 1.582 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.818      ;
; 1.585 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                  ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 2.816      ;
; 1.594 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.874      ;
; 1.608 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.844      ;
; 1.614 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 2.894      ;
; 1.616 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.853      ;
; 1.624 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.860      ;
; 1.626 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.863      ;
; 1.647 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 2.875      ;
; 1.650 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.887      ;
; 1.653 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.889      ;
; 1.691 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.928      ;
; 1.696 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 2.924      ;
; 1.700 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.937      ;
; 1.709 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.946      ;
; 1.710 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.947      ;
; 1.719 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.955      ;
; 1.721 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.958      ;
; 1.723 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.959      ;
; 1.728 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.965      ;
; 1.745 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.982      ;
; 1.745 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 2.982      ;
; 1.748 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 2.984      ;
; 1.750 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 2.978      ;
; 1.754 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 2.982      ;
; 1.764 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.226      ; 3.000      ;
; 1.769 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.006      ;
; 1.775 ; adaptive_fir:adaptive_fir_inst|e_out[0]                     ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.012      ;
; 1.779 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.007      ;
; 1.781 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.018      ;
; 1.782 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.010      ;
; 1.790 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.018      ;
; 1.792 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.020      ;
; 1.795 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.032      ;
; 1.796 ; adaptive_fir:adaptive_fir_inst|y_out[4]                     ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.033      ;
; 1.801 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.038      ;
; 1.802 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.039      ;
; 1.802 ; adaptive_fir:adaptive_fir_inst|e_out[14]                    ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.039      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.157 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.485      ;
; 0.162 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.490      ;
; 0.173 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.501      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; temp_counter[0]                                                                                            ; temp_counter[0]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.313      ;
; 0.206 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.333      ;
; 0.273 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.399      ;
; 0.275 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.608      ;
; 0.277 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[6]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.405      ;
; 0.280 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.406      ;
; 0.281 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.409      ;
; 0.286 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.412      ;
; 0.286 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.412      ;
; 0.296 ; temp_counter[6]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; temp_counter[4]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; temp_counter[7]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; temp_counter[2]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; temp_counter[3]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; temp_counter[5]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.632      ;
; 0.300 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.426      ;
; 0.302 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.634      ;
; 0.302 ; temp_counter[1]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.431      ;
; 0.306 ; temp_counter[0]                                                                                            ; temp_counter[1]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.435      ;
; 0.318 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.444      ;
; 0.321 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.447      ;
; 0.336 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.462      ;
; 0.345 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.471      ;
; 0.387 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[0]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.513      ;
; 0.396 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.526      ;
; 0.399 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.529      ;
; 0.416 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.542      ;
; 0.433 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[7]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.559      ;
; 0.434 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.762      ;
; 0.445 ; temp_counter[6]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; temp_counter[4]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; temp_counter[2]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.575      ;
; 0.455 ; temp_counter[1]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.584      ;
; 0.456 ; temp_counter[3]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; temp_counter[5]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; temp_counter[1]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458 ; temp_counter[0]                                                                                            ; temp_counter[2]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459 ; temp_counter[3]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.588      ;
; 0.460 ; temp_counter[5]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.589      ;
; 0.461 ; temp_counter[0]                                                                                            ; temp_counter[3]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.590      ;
; 0.462 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[2]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.592      ;
; 0.464 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.594      ;
; 0.465 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[5]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.591      ;
; 0.475 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[4]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.601      ;
; 0.481 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[6]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.611      ;
; 0.483 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[3]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.613      ;
; 0.483 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.605      ;
; 0.485 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.611      ;
; 0.488 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.614      ;
; 0.491 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.819      ;
; 0.494 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.624      ;
; 0.502 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.628      ;
; 0.508 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; temp_counter[4]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.637      ;
; 0.509 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.639      ;
; 0.509 ; temp_counter[2]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.638      ;
; 0.511 ; temp_counter[4]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.640      ;
; 0.512 ; temp_counter[2]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.641      ;
; 0.521 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; temp_counter[1]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.650      ;
; 0.522 ; temp_counter[3]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.651      ;
; 0.524 ; temp_counter[1]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.653      ;
; 0.524 ; temp_counter[0]                                                                                            ; temp_counter[4]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.653      ;
; 0.525 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; temp_counter[3]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.654      ;
; 0.527 ; temp_counter[0]                                                                                            ; temp_counter[5]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.656      ;
; 0.535 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.661      ;
; 0.537 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity6a[1]              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.667      ;
; 0.543 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.669      ;
; 0.554 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.680      ;
; 0.555 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[5]                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.685      ;
; 0.566 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.692      ;
; 0.575 ; temp_counter[2]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.704      ;
; 0.577 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; temp_counter[2]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.707      ;
; 0.581 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|delayed_wrptr_g[1]                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.713      ;
; 0.587 ; temp_counter[1]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.716      ;
; 0.590 ; temp_counter[1]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.719      ;
; 0.590 ; temp_counter[0]                                                                                            ; temp_counter[6]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.719      ;
; 0.593 ; temp_counter[0]                                                                                            ; temp_counter[7]                                                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.722      ;
; 0.595 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.226      ; 0.925      ;
; 0.606 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~porta_we_reg       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.224      ; 0.934      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.174 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.456      ;
; 0.177 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.479      ;
; 0.179 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.190      ; 0.473      ;
; 0.180 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.462      ;
; 0.181 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.467      ;
; 0.186 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.190      ; 0.480      ;
; 0.186 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                       ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                               ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                               ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                              ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                       ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                          ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.209 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.316      ;
; 0.217 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.324      ;
; 0.224 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.331      ;
; 0.292 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.401      ;
; 0.294 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.403      ;
; 0.308 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0] ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.415      ;
; 0.327 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.436      ;
; 0.330 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.439      ;
; 0.343 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.483      ;
; 0.354 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.494      ;
; 0.355 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.495      ;
; 0.355 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.464      ;
; 0.368 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.477      ;
; 0.368 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.508      ;
; 0.373 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.513      ;
; 0.385 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.473      ;
; 0.389 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.498      ;
; 0.396 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.484      ;
; 0.442 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.551      ;
; 0.470 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.558      ;
; 0.472 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.638      ;
; 0.500 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.588      ;
; 0.500 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.609      ;
; 0.515 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.603      ;
; 0.520 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.629      ;
; 0.538 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.647      ;
; 0.539 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.705      ;
; 0.540 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.649      ;
; 0.554 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.663      ;
; 0.580 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.689      ;
; 0.587 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.696      ;
; 0.587 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 0.727      ;
; 0.597 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.706      ;
; 0.605 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.714      ;
; 0.611 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.696      ;
; 0.624 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.790      ;
; 0.657 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.803      ;
; 0.657 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.766      ;
; 0.693 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.781      ;
; 0.693 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.802      ;
; 0.699 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.845      ;
; 0.701 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.066      ; 0.871      ;
; 0.701 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.810      ;
; 0.702 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.787      ;
; 0.702 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.808      ;
; 0.708 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.817      ;
; 0.711 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.857      ;
; 0.714 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.823      ;
; 0.722 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.888      ;
; 0.743 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.909      ;
; 0.754 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.839      ;
; 0.754 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.900      ;
; 0.762 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 0.850      ;
; 0.764 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.873      ;
; 0.778 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.924      ;
; 0.786 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.871      ;
; 0.797 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.906      ;
; 0.800 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.885      ;
; 0.803 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 0.888      ;
; 0.807 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.953      ;
; 0.813 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 0.979      ;
; 0.834 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.943      ;
; 0.843 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.950      ;
; 0.847 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.993      ;
; 0.860 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.969      ;
; 0.862 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.971      ;
; 0.865 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.011      ;
; 0.867 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.976      ;
; 0.878 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.987      ;
; 0.920 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.066      ;
; 0.932 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.041      ;
; 0.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.040      ;
; 0.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.080      ;
; 0.934 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.043      ;
; 0.936 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 1.076      ;
; 0.943 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.052      ;
; 0.959 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.068      ;
; 0.971 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.080      ;
; 0.972 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.081      ;
; 0.977 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2      ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.086      ;
; 0.996 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                  ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.082      ; 1.162      ;
; 0.998 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_msb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 1.107      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[1]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[4]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[7]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[5]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[6]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[3]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.003 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[2]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.004      ; 1.091      ;
; 1.008 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.093      ;
; 1.008 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.093      ;
; 1.008 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.093      ;
; 1.008 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.093      ;
; 1.008 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdptr_g[0]                                               ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.001      ; 1.093      ;
; 1.027 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|altsyncram_p121:fifo_ram|ram_block7a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.036      ; 1.167      ;
; 1.039 ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2         ; FIFO:fifo_1|dcfifo:dcfifo_component|dcfifo_eff1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.185      ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.506 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.166      ;
; 0.506 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.166      ;
; 0.577 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.566      ; 3.227      ;
; 0.587 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.566      ; 3.237      ;
; 0.598 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.258      ;
; 0.602 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.262      ;
; 0.609 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.566      ; 3.259      ;
; 0.617 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.582      ; 3.283      ;
; 0.618 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.566      ; 3.268      ;
; 0.624 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.582      ; 3.290      ;
; 0.632 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.292      ;
; 0.642 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.566      ; 3.292      ;
; 0.657 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.559      ; 3.300      ;
; 0.868 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.528      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.084 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 4.084 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 4.084 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 4.084 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 4.084 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 4.084 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.281     ; 4.632      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.313     ; 3.019      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.550 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.307     ; 3.025      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_9  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_8  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_7  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_6  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_5  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_4  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.309     ; 3.009      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 3.169      ;
; 5.645 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.259     ; 3.093      ;
; 5.645 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.259     ; 3.093      ;
; 5.650 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 3.106      ;
; 5.650 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[3]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 3.106      ;
; 5.658 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.055      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_9 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_8 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_7 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_6 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_5 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_4 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.687 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 3.027      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 3.051      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_19 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_18 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_17 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_16 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_15 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_14 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_13 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_12 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_11 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_10 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.725 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.320     ; 2.837      ;
; 5.732 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.250     ; 3.015      ;
; 5.734 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 3.015      ;
; 5.734 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 3.015      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 5.639 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.523      ; 4.861      ;
; 5.639 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.523      ; 4.861      ;
; 5.650 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.508      ; 4.835      ;
; 5.650 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.508      ; 4.835      ;
; 5.650 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.508      ; 4.835      ;
; 5.650 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.508      ; 4.835      ;
; 5.650 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.508      ; 4.835      ;
; 5.671 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.501      ; 4.807      ;
; 5.862 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
; 5.862 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
; 5.862 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
; 5.862 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
; 5.862 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
; 5.862 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.632      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.543 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.430      ;
; 96.543 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.430      ;
; 96.543 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.430      ;
; 96.543 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.430      ;
; 96.543 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.430      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[773] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[772] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[771] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[770] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[763] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[762] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[761] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.425      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.423      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.422      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.422      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.422      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.422      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.422      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.429      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.417      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.544 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.426      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[775] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.422      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[774] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.422      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[748] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.418      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[747] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.418      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[746] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.418      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[745] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.418      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[744] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.418      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[713] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[710] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[707] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[704] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[703] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.424      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[702] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.424      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[701] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[700] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.434      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 3.432      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[645] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.428      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.431      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
; 96.545 ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:filter_20readout|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[449] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.427      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 1.443      ;
; 0.154 ; KEY[3]    ; o_sine_p[0]                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.271      ;
; 0.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 1.421      ;
; 0.340 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.669      ;
; 0.340 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.669      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.352 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 0.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.684      ;
; 0.368 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.498      ;
; 0.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.492      ;
; 0.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.492      ;
; 0.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.492      ;
; 0.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.492      ;
; 0.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.492      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.713      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.713      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.713      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.693      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.693      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.693      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.693      ;
; 0.386 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[12][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.693      ;
; 0.392 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 1.490      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.521      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.521      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.521      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.521      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[12]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.400 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 1.508      ;
; 0.401 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.504      ;
; 0.401 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.504      ;
; 0.401 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.504      ;
; 0.402 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.501      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_4[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.410 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.526      ;
; 0.413 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.509      ;
; 0.413 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.509      ;
; 0.413 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.509      ;
; 0.413 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.509      ;
; 0.413 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.509      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.516      ;
; 0.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 1.525      ;
; 0.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 1.525      ;
; 0.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 1.525      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.520      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.520      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.520      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.538      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.520      ;
; 0.419 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.520      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.535      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.535      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.535      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.546      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.546      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.546      ;
; 0.423 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.535      ;
; 0.429 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.548      ;
; 0.429 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.548      ;
; 0.438 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[7][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.763      ;
; 0.438 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[7][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.763      ;
+-------+-----------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.711      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.842      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.956      ;
; 0.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.966      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.046      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.046      ;
; 0.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.046      ;
; 0.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.131      ;
; 1.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.126      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.178      ;
; 1.076 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.200      ;
; 1.076 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.200      ;
; 1.076 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.200      ;
; 1.076 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.200      ;
; 1.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.220      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.252      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 1.306      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.331      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.331      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.331      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.459      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.459      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.459      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.491      ;
; 1.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.519      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.733      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.733      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.733      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.732      ;
; 1.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.732      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.833      ;
; 1.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.833      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.920      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 1.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.996      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.442      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.444      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
; 2.296 ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                        ; sld_signaltap:AD_2fDA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.441      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.911 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 0.911 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 0.911 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 0.911 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 0.911 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 0.911 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.601      ;
; 1.137 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.559      ; 3.810      ;
; 1.157 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.582      ; 3.853      ;
; 1.157 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.582      ; 3.853      ;
; 1.158 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.566      ; 3.838      ;
; 1.158 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.566      ; 3.838      ;
; 1.158 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.566      ; 3.838      ;
; 1.158 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.566      ; 3.838      ;
; 1.158 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.566      ; 3.838      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 48.968 ns




+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.792   ; 0.091 ; 0.840    ; 0.150   ; 9.400               ;
;  ADA_DCO                                                     ; 44.139  ; 0.506 ; 3.473    ; 0.911   ; 24.442              ;
;  CLOCK2_50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                    ; 0.792   ; 0.157 ; N/A      ; N/A     ; 9.400               ;
;  FPGA_CLK_A_N                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  FPGA_CLK_A_P                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  GPIO[8]                                                     ; 96.020  ; 0.201 ; N/A      ; N/A     ; 49.198              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.184   ; 0.091 ; 0.840    ; 0.150   ; 24.611              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 249.232 ; 0.157 ; N/A      ; N/A     ; 249.709             ;
;  altera_reserved_tck                                         ; 35.067  ; 0.174 ; 93.693   ; 0.588   ; 49.283              ;
; Design-wide TNS                                              ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADA_DCO                                                     ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK2_50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_N                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_P                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO[8]                                                     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                         ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RESET_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RESET_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLKOUT0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[10]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[11]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[12]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[13]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[14]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[15]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[16]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[17]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[18]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[19]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[20]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[21]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[22]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[23]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[24]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[25]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[26]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[27]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[28]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[29]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[30]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[31]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[32]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[33]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[34]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[35]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[36]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[37]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[38]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[39]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[40]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[41]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[42]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_BCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCIN              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCOUT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_152                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_P                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; J1_152                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_SCLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_SDIO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADA_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RESET_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                     ; ADA_DCO                                                     ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 31083        ; 1        ; 171      ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; CLOCK_50                                                    ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                    ; 135          ; 2        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; CLOCK_50                                                    ; 3            ; 1        ; 0        ; 0        ;
; GPIO[8]                                                     ; GPIO[8]                                                     ; 133          ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; GPIO[8]                                                     ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 14           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2173         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 147          ; 8        ; 0        ; 36       ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                     ; ADA_DCO                                                     ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 31083        ; 1        ; 171      ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; CLOCK_50                                                    ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                    ; 135          ; 2        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; CLOCK_50                                                    ; 3            ; 1        ; 0        ; 0        ;
; GPIO[8]                                                     ; GPIO[8]                                                     ; 133          ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; GPIO[8]                                                     ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 14           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2173         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; 147          ; 8        ; 0        ; 36       ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                            ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                     ; 14       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                         ; 2165     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1100     ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                             ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                     ; 14       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                         ; 2165     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1100     ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; ADA_DCO                                                     ; ADA_DCO                                                     ; Base      ; Constrained ;
; CLOCK2_50                                                   ; CLOCK2_50                                                   ; Base      ; Constrained ;
; CLOCK3_50                                                   ; CLOCK3_50                                                   ; Base      ; Constrained ;
; CLOCK_50                                                    ; CLOCK_50                                                    ; Base      ; Constrained ;
; FPGA_CLK_A_N                                                ; FPGA_CLK_A_N                                                ; Base      ; Constrained ;
; FPGA_CLK_A_P                                                ; FPGA_CLK_A_P                                                ; Base      ; Constrained ;
; GPIO[8]                                                     ; GPIO[8]                                                     ; Base      ; Constrained ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] ; Generated ; Constrained ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri May 19 14:35:52 2017
Info: Command: quartus_sta a2dv2 -c a2dv2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'a2dv2.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at a2dv2.sdc(52): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 52
Warning (332174): Ignored filter at a2dv2.sdc(56): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 56
Warning (332174): Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(74): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 74
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.792               0.000 CLOCK_50 
    Info (332119):     3.184               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.067               0.000 altera_reserved_tck 
    Info (332119):    44.139               0.000 ADA_DCO 
    Info (332119):    96.020               0.000 GPIO[8] 
    Info (332119):   249.232               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.381               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.398               0.000 altera_reserved_tck 
    Info (332119):     0.440               0.000 GPIO[8] 
    Info (332119):     1.265               0.000 CLOCK_50 
    Info (332119):     2.085               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 0.840
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.840               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.473               0.000 ADA_DCO 
    Info (332119):    93.693               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.181               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.258               0.000 altera_reserved_tck 
    Info (332119):     3.073               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.611               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.764               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.485               0.000 altera_reserved_tck 
    Info (332119):    49.665               0.000 GPIO[8] 
    Info (332119):   249.709               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 48.121 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.463               0.000 CLOCK_50 
    Info (332119):     3.755               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.177               0.000 altera_reserved_tck 
    Info (332119):    44.774               0.000 ADA_DCO 
    Info (332119):    96.392               0.000 GPIO[8] 
    Info (332119):   249.300               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.387               0.000 GPIO[8] 
    Info (332119):     1.091               0.000 CLOCK_50 
    Info (332119):     1.804               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 1.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.752               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.180               0.000 ADA_DCO 
    Info (332119):    94.232               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.941               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.158               0.000 altera_reserved_tck 
    Info (332119):     2.870               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.632               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.782               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.400               0.000 altera_reserved_tck 
    Info (332119):    49.694               0.000 GPIO[8] 
    Info (332119):   249.709               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 48.297 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.477               0.000 CLOCK_50 
    Info (332119):     5.473               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.295               0.000 altera_reserved_tck 
    Info (332119):    46.034               0.000 ADA_DCO 
    Info (332119):    98.095               0.000 GPIO[8] 
    Info (332119):   249.550               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.091               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.157               0.000 CLOCK_50 
    Info (332119):     0.157               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.174               0.000 altera_reserved_tck 
    Info (332119):     0.201               0.000 GPIO[8] 
    Info (332119):     0.506               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 4.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.084               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.639               0.000 ADA_DCO 
    Info (332119):    96.543               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.588               0.000 altera_reserved_tck 
    Info (332119):     0.911               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.442               0.000 ADA_DCO 
    Info (332119):    24.749               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.000               0.000 FPGA_CLK_A_N 
    Info (332119):    46.000               0.000 FPGA_CLK_A_P 
    Info (332119):    49.198               0.000 GPIO[8] 
    Info (332119):    49.283               0.000 altera_reserved_tck 
    Info (332119):   249.755               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 48.968 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1065 megabytes
    Info: Processing ended: Fri May 19 14:36:00 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


