// Seed: 1236575
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5, id_6, id_7;
  wire id_8, id_9;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    input wire id_7,
    output wand id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input wire id_16,
    output wand id_17
);
  assign id_14 = 1'b0 | id_1;
  module_0 modCall_1 (
      id_14,
      id_2,
      id_4,
      id_4
  );
endmodule
