============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Feb 28 21:28:10 2023

   Run on =     BR007
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_rtl.db" in  1.064454s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.5%)

RUN-1004 : used memory is 147 MB, reserved memory is 105 MB, peak memory is 147 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_en' is not allowed in ../Src/adc_ctrl.v(39)
HDL-8007 ERROR: syntax error near '(*' in ../Src/adc_ctrl.v(85)
HDL-8007 ERROR: previous syntax error may be due to incorrect attribute placement in ../Src/adc_ctrl.v(85)
HDL-1007 : Verilog file '../Src/adc_ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_en' is not allowed in ../Src/adc_ctrl.v(39)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-5007 WARNING: 'data_in' is not declared in ../Src/adc_ctrl.v(91)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-5007 WARNING: 'data_in' is not declared in ../Src/adc_ctrl.v(91)
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_en' is not allowed in ../Src/adc_ctrl.v(40)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(43)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(49)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(43)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(49)
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-8007 ERROR: syntax error near '@' in ../Src/adc_ctrl.v(42)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(59)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(65)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(71)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(77)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(81)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(87)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(91)
HDL-8007 ERROR: syntax error near '<=' in ../Src/adc_ctrl.v(99)
HDL-8007 ERROR: syntax error near 'end' in ../Src/adc_ctrl.v(104)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../Src/adc_ctrl.v(104)
HDL-8007 ERROR: 'start_cnt_maxalways' is an unknown type in ../Src/adc_ctrl.v(42)
HDL-8007 ERROR: 'state' is not a type in ../Src/adc_ctrl.v(47)
HDL-8007 ERROR: 'atart' is an unknown type in ../Src/adc_ctrl.v(48)
HDL-8007 ERROR: 'start_cnt' is not a type in ../Src/adc_ctrl.v(49)
HDL-8007 ERROR: 'oe_cnt' is not a type in ../Src/adc_ctrl.v(50)
HDL-8007 ERROR: 'data_en' is not a type in ../Src/adc_ctrl.v(51)
HDL-8007 ERROR: 'state' is not a constant in ../Src/adc_ctrl.v(55)
HDL-8007 ERROR: 'adc_en' is not a constant in ../Src/adc_ctrl.v(57)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-5007 WARNING: 'acd_clk' is not declared in ../Src/adc_ctrl.v(42)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-5007 WARNING: 'atart' is not declared in ../Src/adc_ctrl.v(48)
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../Src/top.v(24)
HDL-1007 : undeclared symbol 'reset_n', assumed default net type 'wire' in ../Src/top.v(25)
HDL-1007 : undeclared symbol 'uart_rxd', assumed default net type 'wire' in ../Src/top.v(26)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(27)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(28)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(55)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(56)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../Src/top.v(17)
HDL-1007 : undeclared symbol 'reset_n', assumed default net type 'wire' in ../Src/top.v(18)
HDL-1007 : undeclared symbol 'uart_rxd', assumed default net type 'wire' in ../Src/top.v(19)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(20)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(21)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(48)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(49)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../Src/top.v(64)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(66)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(67)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(80)
HDL-8007 ERROR: cannot find port 'clk' on this module in ../Src/top.v(60)
HDL-8007 ERROR: cannot find port 'reset_n' on this module in ../Src/top.v(61)
HDL-8007 ERROR: cannot find port 'data' on this module in ../Src/top.v(62)
HDL-8007 ERROR: cannot find port 'data_en' on this module in ../Src/top.v(63)
HDL-8007 ERROR: cannot find port 'fifo_out' on this module in ../Src/top.v(64)
HDL-8007 ERROR: cannot find port 'out_en' on this module in ../Src/top.v(65)
HDL-8007 ERROR: cannot find port 'depth' on this module in ../Src/top.v(66)
HDL-8007 ERROR: cannot find port 'fifo_working' on this module in ../Src/top.v(67)
HDL-8007 ERROR: cannot find port 'fifo_working' on this module in ../Src/top.v(82)
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-8007 ERROR: cannot find port 'clk' on this module in ../Src/top.v(60)
HDL-8007 ERROR: cannot find port 'reset_n' on this module in ../Src/top.v(61)
HDL-8007 ERROR: cannot find port 'data' on this module in ../Src/top.v(62)
HDL-8007 ERROR: cannot find port 'data_en' on this module in ../Src/top.v(63)
HDL-8007 ERROR: cannot find port 'fifo_out' on this module in ../Src/top.v(64)
HDL-8007 ERROR: cannot find port 'out_en' on this module in ../Src/top.v(65)
HDL-8007 ERROR: cannot find port 'depth' on this module in ../Src/top.v(66)
HDL-8007 ERROR: cannot find port 'fifo_working' on this module in ../Src/top.v(67)
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(78)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(82)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(78)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(82)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  4.299005s wall, 3.718750s user + 0.031250s system = 3.750000s CPU (87.2%)

RUN-1004 : used memory is 483 MB, reserved memory is 449 MB, peak memory is 513 MB
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 2.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
ARC-8009 ERROR: Unable to map IO Standard on pad 54.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'key2', assumed default net type 'wire' in ../Src/top.v(78)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(84)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(84)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.305395s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 538 MB, peak memory is 559 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.632579s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 544 MB, reserved memory is 538 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
GUI-5004 WARNING: reset_n has not been assigned a location ...
GUI-5004 WARNING: uart_data[7] has not been assigned a location ...
GUI-5004 WARNING: uart_data[6] has not been assigned a location ...
GUI-5004 WARNING: uart_data[5] has not been assigned a location ...
GUI-5004 WARNING: uart_data[4] has not been assigned a location ...
GUI-5004 WARNING: uart_data[3] has not been assigned a location ...
GUI-5004 WARNING: uart_data[2] has not been assigned a location ...
GUI-5004 WARNING: uart_data[1] has not been assigned a location ...
GUI-5004 WARNING: uart_data[0] has not been assigned a location ...
GUI-5004 WARNING: uart_rxd has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.312430s wall, 1.312500s user + 0.171875s system = 1.484375s CPU (14.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 537 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.233585s wall, 1.234375s user + 0.375000s system = 1.609375s CPU (15.7%)

RUN-1004 : used memory is 250 MB, reserved memory is 535 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.227553s wall, 1.390625s user + 0.281250s system = 1.671875s CPU (16.3%)

RUN-1004 : used memory is 259 MB, reserved memory is 547 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.180549s wall, 1.312500s user + 0.343750s system = 1.656250s CPU (16.3%)

RUN-1004 : used memory is 262 MB, reserved memory is 551 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.253462s wall, 1.281250s user + 0.328125s system = 1.609375s CPU (15.7%)

RUN-1004 : used memory is 260 MB, reserved memory is 550 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.247657s wall, 1.265625s user + 0.265625s system = 1.531250s CPU (14.9%)

RUN-1004 : used memory is 261 MB, reserved memory is 552 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A100SFG676
RUN-1003 : finish command "download -bit ..\..\APUG015_SerDes_GUI_IP_quick_start_reference_design_using_TD5_0_speed_1_25Gbps\Design\Impl\serdes_example_Runs\phy_1\serdes_example.bit -mode jtag -spd 7 -sec 64 -cable 0" in  10.283559s wall, 1.453125s user + 0.328125s system = 1.781250s CPU (17.3%)

RUN-1004 : used memory is 252 MB, reserved memory is 551 MB, peak memory is 559 MB
GUI-1001 : Downloading succeeded!
