

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1'
================================================================
* Date:           Wed May 15 18:45:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    32771|  20.000 ns|  0.328 ms|    2|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_511_1  |        0|    32769|         6|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp43_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp43_1"   --->   Operation 10 'read' 'cmp43_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub40_cast56_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub40_cast56"   --->   Operation 11 'read' 'sub40_cast56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp43_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp43_2"   --->   Operation 12 'read' 'cmp43_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln501_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln501"   --->   Operation 13 'read' 'icmp_ln501_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln496_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln496_1"   --->   Operation 14 'read' 'trunc_ln496_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub40_cast56_cast = sext i13 %sub40_cast56_read"   --->   Operation 15 'sext' 'sub40_cast56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane0, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4 = load i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 21 'load' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 8191"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%icmp_ln511 = icmp_eq  i13 %x_4, i13 %trunc_ln496_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 23 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.67ns)   --->   "%x_5 = add i13 %x_4, i13 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 24 'add' 'x_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.body39.split, void %for.inc77.loopexit.exitStub" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 25 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i13 %x_4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 26 'zext' 'zext_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%cmp41 = icmp_slt  i14 %zext_ln511, i14 %sub40_cast56_cast" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 27 'icmp' 'cmp41' <Predicate = (!icmp_ln511)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln511 = store i13 %x_5, i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 28 'store' 'store_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln512 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_26" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:512]   --->   Operation 29 'specpipeline' 'specpipeline_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln511 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 30 'specloopname' 'specloopname_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 31 'read' 'img_read' <Predicate = (!icmp_ln511)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln517_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 32 'partselect' 'trunc_ln517_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln516 = or i1 %cmp41, i1 %cmp43_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 33 'or' 'or_ln516' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516, void %for.inc.1, void %if.then44.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 34 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln516_1 = or i1 %cmp41, i1 %cmp43_2_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 35 'or' 'or_ln516_1' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln516_2 = or i1 %cmp41, i1 %icmp_ln501_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 36 'or' 'or_ln516_2' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln511)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%img_read_11 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 37 'read' 'img_read_11' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln517_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 38 'partselect' 'trunc_ln517_3' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 39 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_140 = phi i8 %trunc_ln517_3, void %if.then44.1, i8 %trunc_ln517_1, void %for.body39.split" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 40 'phi' 'empty_140' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_in = phi i24 %img_read_11, void %if.then44.1, i24 %img_read, void %for.body39.split" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 41 'phi' 'p_in' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln517 = trunc i24 %p_in" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 42 'trunc' 'trunc_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516_1, void %for.inc.2, void %if.then44.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 43 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_4 : Operation 44 [1/1] (3.63ns)   --->   "%img_read_12 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 44 'read' 'img_read_12' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln517_2 = trunc i24 %img_read_12" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 45 'trunc' 'trunc_ln517_2' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln517_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 46 'partselect' 'trunc_ln517_5' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 47 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 1.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln526 = trunc i24 %img_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:526]   --->   Operation 48 'trunc' 'trunc_ln526' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_138 = phi i8 %trunc_ln517_5, void %if.then44.2, i8 %empty_140, void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 49 'phi' 'empty_138' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_139 = phi i8 %trunc_ln517_2, void %if.then44.2, i8 %trunc_ln517, void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 50 'phi' 'empty_139' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516_2, void %for.inc.3, void %if.then44.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 51 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_5 : Operation 52 [1/1] (3.63ns)   --->   "%img_read_13 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 52 'read' 'img_read_13' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln517_4 = trunc i24 %img_read_13" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 53 'trunc' 'trunc_ln517_4' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln517_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 54 'partselect' 'trunc_ln517_7' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 55 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty = phi i8 %trunc_ln517_7, void %if.then44.3, i8 %empty_138, void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 56 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_137 = phi i8 %trunc_ln517_4, void %if.then44.3, i8 %empty_139, void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 57 'phi' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%out_pix = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i16, i8 %empty, i8 %empty_137, i8 %empty_138, i8 %empty_139, i8 %empty_140, i8 %trunc_ln517, i16 %trunc_ln526" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:526]   --->   Operation 58 'bitconcatenate' 'out_pix' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.65ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane0, i64 %out_pix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:528]   --->   Operation 59 'write' 'write_ln528' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.body39" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 60 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln496_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_ln501]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp43_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub40_cast56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp43_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100000]
cmp43_1_read          (read             ) [ 0010000]
sub40_cast56_read     (read             ) [ 0000000]
cmp43_2_read          (read             ) [ 0010000]
icmp_ln501_read       (read             ) [ 0010000]
trunc_ln496_1_read    (read             ) [ 0000000]
sub40_cast56_cast     (sext             ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
x_4                   (load             ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln511            (icmp             ) [ 0111111]
x_5                   (add              ) [ 0000000]
br_ln511              (br               ) [ 0000000]
zext_ln511            (zext             ) [ 0000000]
cmp41                 (icmp             ) [ 0010000]
store_ln511           (store            ) [ 0000000]
specpipeline_ln512    (specpipeline     ) [ 0000000]
specloopname_ln511    (specloopname     ) [ 0000000]
img_read              (read             ) [ 0011100]
trunc_ln517_1         (partselect       ) [ 0011100]
or_ln516              (or               ) [ 0111111]
br_ln516              (br               ) [ 0011100]
or_ln516_1            (or               ) [ 0111111]
or_ln516_2            (or               ) [ 0111111]
img_read_11           (read             ) [ 0011100]
trunc_ln517_3         (partselect       ) [ 0011100]
br_ln517              (br               ) [ 0011100]
empty_140             (phi              ) [ 0110111]
p_in                  (phi              ) [ 0000100]
trunc_ln517           (trunc            ) [ 0110111]
br_ln516              (br               ) [ 0100110]
img_read_12           (read             ) [ 0000000]
trunc_ln517_2         (trunc            ) [ 0100110]
trunc_ln517_5         (partselect       ) [ 0100110]
br_ln517              (br               ) [ 0100110]
trunc_ln526           (trunc            ) [ 0110011]
empty_138             (phi              ) [ 0110011]
empty_139             (phi              ) [ 0110011]
br_ln516              (br               ) [ 0110011]
img_read_13           (read             ) [ 0000000]
trunc_ln517_4         (trunc            ) [ 0110011]
trunc_ln517_7         (partselect       ) [ 0110011]
br_ln517              (br               ) [ 0110011]
empty                 (phi              ) [ 0010001]
empty_137             (phi              ) [ 0010001]
out_pix               (bitconcatenate   ) [ 0000000]
write_ln528           (write            ) [ 0000000]
br_ln511              (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln496_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln496_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bytePlanes_plane0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="icmp_ln501">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln501"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp43_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp43_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub40_cast56">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub40_cast56"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp43_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp43_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cmp43_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp43_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sub40_cast56_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="13" slack="0"/>
<pin id="83" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub40_cast56_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="cmp43_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp43_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln501_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln501_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln496_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="13" slack="0"/>
<pin id="101" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln496_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_11/3 img_read_12/4 img_read_13/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln528_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln528/6 "/>
</bind>
</comp>

<comp id="117" class="1005" name="empty_140_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_140 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_140_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="8" slack="2"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_140/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_in_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_in (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_in_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="24" slack="2"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_in/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="empty_138_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="1"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_138 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_138_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="8" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_138/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="empty_139_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_139 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_139_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="8" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_139/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="167" class="1005" name="empty_137_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_137 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_137_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="8" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_137/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln517_1/2 trunc_ln517_3/3 trunc_ln517_5/4 trunc_ln517_7/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub40_cast56_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub40_cast56_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_4_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln511_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="0" index="1" bw="13" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="x_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln511_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="0"/>
<pin id="213" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cmp41_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="0" index="1" bw="13" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp41/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln511_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="0"/>
<pin id="223" dir="0" index="1" bw="13" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln516_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln516/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln516_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln516_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln516_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="1" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln516_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln517_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="24" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln517/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln517_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln517_2/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln526_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="2"/>
<pin id="248" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln526/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln517_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln517_4/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="out_pix_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="1"/>
<pin id="258" dir="0" index="4" bw="8" slack="1"/>
<pin id="259" dir="0" index="5" bw="8" slack="2"/>
<pin id="260" dir="0" index="6" bw="8" slack="2"/>
<pin id="261" dir="0" index="7" bw="16" slack="2"/>
<pin id="262" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="0"/>
<pin id="272" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="277" class="1005" name="cmp43_1_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp43_1_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="cmp43_2_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp43_2_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln501_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln501_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln511_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="296" class="1005" name="cmp41_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp41 "/>
</bind>
</comp>

<comp id="303" class="1005" name="img_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="2"/>
<pin id="305" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="img_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln517_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2"/>
<pin id="311" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln517_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="or_ln516_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln516 "/>
</bind>
</comp>

<comp id="318" class="1005" name="or_ln516_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln516_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="or_ln516_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="3"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln516_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="img_read_11_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="1"/>
<pin id="328" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="img_read_11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="trunc_ln517_3_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517_3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="trunc_ln517_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517 "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln517_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517_2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="trunc_ln517_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517_5 "/>
</bind>
</comp>

<comp id="352" class="1005" name="trunc_ln526_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="2"/>
<pin id="354" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln526 "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln517_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln517_7_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln517_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="120" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="145"><net_src comp="117" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="150" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="166"><net_src comp="136" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="176"><net_src comp="147" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="104" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="80" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="98" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="196" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="187" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="205" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="241"><net_src comp="130" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="104" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="104" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="160" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="170" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="136" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="147" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="268"><net_src comp="117" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="269"><net_src comp="253" pin="8"/><net_sink comp="110" pin=2"/></net>

<net id="273"><net_src comp="70" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="280"><net_src comp="74" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="285"><net_src comp="86" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="290"><net_src comp="92" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="295"><net_src comp="199" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="215" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="306"><net_src comp="104" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="312"><net_src comp="177" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="317"><net_src comp="226" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="230" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="234" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="104" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="334"><net_src comp="177" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="339"><net_src comp="238" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="253" pin=6"/></net>

<net id="345"><net_src comp="242" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="350"><net_src comp="177" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="355"><net_src comp="246" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="253" pin=7"/></net>

<net id="360"><net_src comp="249" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="365"><net_src comp="177" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane0 | {6 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : trunc_ln496_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : icmp_ln501 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : cmp43_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : sub40_cast56 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : img | {2 3 4 5 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 : cmp43_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_4 : 1
		icmp_ln511 : 2
		x_5 : 2
		br_ln511 : 3
		zext_ln511 : 2
		cmp41 : 3
		store_ln511 : 3
	State 2
	State 3
	State 4
		trunc_ln517 : 1
	State 5
	State 6
		out_pix : 1
		write_ln528 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln511_fu_199       |    0    |    14   |
|          |          cmp41_fu_215         |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    add   |           x_5_fu_205          |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |        or_ln516_fu_226        |    0    |    2    |
|    or    |       or_ln516_1_fu_230       |    0    |    2    |
|          |       or_ln516_2_fu_234       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    cmp43_1_read_read_fu_74    |    0    |    0    |
|          |  sub40_cast56_read_read_fu_80 |    0    |    0    |
|   read   |    cmp43_2_read_read_fu_86    |    0    |    0    |
|          |   icmp_ln501_read_read_fu_92  |    0    |    0    |
|          | trunc_ln496_1_read_read_fu_98 |    0    |    0    |
|          |        grp_read_fu_104        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln528_write_fu_110   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           grp_fu_177          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |    sub40_cast56_cast_fu_187   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln511_fu_211       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln517_fu_238      |    0    |    0    |
|   trunc  |      trunc_ln517_2_fu_242     |    0    |    0    |
|          |       trunc_ln526_fu_246      |    0    |    0    |
|          |      trunc_ln517_4_fu_249     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         out_pix_fu_253        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    48   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cmp41_reg_296     |    1   |
|  cmp43_1_read_reg_277 |    1   |
|  cmp43_2_read_reg_282 |    1   |
|   empty_137_reg_167   |    8   |
|   empty_138_reg_136   |    8   |
|   empty_139_reg_147   |    8   |
|   empty_140_reg_117   |    8   |
|     empty_reg_157     |    8   |
|icmp_ln501_read_reg_287|    1   |
|   icmp_ln511_reg_292  |    1   |
|  img_read_11_reg_326  |   24   |
|    img_read_reg_303   |   24   |
|   or_ln516_1_reg_318  |    1   |
|   or_ln516_2_reg_322  |    1   |
|    or_ln516_reg_314   |    1   |
|      p_in_reg_127     |   24   |
| trunc_ln517_1_reg_309 |    8   |
| trunc_ln517_2_reg_342 |    8   |
| trunc_ln517_3_reg_331 |    8   |
| trunc_ln517_4_reg_357 |    8   |
| trunc_ln517_5_reg_347 |    8   |
| trunc_ln517_7_reg_362 |    8   |
|  trunc_ln517_reg_336  |    8   |
|  trunc_ln526_reg_352  |   16   |
|       x_reg_270       |   13   |
+-----------------------+--------+
|         Total         |   205  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   205  |    -   |
+-----------+--------+--------+
|   Total   |   205  |   48   |
+-----------+--------+--------+
