* source PCB_ASSIGN1
.EXTERNAL OUTPUT Cout
.EXTERNAL OUTPUT result
X_FA_U1A         N00923 FA_N00170 N01275 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U3A         FA_N00737 FA_N00744 FA_COUT $G_DPWR $G_DGND 7432 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U2A         N00923 FA_N00170 FA_N00737 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U1B         N01053 N01106 FA_N00170 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U2B         N01106 N01053 FA_N00744 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_FA_DSTM2         STIM(1,0) $G_DPWR $G_DGND FA_N00153 IO_STM STIMULUS=a
U_FA_DSTM3         STIM(1,0) $G_DPWR $G_DGND FA_N00166 IO_STM STIMULUS=b
U_FA_DSTM1         STIM(1,0) $G_DPWR $G_DGND FA_N00146 IO_STM STIMULUS=Cin
X_U1A         N00923 N00868 N00955 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2A         N00923 N00868 N00967 $G_DPWR $G_DGND 7432 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3         0 0 N01129 N01136 N00955 N00967 N01275 0 M_UN0001 M_UN0002
+  M_UN0003 M_UN0004 RESULT M_UN0005 $G_DPWR $G_DGND 74153 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U5A         N00868 N00861 N01053 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM6         STIM(1,0) $G_DPWR $G_DGND N01129 IO_STM STIMULUS=op0
U_DSTM5         STIM(1,0) $G_DPWR $G_DGND N01136 IO_STM STIMULUS=op1
U_DSTM9         STIM(1,0) $G_DPWR $G_DGND N00861 IO_STM STIMULUS=op2
U_DSTM8         STIM(1,0) $G_DPWR $G_DGND N00868 IO_STM STIMULUS=b
U_DSTM7         STIM(1,0) $G_DPWR $G_DGND N01106 IO_STM STIMULUS=Cin
U_DSTM4         STIM(1,0) $G_DPWR $G_DGND N00923 IO_STM STIMULUS=a
