synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 10 00:10:54 2019


Command Line:  synthesis -f FPGASDR_impl1_lattice.synproj -gui -msgset C:/Users/user/lattice/FPGASDR/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/user/lattice/FPGASDR (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/user/lattice/FPGASDR/impl1 (searchpath added)
-p C:/Users/user/lattice/FPGASDR (searchpath added)
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/top.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v
Verilog design file = C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v
Verilog design file = C:/Users/user/lattice/FPGASDR/NCO.v
Verilog design file = C:/Users/user/lattice/FPGASDR/Mixer.v
Verilog design file = C:/Users/user/lattice/FPGASDR/SinCos.v
Verilog design file = C:/Users/user/lattice/FPGASDR/CIC.v
Verilog design file = C:/Users/user/lattice/FPGASDR/PWM.v
Verilog design file = C:/Users/user/lattice/FPGASDR/PLL.v
Verilog design file = C:/Users/user/lattice/FPGASDR/Multiplier.v
Verilog design file = C:/Users/user/lattice/FPGASDR/HP_IIR.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/testuart.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/uartrx.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/impl1/source/uarttx.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/nco.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/mixer.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/sincos.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/cic.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/pwm.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/pll.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/multiplier.v. VERI-1482
Analyzing Verilog file c:/users/user/lattice/fpgasdr/hp_iir.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/user/lattice/fpgasdr/impl1/source/top.v(3): compiling module top. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/nco.v(18): compiling module nco_sig. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/sincos.v(8): compiling module SinCos. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/mixer.v(2): compiling module Mixer. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/cic.v(24): compiling module CIC(width=74). VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/hp_iir.v(5): compiling module HP_IIR. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/multiplier.v(8): compiling module Multiplier. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): compiling module AND2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(797): compiling module ND2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): compiling module FADD2B. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): compiling module MULT2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
WARNING - synthesis: c:/users/user/lattice/fpgasdr/hp_iir.v(32): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/users/user/lattice/fpgasdr/pwm.v(1): compiling module PWM. VERI-1018
INFO - synthesis: c:/users/user/lattice/fpgasdr/pll.v(8): compiling module PLL. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=17,CLKOP_DIV=4,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=3,CLKOS_TRIM_POL="FALLING"). VERI-1018
WARNING - synthesis: c:/users/user/lattice/fpgasdr/impl1/source/top.v(119): net rst does not have a driver. VDB-1002
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
WARNING - synthesis: c:/users/user/lattice/fpgasdr/impl1/source/top.v(129): Removing unused instance HP_IIR1. VDB-5034
WARNING - synthesis: I/O Port i_Rx_Serial 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Tx_Serial 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_DV 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port o_Rx_Byte[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port XOut 's net has no driver and is unused.
WARNING - synthesis: I/O Port DiffIn 's net has no driver and is unused.
WARNING - synthesis: I/O Port sinGen 's net has no driver and is unused.
######## Missing driver on net o_Tx_Serial. Patching with GND.
######## Missing driver on net o_Rx_DV. Patching with GND.
######## Missing driver on net o_Rx_Byte[7]. Patching with GND.
######## Missing driver on net o_Rx_Byte[6]. Patching with GND.
######## Missing driver on net o_Rx_Byte[5]. Patching with GND.
######## Missing driver on net o_Rx_Byte[4]. Patching with GND.
######## Missing driver on net o_Rx_Byte[3]. Patching with GND.
######## Missing driver on net o_Rx_Byte[2]. Patching with GND.
######## Missing driver on net o_Rx_Byte[1]. Patching with GND.
######## Missing driver on net o_Rx_Byte[0]. Patching with GND.
######## Missing driver on net XOut. Patching with GND.
######## Missing driver on net sinGen. Patching with GND.
######## Missing driver on net rst. Patching with GND.



WARNING - synthesis: I/O Port i_Rx_Serial 's net has no driver and is unused.
WARNING - synthesis: I/O Port DiffIn 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'i_Rx_Serial' has no load.
WARNING - synthesis: input pad net 'i_Rx_Serial' has no legal load.
WARNING - synthesis: logical net 'DiffIn' has no load.
WARNING - synthesis: input pad net 'DiffIn' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGASDR_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 1255 of 7209 (17 % )
CCU2D => 635
EHXPLLJ => 1
FD1P3AX => 764
FD1P3DX => 8
FD1S3AX => 466
FD1S3AY => 2
FD1S3IX => 14
FD1S3JX => 1
GSR => 1
IB => 2
LUT4 => 58
OB => 32
PFUMX => 1
ROM256X1A => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : osc_clk, loads : 1256
  Net : XIn_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 17
Top 10 highest fanout Clock Enables:
  Net : CIC1/osc_clk_enable_375, loads : 50
  Net : CIC1/osc_clk_enable_52, loads : 50
  Net : CIC1/osc_clk_enable_119, loads : 50
  Net : CIC1/osc_clk_enable_725, loads : 50
  Net : CIC1/osc_clk_enable_425, loads : 50
  Net : CIC1/osc_clk_enable_159, loads : 50
  Net : CIC1/osc_clk_enable_475, loads : 50
  Net : CIC1/osc_clk_enable_275, loads : 50
  Net : CIC1/osc_clk_enable_525, loads : 50
  Net : CIC1/osc_clk_enable_175, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Mixer1/MixerOutSin_c_7, loads : 105
  Net : CIC1/osc_clk_enable_675, loads : 100
  Net : CIC1/osc_clk_enable_625, loads : 100
  Net : CIC1/osc_clk_enable_575, loads : 100
  Net : CIC1/osc_clk_enable_325, loads : 100
  Net : CIC1/osc_clk_enable_225, loads : 100
  Net : CIC1/v_comb, loads : 64
  Net : CIC1/osc_clk_enable_52, loads : 50
  Net : CIC1/osc_clk_enable_119, loads : 50
  Net : CIC1/osc_clk_enable_159, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |  200.000 MHz|   69.334 MHz|    40 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 79.379  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.165  secs
--------------------------------------------------------------
