per_cpu	,	F_68
atomic_set	,	F_72
"metagpmu1"	,	L_4
PERF_EF_UPDATE	,	V_64
delta	,	V_33
__global_lock2	,	F_63
local64_cmpxchg	,	F_22
metag_out32	,	F_52
s32	,	V_47
dev	,	V_87
metag_pmu_read_counter	,	F_58
metag_pmu_counter_overflow	,	F_61
pmu	,	V_14
METAC_2_1	,	F_49
state	,	V_53
metag_pmu_initialised	,	F_3
events	,	V_55
unlikely	,	F_26
out_irq1	,	V_13
PERF_ICORE	,	F_50
request_irq	,	F_9
version	,	V_5
_metag_pmu	,	V_101
_hw_perf_event_destroy	,	V_21
left	,	V_40
pr_err	,	F_8
"enabled with %s PMU driver, %d counters available\n"	,	L_8
perf_sample_data_init	,	F_65
sample_period	,	V_42
perf_addr	,	V_84
free_irq	,	F_6
hw_perf_event	,	V_28
__global_unlock2	,	F_64
mutex_init	,	F_73
METAG_INST_COUNTER	,	V_60
METAC_ID_REV_BITS	,	V_7
result	,	V_69
mutex_unlock	,	F_18
prev_count	,	V_35
__clear_bit	,	F_41
min_rev	,	V_100
"invalid configuration (%d) for counter (%d)\n"	,	L_5
perf_pmu_name	,	F_1
atomic_read	,	F_16
pr_info	,	F_71
cpuhp_setup_state	,	F_74
metag_general_events	,	V_86
irq	,	V_4
cpu_hw_events	,	V_49
regs	,	V_90
ENOENT	,	V_27
EOPNOTSUPP	,	V_19
metag_pmu_starting_cpu	,	F_67
init_hw_perf_events	,	F_70
s64	,	T_3
PERF_COUNT	,	F_55
METAC_ID_MINOR_BITS	,	V_6
mutex_lock	,	F_15
metag_pmu_add	,	F_33
used_mask	,	V_61
config	,	V_59
active_events	,	V_17
local64_read	,	F_21
PERF_HES_UPTODATE	,	V_54
ret	,	V_43
_hw_perf_event_init	,	F_19
metag_pmu_disable_counter	,	F_57
unlock	,	V_83
count	,	V_38
perf_sample_data	,	V_91
METAC_ID_REV_S	,	V_8
cache_events	,	V_71
raw_spin_lock_init	,	F_69
reserve_mutex	,	V_22
perf_event_attr	,	V_76
this_cpu_ptr	,	F_30
ev	,	V_70
METAC_ID_MAJOR_BITS	,	V_98
IRQF_NOBALANCING	,	V_12
name	,	V_2
idx	,	V_30
metag_pmu_stop	,	F_32
"unable to request IRQ%d for metag PMU counters\n"	,	L_3
perf_event	,	V_15
pmu_mutex	,	V_66
internal_irq_map	,	F_5
atomic_dec_and_mutex_lock	,	F_43
has_branch_stack	,	F_13
perf_num_counters	,	F_2
perf_event_overflow	,	F_66
sampledata	,	V_92
metag_pmu_event_map	,	F_60
new_raw_count	,	V_32
PERF_TYPE_RAW	,	V_26
last_period	,	V_44
metag_pmu_del	,	F_39
capabilities	,	V_102
again	,	V_34
counter	,	V_93
_hw_perf_cache_event	,	F_44
metag_pmu_start	,	F_29
PERF_COUNT_HW_CACHE_RESULT_MAX	,	V_75
perf_pmu_register	,	F_75
TXTACTCYC	,	V_82
local64_sub	,	F_24
period_left	,	V_39
metag_pmu_enable_counter	,	F_45
metag_pmu_event_update	,	F_20
hw	,	V_51
raw_spin_unlock_irqrestore	,	F_56
cpuhw	,	V_88
perf_pmu_enable	,	F_38
enable	,	V_56
tmp	,	V_80
get_irq_regs	,	F_62
PERF_TYPE_HARDWARE	,	V_24
write	,	V_46
atomic_t	,	T_1
metag_pmu_read	,	F_42
val	,	V_85
period	,	V_41
mapping	,	V_77
destroy	,	V_20
IRQ_HANDLED	,	V_94
hwc	,	V_29
perf_event_update_userpage	,	F_28
WARN_ONCE	,	F_47
ENODEV	,	V_18
"perf/metag:starting"	,	L_9
flags	,	V_48
PERF_CHAN	,	F_51
mutex	,	V_65
metag_pmu_write_counter	,	F_59
out	,	V_10
hard_processor_id	,	F_53
find_first_zero_bit	,	F_36
event	,	V_16
__test_and_set_bit	,	F_35
err	,	V_9
perf_pmu_disable	,	F_34
EAGAIN	,	V_62
max_events	,	V_3
pmu_lock	,	V_81
EINVAL	,	V_72
PERF_PMU_CAP_NO_INTERRUPT	,	V_103
METAC_ID_MAJOR_S	,	V_99
PERF_COUNT_HW_CACHE_MAX	,	V_73
disable	,	V_58
__init	,	T_6
PERF_EF_RELOAD	,	V_52
atomic_inc	,	F_17
PERF_TYPE_HW_CACHE	,	V_25
metag_pmu_event_set_period	,	F_25
major	,	V_97
cpuc	,	V_50
u32	,	T_4
__set_bit	,	F_37
prev_raw_count	,	V_31
PERF_COUNT_HW_MAX	,	V_78
CPUHP_AP_PERF_METAG_STARTING	,	V_104
read	,	V_36
pt_regs	,	V_89
local64_add	,	F_23
cpu	,	V_95
handle_irq	,	V_11
__core_reg_get	,	F_48
release_pmu_hardware	,	F_4
PERF_EF_START	,	V_63
raw_spin_lock_irqsave	,	F_46
metag_pmu_enable	,	F_10
metag_pmu_event_init	,	F_12
metag_pmu_disable	,	F_11
reserve_pmu_hardware	,	F_7
WARN_ON_ONCE	,	F_31
"meta2"	,	L_7
METAC_ID	,	V_96
PERF_HES_STOPPED	,	V_57
event_map	,	V_79
PERF_COUNT_HW_CACHE_OP_MAX	,	V_74
MAX_PERIOD	,	V_37
metag_in32	,	F_54
attr	,	V_23
atomic_inc_not_zero	,	F_14
evp	,	V_67
"metagpmu0"	,	L_2
local64_set	,	F_27
op	,	V_68
irqreturn_t	,	T_5
WARN_ON	,	F_40
max_period	,	V_45
metag_pmu	,	V_1
u64	,	T_2
cpuhp_remove_state_nocalls	,	F_76
"no hardware counter support available\n"	,	L_6
"unable to map internal IRQ %d\n"	,	L_1
