

================================================================
== Vitis HLS Report for 'rgb2gray_pixel'
================================================================
* Date:           Sun Jul 16 23:47:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2gray_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rgb_val_b_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rgb_val_b" [../../src/rgb2gray.cpp:5]   --->   Operation 29 'read' 'rgb_val_b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rgb_val_g_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rgb_val_g" [../../src/rgb2gray.cpp:5]   --->   Operation 30 'read' 'rgb_val_g_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rgb_val_r_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rgb_val_r" [../../src/rgb2gray.cpp:5]   --->   Operation 31 'read' 'rgb_val_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i8 %rgb_val_r_read" [../../src/rgb2gray.cpp:5]   --->   Operation 32 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [6/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 33 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i8 %rgb_val_g_read" [../../src/rgb2gray.cpp:5]   --->   Operation 34 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [6/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 35 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 36 [5/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 36 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 37 [5/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 37 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 38 [4/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 38 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 39 [4/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 39 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 40 [3/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 40 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 41 [3/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 41 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 42 [2/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 42 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 43 [2/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 43 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 44 [1/6] (6.28ns)   --->   "%conv1 = sitodp i32 %zext_ln5" [../../src/rgb2gray.cpp:5]   --->   Operation 44 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 45 [1/6] (6.28ns)   --->   "%conv3 = sitodp i32 %zext_ln5_1" [../../src/rgb2gray.cpp:5]   --->   Operation 45 'sitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 46 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 46 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [7/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 47 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 48 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 48 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [6/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 49 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i8 %rgb_val_b_read" [../../src/rgb2gray.cpp:5]   --->   Operation 50 'zext' 'zext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [6/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 51 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 52 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 52 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [5/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 53 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [5/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 54 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 55 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 55 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [4/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 56 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [4/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 57 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 58 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 58 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [3/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 59 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [3/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 60 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 61 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 61 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [2/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 62 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [2/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 63 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 64 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 0.299" [../../src/rgb2gray.cpp:5]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/7] (6.71ns)   --->   "%mul4 = dmul i64 %conv3, i64 0.587" [../../src/rgb2gray.cpp:5]   --->   Operation 65 'dmul' 'mul4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln5_2" [../../src/rgb2gray.cpp:5]   --->   Operation 66 'sitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 67 [7/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 67 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [7/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 68 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 69 [6/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 69 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [6/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 70 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 71 [5/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 71 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [5/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 72 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 73 [4/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 73 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 74 [4/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 74 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 75 [3/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 75 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 76 [3/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 76 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 77 [2/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 77 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 78 [2/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 78 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 79 [1/7] (7.29ns)   --->   "%add = dadd i64 %mul, i64 %mul4" [../../src/rgb2gray.cpp:5]   --->   Operation 79 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [1/7] (6.71ns)   --->   "%mul7 = dmul i64 %conv6, i64 0.114" [../../src/rgb2gray.cpp:5]   --->   Operation 80 'dmul' 'mul7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 81 [7/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 81 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 82 [6/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 82 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 83 [5/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 83 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 84 [4/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 84 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 85 [3/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 85 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 86 [2/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 86 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 87 [1/7] (7.29ns)   --->   "%dc = dadd i64 %add, i64 %mul7" [../../src/rgb2gray.cpp:5]   --->   Operation 87 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 88 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 88 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 89 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 89 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %data_V"   --->   Operation 90 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.94>
ST_28 : Operation 91 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_s, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 91 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 92 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 93 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 94 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 95 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 95 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 96 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 96 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 97 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 98 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 98 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 99 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 100 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i113 %zext_ln68, i113 %zext_ln1488"   --->   Operation 101 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i113 %zext_ln68, i113 %zext_ln1488"   --->   Operation 102 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 104 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 105 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 106 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_1"   --->   Operation 106 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln5 = ret i8 %val" [../../src/rgb2gray.cpp:5]   --->   Operation 107 'ret' 'ret_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	wire read operation ('rgb_val_r_read', ../../src/rgb2gray.cpp:5) on port 'rgb_val_r' (../../src/rgb2gray.cpp:5) [6]  (0 ns)
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ../../src/rgb2gray.cpp:5) [8]  (6.28 ns)

 <State 7>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 8>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 11>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/rgb2gray.cpp:5) [9]  (6.72 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', ../../src/rgb2gray.cpp:5) [13]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', ../../src/rgb2gray.cpp:5) [17]  (7.3 ns)

 <State 28>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515) [24]  (1.64 ns)
	'select' operation ('ush') [28]  (0.697 ns)
	'lshr' operation ('r.V') [31]  (0 ns)
	'select' operation ('val') [36]  (4.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
