{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634190237195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634190237201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:43:57 2021 " "Processing started: Thu Oct 14 00:43:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634190237201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190237201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190237201 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1634190237651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/distance_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/distance_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISTANCE_READER " "Found entity 1: DISTANCE_READER" {  } { { "../RTL_COMPONENTS/DISTANCE_READER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/DISTANCE_READER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_INTERFACE " "Found entity 1: SPI_INTERFACE" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MESSAGE_INTERPRETER.v(364) " "Verilog HDL information at MESSAGE_INTERPRETER.v(364): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 364 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634190248055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/message_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/message_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MESSAGE_INTERPRETER " "Found entity 1: MESSAGE_INTERPRETER" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux81.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux81.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX81 " "Found entity 1: CC_MUX81" {  } { { "../RTL_COMPONENTS/CC_MUX81.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_MUX81.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/wheel_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/wheel_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WHEEL_CONTROLLER " "Found entity 1: WHEEL_CONTROLLER" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_MULT " "Found entity 1: SC_STATEMACHINE_MULT" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_global_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_global_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_GLOBAL_VEL " "Found entity 1: SC_STATEMACHINE_GLOBAL_VEL" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_statemachine_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_BASE " "Found entity 1: SC_STATEMACHINE_BASE" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGSHIFTER " "Found entity 1: SC_REGSHIFTER" {  } { { "../RTL_COMPONENTS/SC_REGSHIFTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGSHIFTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGGENERAL " "Found entity 1: SC_REGGENERAL" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_REGGENERAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE " "Found entity 1: SC_DEBOUNCE" {  } { { "../RTL_COMPONENTS/SC_DEBOUNCE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_DEBOUNCE.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER_PWM " "Found entity 1: SC_COUNTER_PWM" {  } { { "../RTL_COMPONENTS/SC_COUNTER_PWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER_PWM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/sc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER " "Found entity 1: SC_COUNTER" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SC_COUNTER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "../RTL_COMPONENTS/RPM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/RPM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "../RTL_COMPONENTS/qmults.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmults.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdiv " "Found entity 1: qdiv" {  } { { "../RTL_COMPONENTS/qdiv.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qdiv.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "../RTL_COMPONENTS/qadd.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qadd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/preescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/preescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 PREESCALER " "Found entity 1: PREESCALER" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PREESCALER.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/pi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/pi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI_control " "Found entity 1: PI_control" {  } { { "../RTL_COMPONENTS/PI_control.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/PI_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/movement_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/movement_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOVEMENT_CONTROLLER " "Found entity 1: MOVEMENT_CONTROLLER" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/modulopwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/modulopwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloPWM " "Found entity 1: moduloPWM" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/global_velocity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/global_velocity.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLOBAL_VELOCITY " "Found entity 1: GLOBAL_VELOCITY" {  } { { "../RTL_COMPONENTS/GLOBAL_VELOCITY.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/GLOBAL_VELOCITY.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/Encoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/direction_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/direction_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIRECTION_DET " "Found entity 1: DIRECTION_DET" {  } { { "../RTL_COMPONENTS/DIRECTION_DET.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/DIRECTION_DET.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/core_cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/core_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248099 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248099 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/core_cordic.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "../RTL_COMPONENTS/CC_MUX41.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_MUX41.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_lessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_lessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LESSTHAN " "Found entity 1: CC_LESSTHAN" {  } { { "../RTL_COMPONENTS/CC_LESSTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_LESSTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_greaterthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_greaterthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_GREATERTHAN " "Found entity 1: CC_GREATERTHAN" {  } { { "../RTL_COMPONENTS/CC_GREATERTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_GREATERTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot/rtl_components/cc_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_EQUAL " "Found entity 1: CC_EQUAL" {  } { { "../RTL_COMPONENTS/CC_EQUAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/CC_EQUAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190248108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190248108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634190248325 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_SCL_Out BB_SYSTEM.v(121) " "Output port \"BB_SYSTEM_SCL_Out\" at BB_SYSTEM.v(121) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634190248349 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INTERFACE SPI_INTERFACE:SPI_INTERFACE_U0 " "Elaborating entity \"SPI_INTERFACE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\"" {  } { { "BB_SYSTEM.v" "SPI_INTERFACE_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0 " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "SPI_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESSAGE_INTERPRETER SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0 " "Elaborating entity \"MESSAGE_INTERPRETER\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "MESSAGE_INT_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_INTERFACE.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248356 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(154) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(154): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248359 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(162) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(162): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(170) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(170): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(178) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(178): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(186) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(186): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(194) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(194): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(202) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(202): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(210) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(210): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(218) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(218): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(226) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(226): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(232) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(232): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(233) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(233): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(234) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(234): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_POSX_InBus MESSAGE_INTERPRETER.v(235) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(235): variable \"MESSAGE_INTERPRETER_POSX_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248360 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(240) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(240): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(241) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(241): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(242) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(242): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_POSY_InBus MESSAGE_INTERPRETER.v(243) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(243): variable \"MESSAGE_INTERPRETER_POSY_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(248) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(248): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(249) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(249): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(250) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(250): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_THETA_InBus MESSAGE_INTERPRETER.v(251) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(251): variable \"MESSAGE_INTERPRETER_THETA_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(257) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(257): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(258) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(258): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(259) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(259): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM1_InBus MESSAGE_INTERPRETER.v(260) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(260): variable \"MESSAGE_INTERPRETER_RPM1_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(265) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(265): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(266) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(266): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(267) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(267): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM2_InBus MESSAGE_INTERPRETER.v(268) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(268): variable \"MESSAGE_INTERPRETER_RPM2_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(273) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(273): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248361 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(274) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(274): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(275) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(275): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM3_InBus MESSAGE_INTERPRETER.v(276) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(276): variable \"MESSAGE_INTERPRETER_RPM3_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(281) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(281): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(282) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(282): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(283) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(283): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_RPM4_InBus MESSAGE_INTERPRETER.v(284) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(284): variable \"MESSAGE_INTERPRETER_RPM4_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(290) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(290): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(291) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(291): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(292) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(292): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST1_InBus MESSAGE_INTERPRETER.v(293) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(293): variable \"MESSAGE_INTERPRETER_DIST1_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(298) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(298): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(299) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(299): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(300) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(300): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST2_InBus MESSAGE_INTERPRETER.v(301) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(301): variable \"MESSAGE_INTERPRETER_DIST2_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(306) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(306): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248362 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(307) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(307): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(308) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(308): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST3_InBus MESSAGE_INTERPRETER.v(309) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(309): variable \"MESSAGE_INTERPRETER_DIST3_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(314) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(314): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(315) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(315): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(316) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(316): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_DIST4_InBus MESSAGE_INTERPRETER.v(317) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(317): variable \"MESSAGE_INTERPRETER_DIST4_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(323) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(323): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(324) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(324): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(325) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(325): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_BEHAVIOR_InBus MESSAGE_INTERPRETER.v(326) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(326): variable \"MESSAGE_INTERPRETER_BEHAVIOR_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(331) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(331): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(332) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(332): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(333) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(333): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUX_InBus MESSAGE_INTERPRETER.v(334) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(334): variable \"MESSAGE_INTERPRETER_IMUX_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(339) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(339): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(340) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(340): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(341) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(341): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUY_InBus MESSAGE_INTERPRETER.v(342) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(342): variable \"MESSAGE_INTERPRETER_IMUY_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(347) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(347): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(348) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(348): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248363 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(349) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(349): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MESSAGE_INTERPRETER_IMUZ_InBus MESSAGE_INTERPRETER.v(350) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(350): variable \"MESSAGE_INTERPRETER_IMUZ_InBus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_select MESSAGE_INTERPRETER.v(355) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(355): variable \"current_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_stop MESSAGE_INTERPRETER.v(356) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(356): variable \"current_stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_begin MESSAGE_INTERPRETER.v(357) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(357): variable \"current_begin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_data MESSAGE_INTERPRETER.v(358) " "Verilog HDL Always Construct warning at MESSAGE_INTERPRETER.v(358): variable \"current_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248364 "|BB_SYSTEM|SPI_INTERFACE:SPI_INTERFACE_U0|MESSAGE_INTERPRETER:MESSAGE_INT_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISTANCE_READER DISTANCE_READER:SENSOR_1 " "Elaborating entity \"DISTANCE_READER\" for hierarchy \"DISTANCE_READER:SENSOR_1\"" {  } { { "BB_SYSTEM.v" "SENSOR_1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX81 CC_MUX81:CC_MUX81_U0 " "Elaborating entity \"CC_MUX81\" for hierarchy \"CC_MUX81:CC_MUX81_U0\"" {  } { { "BB_SYSTEM.v" "CC_MUX81_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVEMENT_CONTROLLER MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0 " "Elaborating entity \"MOVEMENT_CONTROLLER\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\"" {  } { { "BB_SYSTEM.v" "MOVEMENT_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_MULT MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE_MULT\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "STATEMACHINE_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first " "Elaborating entity \"qadd\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qadd_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmults MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first " "Elaborating entity \"qmults\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qmult_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGGENERAL MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0 " "Elaborating entity \"SC_REGGENERAL\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "w1_reg_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WHEEL_CONTROLLER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1 " "Elaborating entity \"WHEEL_CONTROLLER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\"" {  } { { "BB_SYSTEM.v" "WHEEL_CONTROLLER_1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIRECTION_DET WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0 " "Elaborating entity \"DIRECTION_DET\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "DIRECTION_MOTOR_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0 " "Elaborating entity \"SC_COUNTER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_COUNTER:COUNTER_TICK_167ms_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "COUNTER_TICK_167ms_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0 " "Elaborating entity \"Encoder\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "ENCODER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM " "Elaborating entity \"qmult\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "CONV_PUL2RPM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248410 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248411 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248411 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM " "Elaborating entity \"qmult\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "CONV_RAD2RPM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248414 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_RAD2RPM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634190248414 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_RAD2RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qadd:ERROR_CALCULATOR " "Elaborating entity \"qadd\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qadd:ERROR_CALCULATOR\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "ERROR_CALCULATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI_control WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0 " "Elaborating entity \"PI_control\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PI_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREESCALER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us " "Elaborating entity \"PREESCALER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PREESCALER:PREESCALER_82us\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PREESCALER_82us" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloPWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR " "Elaborating entity \"moduloPWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PWM_GENERATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER_PWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador " "Elaborating entity \"SC_COUNTER_PWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\"" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "contador" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/moduloPWM.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190248423 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190252320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634190252320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252367 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634190252367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190252508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190252508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190252570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190252570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252593 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634190252593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190252653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190252653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190252709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190252709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_control:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190252922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634190252922 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634190252922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ogt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ogt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ogt " "Found entity 1: mult_ogt" {  } { { "db/mult_ogt.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/db/mult_ogt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634190252983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190252983 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "152 " "Ignored 152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "152 " "Ignored 152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1634190253869 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1634190253869 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BB_SYSTEM_SDA_InOut " "bidirectional pin \"BB_SYSTEM_SDA_InOut\" has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1634190253880 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1634190253880 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 185 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 77 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/RTL_COMPONENTS/SPI_SLAVE.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634190253921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634190253921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_SCL_Out GND " "Pin \"BB_SYSTEM_SCL_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634190255603 "|BB_SYSTEM|BB_SYSTEM_SCL_Out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634190255603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634190255763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634190257654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/output_files/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190257773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634190258028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634190258028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB1_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB1_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_PHASEB1_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB2_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB2_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_PHASEB2_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB3_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB3_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_PHASEB3_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_PHASEB4_In " "No output dependent on input pin \"BB_SYSTEM_PHASEB4_In\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_PHASEB4_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[0\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[0\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[1\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[1\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_SELECT_InBus\[2\] " "No output dependent on input pin \"BB_SYSTEM_SELECT_InBus\[2\]\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot/Robot_Architecture/BB_SYSTEM.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634190258319 "|BB_SYSTEM|BB_SYSTEM_SELECT_InBus[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634190258319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2951 " "Implemented 2951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634190258319 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634190258319 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1634190258319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2892 " "Implemented 2892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634190258319 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1634190258319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634190258319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634190258416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:44:18 2021 " "Processing ended: Thu Oct 14 00:44:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634190258416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634190258416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634190258416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634190258416 ""}
