Analysis & Synthesis report for MC68K
Sun Apr 06 22:49:31 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Dram:b2v_inst2|M68kDramController_Verilog:inst1
 18. Source assignments for I2C_AV_Config:I2C_Configure_Audio_Chip
 19. Source assignments for Top-level Entity: |MC68K
 20. Source assignments for OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1
 21. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 22. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 23. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 24. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 25. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 26. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 27. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 28. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 29. Source assignments for vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram
 30. Source assignments for vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component|altsyncram_ebt2:auto_generated
 33. Source assignments for BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|altsyncram_jch2:altsyncram1
 34. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated
 35. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated
 36. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated
 37. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated
 38. Parameter Settings for User Entity Instance: Top-level Entity: |MC68K
 39. Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
 40. Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Dram:b2v_inst2|M68kDramController_Verilog:inst1
 42. Parameter Settings for User Entity Instance: Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
 43. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 44. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 48. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 50. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 52. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 54. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 56. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 58. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
 60. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
 61. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
 62. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
 63. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
 64. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
 65. Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_Configure_Audio_Chip
 66. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0
 67. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer
 68. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1
 69. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0
 70. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 71. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller
 72. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Parameter Settings for User Entity Instance: BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component
 76. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 77. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 78. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 79. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 80. altsyncram Parameter Settings by Entity Instance
 81. scfifo Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "Midway8080MemoryAdapter:midway8080_memory_adapter_inst"
 83. Port Connectivity Checks: "BufferSystem:buffer_system_inst"
 84. Port Connectivity Checks: "vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 85. Port Connectivity Checks: "vga_system:vga_system_inst|altera_reset_controller:rst_controller"
 86. Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 87. Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0"
 88. Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1"
 89. Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"
 90. Port Connectivity Checks: "vga_system:vga_system_inst"
 91. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5"
 92. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4"
 93. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3"
 94. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2"
 95. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1"
 96. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"
 97. Port Connectivity Checks: "ClockGen:b2v_inst7"
 98. Port Connectivity Checks: "TraceExceptionGenerator:b2v_inst30"
 99. Port Connectivity Checks: "InterruptPriorityEncoder:b2v_inst28"
100. Port Connectivity Checks: "AddressDecoder_Verilog:b2v_inst20"
101. Port Connectivity Checks: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"
102. Port Connectivity Checks: "CPU_DMA_Mux:b2v_inst14"
103. In-System Memory Content Editor Settings
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages
107. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 06 22:49:30 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MC68K                                       ;
; Top-level Entity Name           ; MC68K                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1381                                        ;
; Total pins                      ; 224                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,494,656                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Parallel Synthesis                                                              ; On                 ; Off                ;
; Power-Up Don't Care                                                             ; Off                ; On                 ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Power Optimization During Synthesis                                             ; Off                ; Normal compilation ;
; SDC constraint protection                                                       ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Automatic Parallel Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library     ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+
; midway_memory_adapter.v                                               ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/midway_memory_adapter.v                                               ;             ;
; buffer_system.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/buffer_system.v                                                       ;             ;
; M68kDramController.qxp                                                ; yes             ; User File                                             ; C:/CosmicImpalasM68K/M68kDramController.qxp                                                ;             ;
; I2C_AV_Config_encrypted.qxp                                           ; yes             ; User File                                             ; C:/CosmicImpalasM68K/I2C_AV_Config_encrypted.qxp                                           ;             ;
; vga_system/synthesis/vga_system.v                                     ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v                                     ; vga_system  ;
; vga_system/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_controller.v             ; vga_system  ;
; vga_system/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_synchronizer.v           ; vga_system  ;
; vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v   ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v   ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_video_vga_controller_0.v   ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_vga_controller_0.v   ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_video_rgb_resampler_1.v    ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_rgb_resampler_1.v    ; vga_system  ;
; vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v ; vga_system  ;
; lpm_bustri0.vhd                                                       ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/lpm_bustri0.vhd                                                       ;             ;
; MC68K.v                                                               ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/MC68K.v                                                               ;             ;
; Latch8Bit.vhd                                                         ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/Latch8Bit.vhd                                                         ;             ;
; OnChipIO.bdf                                                          ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/OnChipIO.bdf                                                          ;             ;
; InterruptPriorityEncoder.vhd                                          ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/InterruptPriorityEncoder.vhd                                          ;             ;
; IODecoder.vhd                                                         ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/IODecoder.vhd                                                         ;             ;
; LCD_Controller.vhd                                                    ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/LCD_Controller.vhd                                                    ;             ;
; HexTo7SegmentDisplay.vhd                                              ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/HexTo7SegmentDisplay.vhd                                              ;             ;
; Timer.vhd                                                             ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/Timer.vhd                                                             ;             ;
; Dram.bdf                                                              ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/Dram.bdf                                                              ;             ;
; lpm_bustri2.vhd                                                       ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/lpm_bustri2.vhd                                                       ;             ;
; TG68.vhd                                                              ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/TG68.vhd                                                              ;             ;
; ACIA_6850.vhd                                                         ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/ACIA_6850.vhd                                                         ;             ;
; ACIA_RX.vhd                                                           ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/ACIA_RX.vhd                                                           ;             ;
; ACIA_TX.vhd                                                           ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/ACIA_TX.vhd                                                           ;             ;
; M68xxIODecoder.vhd                                                    ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/M68xxIODecoder.vhd                                                    ;             ;
; Latch3Bit.vhd                                                         ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/Latch3Bit.vhd                                                         ;             ;
; OnChipM68xxIO.bdf                                                     ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/OnChipM68xxIO.bdf                                                     ;             ;
; ACIA_BaudRate_Generator.bdf                                           ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/ACIA_BaudRate_Generator.bdf                                           ;             ;
; ACIA_Clock.vhd                                                        ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/ACIA_Clock.vhd                                                        ;             ;
; TG68_fast.vhd                                                         ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/TG68_fast.vhd                                                         ;             ;
; TraceExceptionGenerator.vhd                                           ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/TraceExceptionGenerator.vhd                                           ;             ;
; TraceExceptionControlBit.vhd                                          ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/TraceExceptionControlBit.vhd                                          ;             ;
; M68000CPU.bdf                                                         ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/M68000CPU.bdf                                                         ;             ;
; BusRequestLogic.vhd                                                   ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/BusRequestLogic.vhd                                                   ;             ;
; CPU_DMA_Mux.vhd                                                       ; yes             ; User VHDL File                                        ; C:/CosmicImpalasM68K/CPU_DMA_Mux.vhd                                                       ;             ;
; OnChipROM16KWords.bdf                                                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/OnChipROM16KWords.bdf                                                 ;             ;
; OnChipRam256kbyte.bdf                                                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/OnChipRam256kbyte.bdf                                                 ;             ;
; ClockGen.vhd                                                          ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/ClockGen.vhd                                                          ; ClockGen    ;
; ClockGen/ClockGen_0002.v                                              ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/ClockGen/ClockGen_0002.v                                              ; ClockGen    ;
; Ram32kByte.vhd                                                        ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/Ram32kByte.vhd                                                        ;             ;
; SramBlock_32KWord.bdf                                                 ; yes             ; User Block Diagram/Schematic File                     ; C:/CosmicImpalasM68K/SramBlock_32KWord.bdf                                                 ;             ;
; SramBlockDecoder_Verilog.v                                            ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/SramBlockDecoder_Verilog.v                                            ;             ;
; AddressDecoder_Verilog.v                                              ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/AddressDecoder_Verilog.v                                              ;             ;
; Dtack_Generator_Verilog.v                                             ; yes             ; User Verilog HDL File                                 ; C:/CosmicImpalasM68K/Dtack_Generator_Verilog.v                                             ;             ;
; PixelBuffer.v                                                         ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/PixelBuffer.v                                                         ;             ;
; ShadowBuffer.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/CosmicImpalasM68K/ShadowBuffer.v                                                        ;             ;
; lpm_bustri.tdf                                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_bustri.tdf                           ;             ;
; onchiprom16kword.v                                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/CosmicImpalasM68K/onchiprom16kword.v                                                    ;             ;
; altsyncram.tdf                                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; aglobal181.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/aglobal181.inc                           ;             ;
; a_rdenreg.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_s2k1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf                                                ;             ;
; db/altsyncram_enl2.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_enl2.tdf                                                ;             ;
; ./output/m68kdebugmonitor.mif                                         ; yes             ; Auto-Found Memory Initialization File                 ; C:/CosmicImpalasM68K/output/m68kdebugmonitor.mif                                           ;             ;
; db/decode_5la.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/decode_5la.tdf                                                     ;             ;
; db/mux_4hb.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/mux_4hb.tdf                                                        ;             ;
; sld_mod_ram_rom.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                         ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                     ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_rom_sr.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; db/altsyncram_2a04.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_2a04.tdf                                                ;             ;
; db/decode_8la.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/decode_8la.tdf                                                     ;             ;
; db/mux_ofb.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/mux_ofb.tdf                                                        ;             ;
; altera_pll.v                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v                             ;             ;
; sevensegmentdisplaydecoder.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/CosmicImpalasM68K/sevensegmentdisplaydecoder.v                                          ;             ;
; scfifo.tdf                                                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf                               ;             ;
; a_regfifo.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc                            ;             ;
; a_dpfifo.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc                             ;             ;
; a_i2fifo.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc                             ;             ;
; a_fffifo.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc                             ;             ;
; a_f2fifo.inc                                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc                             ;             ;
; db/scfifo_vag1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/scfifo_vag1.tdf                                                    ;             ;
; db/a_dpfifo_k2a1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf                                                  ;             ;
; db/altsyncram_k3i1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_k3i1.tdf                                                ;             ;
; db/cmpr_6l8.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/cmpr_6l8.tdf                                                       ;             ;
; db/cntr_h2b.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/cntr_h2b.tdf                                                       ;             ;
; db/cntr_u27.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/cntr_u27.tdf                                                       ;             ;
; db/cntr_i2b.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/cntr_i2b.tdf                                                       ;             ;
; db/altsyncram_ebt2.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_ebt2.tdf                                                ;             ;
; bufm.hex                                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/CosmicImpalasM68K/bufm.hex                                                              ;             ;
; db/altsyncram_24r1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf                                                ;             ;
; db/altsyncram_jch2.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_jch2.tdf                                                ;             ;
; sld_hub.vhd                                                           ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sldbe7d4d23/alt_sld_fab.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/alt_sld_fab.v                                       ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v                ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv         ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv         ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv      ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd    ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd    ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                      ; yes             ; Encrypted Megafunction                                ; d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
; db/altsyncram_lvj1.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/CosmicImpalasM68K/db/altsyncram_lvj1.tdf                                                ;             ;
; ./Programs/DebugMonitorCode/M68kdebugmonitor.mif                      ; yes             ; Auto-Found Memory Initialization File                 ; C:/CosmicImpalasM68K/Programs/DebugMonitorCode/M68kdebugmonitor.mif                        ;             ;
; phoneme.mif                                                           ; yes             ; Auto-Found Memory Initialization File                 ; phoneme.mif                                                                                ;             ;
; db/MC68K.ram0_speech_instruction_memory_4f20f210.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; db/MC68K.ram0_speech_instruction_memory_4f20f210.hdl.mif                                   ;             ;
+-----------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2825                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 4200                                                                                  ;
;     -- 7 input functions                    ; 131                                                                                   ;
;     -- 6 input functions                    ; 1242                                                                                  ;
;     -- 5 input functions                    ; 841                                                                                   ;
;     -- 4 input functions                    ; 611                                                                                   ;
;     -- <=3 input functions                  ; 1375                                                                                  ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 1381                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 224                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 2494656                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 3                                                                                     ;
;     -- PLLs                                 ; 3                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1374                                                                                  ;
; Total fan-out                               ; 30326                                                                                 ;
; Average fan-out                             ; 4.70                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |MC68K                                                                                                                                  ; 4200 (136)          ; 1381 (1)                  ; 2494656           ; 0          ; 224  ; 0            ; |MC68K                                                                                                                                                                                                                                                                                                                                            ; MC68K                               ; work         ;
;    |AddressDecoder_Verilog:b2v_inst20|                                                                                                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|AddressDecoder_Verilog:b2v_inst20                                                                                                                                                                                                                                                                                                          ; AddressDecoder_Verilog              ; work         ;
;    |BufferSystem:buffer_system_inst|                                                                                                    ; 45 (4)              ; 41 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst                                                                                                                                                                                                                                                                                                            ; BufferSystem                        ; work         ;
;       |PixelBuffer:PixelBuffer_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst                                                                                                                                                                                                                                                                               ; PixelBuffer                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                          ; work         ;
;             |altsyncram_ebt2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component|altsyncram_ebt2:auto_generated                                                                                                                                                                                                                ; altsyncram_ebt2                     ; work         ;
;       |ShadowBuffer:ShadowBuffer_inst|                                                                                                  ; 41 (0)              ; 41 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst                                                                                                                                                                                                                                                                             ; ShadowBuffer                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 41 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ; altsyncram                          ; work         ;
;             |altsyncram_24r1:auto_generated|                                                                                            ; 41 (0)              ; 41 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated                                                                                                                                                                                                              ; altsyncram_24r1                     ; work         ;
;                |altsyncram_jch2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|altsyncram_jch2:altsyncram1                                                                                                                                                                                  ; altsyncram_jch2                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (28)             ; 41 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                    ; sld_mod_ram_rom                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                              ; sld_rom_sr                          ; work         ;
;    |ClockGen:b2v_inst7|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7                                                                                                                                                                                                                                                                                                                         ; ClockGen                            ; clockgen     ;
;       |ClockGen_0002:clockgen_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst                                                                                                                                                                                                                                                                                             ; ClockGen_0002                       ; ClockGen     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                          ; work         ;
;    |Dram:b2v_inst2|                                                                                                                     ; 161 (1)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2                                                                                                                                                                                                                                                                                                                             ; Dram                                ; work         ;
;       |M68kDramController_Verilog:inst1|                                                                                                ; 152 (152)           ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|M68kDramController_Verilog:inst1                                                                                                                                                                                                                                                                                            ; M68kDramController_Verilog          ; work         ;
;       |lpm_bustri0:inst2|                                                                                                               ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|lpm_bustri0:inst2                                                                                                                                                                                                                                                                                                           ; lpm_bustri0                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                           ; lpm_bustri                          ; work         ;
;    |Dtack_Generator_Verilog:b2v_inst21|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dtack_Generator_Verilog:b2v_inst21                                                                                                                                                                                                                                                                                                         ; Dtack_Generator_Verilog             ; work         ;
;    |I2C_AV_Config:I2C_Configure_Audio_Chip|                                                                                             ; 94 (55)             ; 74 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|I2C_AV_Config:I2C_Configure_Audio_Chip                                                                                                                                                                                                                                                                                                     ; I2C_AV_Config                       ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|I2C_AV_Config:I2C_Configure_Audio_Chip|I2C_Controller:u0                                                                                                                                                                                                                                                                                   ; I2C_Controller                      ; work         ;
;    |M68000CPU:b2v_inst17|                                                                                                               ; 2449 (0)            ; 408 (0)                   ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17                                                                                                                                                                                                                                                                                                                       ; M68000CPU                           ; work         ;
;       |BusRequestLogic:inst1|                                                                                                           ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|BusRequestLogic:inst1                                                                                                                                                                                                                                                                                                 ; BusRequestLogic                     ; work         ;
;       |TG68:inst|                                                                                                                       ; 2445 (18)           ; 405 (11)                  ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst                                                                                                                                                                                                                                                                                                             ; TG68                                ; work         ;
;          |TG68_fast:TG68_fast_inst|                                                                                                     ; 2427 (2427)         ; 394 (394)                 ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst                                                                                                                                                                                                                                                                                    ; TG68_fast                           ; work         ;
;             |altsyncram:regfile_high_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                          ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                       ; altsyncram_lvj1                     ; work         ;
;             |altsyncram:regfile_high_rtl_1|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                                                                                                                                                                      ; altsyncram                          ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                       ; altsyncram_lvj1                     ; work         ;
;             |altsyncram:regfile_low_rtl_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                        ; altsyncram_lvj1                     ; work         ;
;             |altsyncram:regfile_low_rtl_1|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                        ; altsyncram_lvj1                     ; work         ;
;    |Midway8080MemoryAdapter:midway8080_memory_adapter_inst|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Midway8080MemoryAdapter:midway8080_memory_adapter_inst                                                                                                                                                                                                                                                                                     ; Midway8080MemoryAdapter             ; work         ;
;    |OnChipIO:b2v_inst8|                                                                                                                 ; 670 (0)             ; 280 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8                                                                                                                                                                                                                                                                                                                         ; OnChipIO                            ; work         ;
;       |IODecoder:inst1|                                                                                                                 ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|IODecoder:inst1                                                                                                                                                                                                                                                                                                         ; IODecoder                           ; work         ;
;       |Timer:Timer1|                                                                                                                    ; 133 (133)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer2|                                                                                                                    ; 72 (72)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer3|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer4|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer5|                                                                                                                    ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer6|                                                                                                                    ; 86 (86)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer7|                                                                                                                    ; 72 (72)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |Timer:Timer8|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8                                                                                                                                                                                                                                                                                                            ; Timer                               ; work         ;
;       |lpm_bustri2:inst17|                                                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                                                                                      ; lpm_bustri2                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                      ; lpm_bustri                          ; work         ;
;    |OnChipM68xxIO:b2v_inst11|                                                                                                           ; 166 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11                                                                                                                                                                                                                                                                                                                   ; OnChipM68xxIO                       ; work         ;
;       |ACIA_6850:inst16|                                                                                                                ; 102 (49)            ; 96 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16                                                                                                                                                                                                                                                                                                  ; ACIA_6850                           ; work         ;
;          |ACIA_RX:RxDev|                                                                                                                ; 27 (27)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                    ; ACIA_RX                             ; work         ;
;          |ACIA_TX:TxDev|                                                                                                                ; 26 (26)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                    ; ACIA_TX                             ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                                                                                   ; 54 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1                                                                                                                                                                                                                                                                                     ; ACIA_BaudRate_Generator             ; work         ;
;          |ACIA_Clock:inst20|                                                                                                            ; 54 (54)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20                                                                                                                                                                                                                                                                   ; ACIA_Clock                          ; work         ;
;          |Latch3Bit:inst1|                                                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1                                                                                                                                                                                                                                                                     ; Latch3Bit                           ; work         ;
;       |M68xxIODecoder:inst|                                                                                                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst                                                                                                                                                                                                                                                                                               ; M68xxIODecoder                      ; work         ;
;    |OnChipROM16KWords:b2v_inst16|                                                                                                       ; 80 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16                                                                                                                                                                                                                                                                                                               ; OnChipROM16KWords                   ; work         ;
;       |OnChipRom16KWord:inst3|                                                                                                          ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3                                                                                                                                                                                                                                                                                        ; OnChipRom16KWord                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                        ; altsyncram                          ; work         ;
;             |altsyncram_s2k1:auto_generated|                                                                                            ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated                                                                                                                                                                                                                         ; altsyncram_s2k1                     ; work         ;
;                |altsyncram_enl2:altsyncram1|                                                                                            ; 2 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1                                                                                                                                                                                             ; altsyncram_enl2                     ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|decode_5la:decode5                                                                                                                                                                          ; decode_5la                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 62 (45)             ; 52 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                               ; sld_mod_ram_rom                     ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                            ; sld_rom_sr                          ; work         ;
;       |lpm_bustri0:inst|                                                                                                                ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst                                                                                                                                                                                                                                                                                              ; lpm_bustri0                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                              ; lpm_bustri                          ; work         ;
;    |OnChipRam256kbyte:b2v_inst6|                                                                                                        ; 107 (0)             ; 16 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6                                                                                                                                                                                                                                                                                                                ; OnChipRam256kbyte                   ; work         ;
;       |SramBlockDecoder_Verilog:inst1|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlockDecoder_Verilog:inst1                                                                                                                                                                                                                                                                                 ; SramBlockDecoder_Verilog            ; work         ;
;       |SramBlock_32KWord:inst3|                                                                                                         ; 25 (1)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3                                                                                                                                                                                                                                                                                        ; SramBlock_32KWord                   ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;       |SramBlock_32KWord:inst4|                                                                                                         ; 28 (4)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4                                                                                                                                                                                                                                                                                        ; SramBlock_32KWord                   ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;       |SramBlock_32KWord:inst5|                                                                                                         ; 26 (2)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5                                                                                                                                                                                                                                                                                        ; SramBlock_32KWord                   ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                                                                                       ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                        ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                     ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                           ; mux_ofb                             ; work         ;
;       |SramBlock_32KWord:inst|                                                                                                          ; 25 (1)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst                                                                                                                                                                                                                                                                                         ; SramBlock_32KWord                   ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                                                                                        ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                        ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                         ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                      ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                            ; mux_ofb                             ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                                                                                        ; Ram32kByte                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                        ; altsyncram                          ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                         ; altsyncram_2a04                     ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                      ; decode_8la                          ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                            ; mux_ofb                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 108 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 107 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 107 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 107 (1)             ; 114 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 106 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 106 (73)            ; 108 (80)                  ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |vga_system:vga_system_inst|                                                                                                         ; 166 (0)             ; 171 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst                                                                                                                                                                                                                                                                                                                 ; vga_system                          ; vga_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller             ; vga_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer           ; vga_system   ;
;       |vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|                                                                    ; 98 (46)             ; 61 (26)                   ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0                                                                                                                                                                                                                                                    ; vga_system_video_pixel_buffer_dma_0 ; vga_system   ;
;          |scfifo:Image_Buffer|                                                                                                          ; 52 (0)              ; 35 (0)                    ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer                                                                                                                                                                                                                                ; scfifo                              ; work         ;
;             |scfifo_vag1:auto_generated|                                                                                                ; 52 (5)              ; 35 (2)                    ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated                                                                                                                                                                                                     ; scfifo_vag1                         ; work         ;
;                |a_dpfifo_k2a1:dpfifo|                                                                                                   ; 47 (24)             ; 33 (13)                   ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo                                                                                                                                                                                ; a_dpfifo_k2a1                       ; work         ;
;                   |altsyncram_k3i1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram                                                                                                                                                        ; altsyncram_k3i1                     ; work         ;
;                   |cntr_h2b:rd_ptr_msb|                                                                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                            ; cntr_h2b                            ; work         ;
;                   |cntr_i2b:wr_ptr|                                                                                                     ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                ; cntr_i2b                            ; work         ;
;                   |cntr_u27:usedw_counter|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                         ; cntr_u27                            ; work         ;
;       |vga_system_video_rgb_resampler_1:video_rgb_resampler_1|                                                                          ; 2 (2)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1                                                                                                                                                                                                                                                          ; vga_system_video_rgb_resampler_1    ; vga_system   ;
;       |vga_system_video_vga_controller_0:video_vga_controller_0|                                                                        ; 66 (1)              ; 81 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                        ; vga_system_video_vga_controller_0   ; vga_system   ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 65 (65)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                           ; altera_up_avalon_video_vga_timing   ; vga_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component|altsyncram_ebt2:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; bufm.hex                      ;
; BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|altsyncram_jch2:altsyncram1|ALTSYNCRAM                           ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; bufm.hex                      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                          ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                          ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                          ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                          ;
; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./output/m68kdebugmonitor.mif ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                          ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst                                                                                                                                                                                                 ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                 ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                 ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT             ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                ; Ram32kByte.vhd  ;
; Altera ; altera_pll              ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:b2v_inst7                                                                                                                                                                                                                                                  ; ClockGen.vhd    ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst6                                                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst7                                                                                                                                                                                                                                ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst13                                                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15                                                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI              ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17                                                                                                                                                                                                                               ; lpm_bustri2.vhd ;
; Altera ; RAM: 2-PORT             ; 18.1    ; N/A          ; N/A          ; |MC68K|BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst                                                                                                                                                                                                        ; PixelBuffer.v   ;
; Altera ; RAM: 1-PORT             ; 18.1    ; N/A          ; N/A          ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst                                                                                                                                                                                                      ; ShadowBuffer.v  ;
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |MC68K|vga_system:vga_system_inst                                                                                                                                                                                                                                          ; vga_system.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                   ; vga_system.qsys ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid                                                                                      ; yes                                                              ; yes                                        ;
; vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 3                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; M68000CPU:b2v_inst17|TG68:inst|rw_e                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[8..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDDel                                                                                                                                       ; Lost fanout                                                                                                                    ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDEdge                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[1]                                                                                                                 ; Merged with M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                             ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[18..31]                                                                 ; Lost fanout                                                                                                                    ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|buffer_start_address[18..31]                                                                   ; Lost fanout                                                                                                                    ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rIPL_nr[1,2]                                                                                                                   ; Merged with M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rIPL_nr[0]                                                 ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[1,2]                                                                                                                                             ; Merged with M68000CPU:b2v_inst17|TG68:inst|cpuIPL[0]                                                                           ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[2..9,11..17]                                                            ; Merged with vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[10] ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|buffer_start_address[2..17]                                                                    ; Merged with vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[10] ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|buffer_swap                                                                                    ; Lost fanout                                                                                                                    ;
; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|back_buf_start_address[10]                                                                     ; Stuck at GND due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[0]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rIPL_nr[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|interrupt                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                         ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ReadSR                                                                                                                                       ; Lost fanout                                                                                                                    ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDInt                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]            ; Stuck at GND due to stuck port data_in                                                                                         ;
; BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                         ;
; Total Number of Removed Registers = 106                                                                                                                                                ;                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+---------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+---------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDEdge ; Stuck at GND              ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ReadSR,                      ;
;                                                   ; due to stuck port data_in ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDInt,                      ;
;                                                   ;                           ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[2]                   ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[0]          ; Stuck at VCC              ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rIPL_nr[0],    ;
;                                                   ; due to stuck port data_in ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|interrupt,     ;
;                                                   ;                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[6] ;
+---------------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1381  ;
; Number of registers using Synchronous Clear  ; 209   ;
; Number of registers using Synchronous Load   ; 168   ;
; Number of registers using Asynchronous Clear ; 660   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 855   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxDat          ; 1       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|state[0]       ; 81      ;
; M68000CPU:b2v_inst17|TG68:inst|uds_s                                   ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|uds_e                                   ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|lds_s                                   ; 3       ;
; M68000CPU:b2v_inst17|TG68:inst|lds_e                                   ; 3       ;
; M68000CPU:b2v_inst17|TG68:inst|as_s                                    ; 11      ;
; M68000CPU:b2v_inst17|TG68:inst|as_e                                    ; 11      ;
; M68000CPU:b2v_inst17|TG68:inst|rw_s                                    ; 34      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[12]     ; 83      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]     ; 99      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]     ; 60      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]      ; 97      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|SVmode         ; 24      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_interrupt ; 1       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[1] ; 74      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[2] ; 61      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[5] ; 46      ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|Reset                        ; 95      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rot_cnt[0]     ; 5       ;
; M68000CPU:b2v_inst17|TG68:inst|S_state[1]                              ; 6       ;
; M68000CPU:b2v_inst17|TG68:inst|S_state[0]                              ; 5       ;
; OnChipIO:b2v_inst8|Timer:Timer5|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer4|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer2|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer3|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer8|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer1|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer7|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer6|IRQ_Internal                           ; 2       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[13]      ; 7       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]       ; 3       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]       ; 3       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]      ; 3       ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxEmp          ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[14]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[11]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[10]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[17]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[16]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[13]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[12]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[9]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[8]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[7]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[6]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[23]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[22]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[19]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[18]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[3]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[2]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[1]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[0]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[23]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[22]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[17]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[16]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[19]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[18]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[14]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[13]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[12]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[9]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[8]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[1]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[0]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[11]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[10]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[7]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[6]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[3]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[2]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[17]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[16]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[23]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[22]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[19]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[18]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[14]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[13]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[12]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[9]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[8]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[11]                           ; 3       ;
; Total number of inverted registers = 305*                              ;         ;
+------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                               ; Type ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|BusRequestLogic:inst1|Current_state[0]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[29]                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxParity                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxShiftReg[6]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[15]                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|execOPC                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[15]                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[7]                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxBitCount[2]                                                                                                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1|stream_out_data[25]                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ReadRR                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_reg[15]                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[15]                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|TG68_PC[20]                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pixel_address[0]                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|line_address[6]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pending_reads[2]                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxShiftReg[7]                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[1]                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState[0]                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[5]                                                                                                                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[30]                                                                                                                                                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |MC68K|BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[5]                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[11]                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1|TheTimer[22]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[18]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3|TheTimer[20]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[22]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[23]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6|TheTimer[19]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7|TheTimer[18]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[21]                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1|TheTimer[9]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[15]                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3|TheTimer[0]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[8]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[4]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6|TheTimer[3]                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7|TheTimer[15]                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[12]                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|S_state[1]                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|lds_s                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[29]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[8]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|bit_number[4]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux55                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[28]                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[29]                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[25]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|movem_muxb[0]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst|ACIA1_Baud_Enable                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[8]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev|Mux0                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w0_n0_mux_dataout                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w6_n0_mux_dataout                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w6_n0_mux_dataout                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w6_n0_mux_dataout                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w6_n0_mux_dataout                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w7_n0_mux_dataout                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[4]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[3]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_b[2]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trapmake                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[12]                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[5]                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_source_addr[1]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[1]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[6]                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[6]                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[15]                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_dest_addr[1]                                                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[17]                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[3]                                                                                                                                                          ;
; 7:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[21]                                                                                                                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[3]                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[5]                                                                                                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[3]                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux221                                                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux222                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[8]                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Dram:b2v_inst2|M68kDramController_Verilog:inst1                                          ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; USER-ENCODED       ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; ON                 ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; ON                 ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; SPEED              ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; ON                 ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; NORMAL             ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for I2C_AV_Config:I2C_Configure_Audio_Chip                                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; USER-ENCODED       ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; ON                 ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; ON                 ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; SPEED              ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; ON                 ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; NORMAL             ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |MC68K                                                              ;
+------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[12]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[12]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[11]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[11]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[10]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[10]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[9]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[9]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[8]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[8]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[7]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[7]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[6]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[6]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[5]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[5]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[4]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[4]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[3]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[3]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[2]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[2]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[1]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[1]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_address[0]                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_address[0]                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_chipselect                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_chipselect                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_clken                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_clken                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_write                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_write                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[7]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[7]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[6]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[6]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[5]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[5]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_writedata[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_writedata[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[20]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[20]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[19]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[19]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_read          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_read          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; raw_onchip_memory_pixel_buffer_connection_readdata[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_clken                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_clken                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_chipselect               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_chipselect               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_write                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_write                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[7]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[7]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[6]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[6]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[5]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[5]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[4]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[4]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[3]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[3]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[2]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[2]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[1]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[1]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_m68k_connection_readdata[0]                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_m68k_connection_readdata[0]                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_address[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; onchip_memory_pixel_buffer_connection_readdata[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0]   ;
+------------------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component|altsyncram_ebt2:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|altsyncram_jch2:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MC68K ;
+---------------------------+-------+-----------------------------------+
; Parameter Name            ; Value ; Type                              ;
+---------------------------+-------+-----------------------------------+
; INPUT_X_NUM_ADDRESS_BITS  ; 10    ; Signed Integer                    ;
; INPUT_Y_NUM_ADDRESS_BITS  ; 9     ; Signed Integer                    ;
; OUTPUT_X_NUM_ADDRESS_BITS ; 8     ; Signed Integer                    ;
; OUTPUT_Y_NUM_ADDRESS_BITS ; 5     ; Signed Integer                    ;
+---------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                        ;
+------------------------------------+-------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                     ;
; WIDTH_A                            ; 16                            ; Signed Integer                                              ;
; WIDTHAD_A                          ; 14                            ; Signed Integer                                              ;
; NUMWORDS_A                         ; 16384                         ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                     ;
; WIDTH_B                            ; 1                             ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                     ;
; INIT_FILE                          ; ./output/m68kdebugmonitor.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s2k1               ; Untyped                                                     ;
+------------------------------------+-------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:b2v_inst2|M68kDramController_Verilog:inst1 ;
+---------------------+-------+----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                           ;
+---------------------+-------+----------------------------------------------------------------+
; PoweringUp          ; 00000 ; Unsigned Binary                                                ;
; DeviceDeselect      ; 11111 ; Unsigned Binary                                                ;
; NOP                 ; 10111 ; Unsigned Binary                                                ;
; BurstStop           ; 10110 ; Unsigned Binary                                                ;
; ReadOnly            ; 10101 ; Unsigned Binary                                                ;
; ReadAutoPrecharge   ; 10101 ; Unsigned Binary                                                ;
; WriteOnly           ; 10100 ; Unsigned Binary                                                ;
; WriteAutoPrecharge  ; 10100 ; Unsigned Binary                                                ;
; AutoRefresh         ; 10001 ; Unsigned Binary                                                ;
; BankActivate        ; 10011 ; Unsigned Binary                                                ;
; PrechargeSelectBank ; 10010 ; Unsigned Binary                                                ;
; PrechargeAllBanks   ; 10010 ; Unsigned Binary                                                ;
; ModeRegisterSet     ; 10000 ; Unsigned Binary                                                ;
; ExtModeRegisterSet  ; 10000 ; Unsigned Binary                                                ;
+---------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 4                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 50.000000 MHz          ; String                                              ;
; phase_shift3                         ; 10000 ps               ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_Configure_Audio_Chip ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                          ;
; I2C_Freq       ; 20000    ; Signed Integer                                          ;
; LUT_SIZE       ; 51       ; Signed Integer                                          ;
; Dummy_DATA     ; 0        ; Signed Integer                                          ;
; SET_LIN_L      ; 1        ; Signed Integer                                          ;
; SET_LIN_R      ; 2        ; Signed Integer                                          ;
; SET_HEAD_L     ; 3        ; Signed Integer                                          ;
; SET_HEAD_R     ; 4        ; Signed Integer                                          ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                          ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                          ;
; POWER_ON       ; 7        ; Signed Integer                                          ;
; SET_FORMAT     ; 8        ; Signed Integer                                          ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                          ;
; SET_ACTIVE     ; 10       ; Signed Integer                                          ;
; SET_VIDEO      ; 11       ; Signed Integer                                          ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                   ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                                        ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                                        ;
; WW                       ; 9                                ; Signed Integer                                                         ;
; HW                       ; 8                                ; Signed Integer                                                         ;
; MW                       ; 31                               ; Signed Integer                                                         ;
; DW                       ; 23                               ; Signed Integer                                                         ;
; EW                       ; 1                                ; Signed Integer                                                         ;
; PIXELS                   ; 640                              ; Signed Integer                                                         ;
; LINES                    ; 480                              ; Signed Integer                                                         ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 26          ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_vag1 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1 ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                       ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; IDW            ; 23               ; Signed Integer                                                                             ;
; ODW            ; 29               ; Signed Integer                                                                             ;
; IEW            ; 1                ; Signed Integer                                                                             ;
; OEW            ; 1                ; Signed Integer                                                                             ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                                            ;
; STATUS_IN      ; 0000000000010111 ; Unsigned Binary                                                                            ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                                                            ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                            ;
; DW                      ; 29         ; Signed Integer                                                                            ;
; R_UI                    ; 29         ; Signed Integer                                                                            ;
; R_LI                    ; 22         ; Signed Integer                                                                            ;
; G_UI                    ; 19         ; Signed Integer                                                                            ;
; G_LI                    ; 12         ; Signed Integer                                                                            ;
; B_UI                    ; 9          ; Signed Integer                                                                            ;
; B_LI                    ; 2          ; Signed Integer                                                                            ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                            ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                            ;
; H_SYNC                  ; 96         ; Signed Integer                                                                            ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                            ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                            ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                            ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                            ;
; V_SYNC                  ; 2          ; Signed Integer                                                                            ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                            ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                            ;
; LW                      ; 10         ; Signed Integer                                                                            ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                           ;
; PW                      ; 10         ; Signed Integer                                                                            ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                           ;
+-------------------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                   ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                                         ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                         ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                         ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                         ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                         ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                         ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                         ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                         ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                         ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                         ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                         ;
; PW                      ; 10         ; Signed Integer                                                                                                                         ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                                        ;
; LW                      ; 10         ; Signed Integer                                                                                                                         ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                                        ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; bufm.hex             ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ebt2      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; bufm.hex             ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_24r1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                   ;
; Entity Instance                           ; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                           ;
; Entity Instance            ; vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 26                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Midway8080MemoryAdapter:midway8080_memory_adapter_inst"                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rgb_data_out ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (32 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BufferSystem:buffer_system_inst"                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; shadow_buffer_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0"                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1"                                                                       ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; slave_read       ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; slave_readdata   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; slave_address    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_byteenable ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_read       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_write      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_writedata  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_readdata   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; stream_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_system:vga_system_inst"                                                                                                                     ;
+------------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                             ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_out_BLANK                                                    ; Output ; Info     ; Explicitly unconnected                                                              ;
; vga_out_SYNC                                                     ; Output ; Info     ; Explicitly unconnected                                                              ;
; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_pixel_buffer_dma_0_avalon_pixel_dma_master_lock            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; nIn[3] ; Input ; Info     ; Stuck at VCC                                                ;
; nIn[2] ; Input ; Info     ; Stuck at GND                                                ;
; nIn[1] ; Input ; Info     ; Stuck at VCC                                                ;
; nIn[0] ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; nIn[1..0] ; Input ; Info     ; Stuck at VCC                                             ;
; nIn[3]    ; Input ; Info     ; Stuck at VCC                                             ;
; nIn[2]    ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; nIn[3..2] ; Input ; Info     ; Stuck at VCC                                             ;
; nIn[1..0] ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; nIn[1..0] ; Input ; Info     ; Stuck at VCC                                             ;
; nIn[3..2] ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; nIn[3..2] ; Input ; Info     ; Stuck at GND                                             ;
; nIn[1]    ; Input ; Info     ; Stuck at VCC                                             ;
; nIn[0]    ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; nIn[3..1] ; Input ; Info     ; Stuck at GND                                             ;
; nIn[0]    ; Input ; Info     ; Stuck at VCC                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockGen:b2v_inst7"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TraceExceptionGenerator:b2v_inst30"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; traceirq_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterruptPriorityEncoder:b2v_inst28"                                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; irq7_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq7_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq6_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq6_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq5_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq5_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq4_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq4_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq3_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq3_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq2_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq2_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq1_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq1_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AddressDecoder_Verilog:b2v_inst20"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DMASelect_L  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; GraphicsCS_L ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CPU_DMA_Mux:b2v_inst14" ;
+----------------+-------+----------+----------------+
; Port           ; Type  ; Severity ; Details        ;
+----------------+-------+----------+----------------+
; cpu_dma_select ; Input ; Info     ; Stuck at VCC   ;
+----------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 16384 ; Read/Write ; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated            ;
; 1              ; NONE        ; 8     ; 8192  ; Read/Write ; BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_ff                                  ; 1083   ;
;     CLR                                    ; 320    ;
;     CLR SCLR                               ; 6      ;
;     CLR SLD                                ; 2      ;
;     ENA                                    ; 233    ;
;     ENA CLR                                ; 174    ;
;     ENA CLR SCLR                           ; 16     ;
;     ENA CLR SLD                            ; 37     ;
;     ENA SCLR                               ; 84     ;
;     ENA SLD                                ; 87     ;
;     SCLR                                   ; 47     ;
;     SLD                                    ; 3      ;
;     plain                                  ; 74     ;
; arriav_io_obuf                             ; 19     ;
; arriav_lcell_comb                          ; 3848   ;
;     arith                                  ; 617    ;
;         0 data inputs                      ; 13     ;
;         1 data inputs                      ; 349    ;
;         2 data inputs                      ; 65     ;
;         3 data inputs                      ; 25     ;
;         4 data inputs                      ; 38     ;
;         5 data inputs                      ; 127    ;
;     extend                                 ; 126    ;
;         7 data inputs                      ; 126    ;
;     normal                                 ; 3101   ;
;         0 data inputs                      ; 4      ;
;         1 data inputs                      ; 64     ;
;         2 data inputs                      ; 337    ;
;         3 data inputs                      ; 395    ;
;         4 data inputs                      ; 520    ;
;         5 data inputs                      ; 638    ;
;         6 data inputs                      ; 1143   ;
;     shared                                 ; 4      ;
;         0 data inputs                      ; 1      ;
;         3 data inputs                      ; 3      ;
; blackbox                                   ; 2      ;
;         68kDramController_Verilog:inst1    ; 1      ;
;     I2C_AV_Config:I2C_Configure_Audio_Chip ; 1      ;
; boundary_port                              ; 278    ;
; generic_pll                                ; 3      ;
; stratixv_ram_block                         ; 393    ;
;                                            ;        ;
; Max LUT depth                              ; 19.00  ;
; Average LUT depth                          ; 9.11   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 06 22:47:50 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file midway_memory_adapter.v
    Info (12023): Found entity 1: Midway8080MemoryAdapter File: C:/CosmicImpalasM68K/midway_memory_adapter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer_system.v
    Info (12023): Found entity 1: BufferSystem File: C:/CosmicImpalasM68K/buffer_system.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file midway8080_memory_adapter_encrypted.qxp
    Info (12023): Found entity 1: midway8080_memory_adapter File: C:/CosmicImpalasM68K/midway8080_memory_adapter_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller.qxp
    Info (12023): Found entity 1: M68kDramController_Verilog File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config_encrypted.qxp
    Info (12023): Found entity 1: I2C_AV_Config File: C:/CosmicImpalasM68K/I2C_AV_Config_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file buffer_system_encrypted.qxp
    Info (12023): Found entity 1: buffer_system File: C:/CosmicImpalasM68K/buffer_system_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/vga_system.v
    Info (12023): Found entity 1: vga_system File: C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_system_video_vga_controller_0 File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_video_rgb_resampler_1.v
    Info (12023): Found entity 1: vga_system_video_rgb_resampler_1 File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_rgb_resampler_1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v
    Info (12023): Found entity 1: vga_system_video_pixel_buffer_dma_0 File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN File: C:/CosmicImpalasM68K/lpm_bustri0.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri0 File: C:/CosmicImpalasM68K/lpm_bustri0.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.v
    Info (12023): Found entity 1: MC68K File: C:/CosmicImpalasM68K/MC68K.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr File: C:/CosmicImpalasM68K/Latch8Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch8Bit File: C:/CosmicImpalasM68K/Latch8Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr File: C:/CosmicImpalasM68K/InterruptPriorityEncoder.vhd Line: 21
    Info (12023): Found entity 1: InterruptPriorityEncoder File: C:/CosmicImpalasM68K/InterruptPriorityEncoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr File: C:/CosmicImpalasM68K/IODecoder.vhd Line: 56
    Info (12023): Found entity 1: IODecoder File: C:/CosmicImpalasM68K/IODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr File: C:/CosmicImpalasM68K/LCD_Controller.vhd Line: 24
    Info (12023): Found entity 1: LCD_Controller File: C:/CosmicImpalasM68K/LCD_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr File: C:/CosmicImpalasM68K/HexTo7SegmentDisplay.vhd Line: 17
    Info (12023): Found entity 1: HexTo7SegmentDisplay File: C:/CosmicImpalasM68K/HexTo7SegmentDisplay.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr File: C:/CosmicImpalasM68K/Timer.vhd Line: 28
    Info (12023): Found entity 1: Timer File: C:/CosmicImpalasM68K/Timer.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN File: C:/CosmicImpalasM68K/lpm_bustri2.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri2 File: C:/CosmicImpalasM68K/lpm_bustri2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic File: C:/CosmicImpalasM68K/TG68.vhd Line: 66
    Info (12023): Found entity 1: TG68 File: C:/CosmicImpalasM68K/TG68.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a File: C:/CosmicImpalasM68K/DataMapper68k.vhd Line: 15
    Info (12023): Found entity 1: DataMapper68k File: C:/CosmicImpalasM68K/DataMapper68k.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl File: C:/CosmicImpalasM68K/ACIA_6850.vhd Line: 87
    Info (12023): Found entity 1: ACIA_6850 File: C:/CosmicImpalasM68K/ACIA_6850.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl File: C:/CosmicImpalasM68K/ACIA_RX.vhd Line: 76
    Info (12023): Found entity 1: ACIA_RX File: C:/CosmicImpalasM68K/ACIA_RX.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl File: C:/CosmicImpalasM68K/ACIA_TX.vhd Line: 65
    Info (12023): Found entity 1: ACIA_TX File: C:/CosmicImpalasM68K/ACIA_TX.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr File: C:/CosmicImpalasM68K/M68xxIODecoder.vhd Line: 19
    Info (12023): Found entity 1: M68xxIODecoder File: C:/CosmicImpalasM68K/M68xxIODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr File: C:/CosmicImpalasM68K/Latch3Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch3Bit File: C:/CosmicImpalasM68K/Latch3Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs File: C:/CosmicImpalasM68K/ACIA_Clock.vhd Line: 12
    Info (12022): Found design unit 2: bit_funcs-body File: C:/CosmicImpalasM68K/ACIA_Clock.vhd Line: 21
    Info (12022): Found design unit 3: ACIA_Clock-rtl File: C:/CosmicImpalasM68K/ACIA_Clock.vhd Line: 58
    Info (12023): Found entity 1: ACIA_Clock File: C:/CosmicImpalasM68K/ACIA_Clock.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 87
    Info (12023): Found entity 1: TG68_fast File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr File: C:/CosmicImpalasM68K/TraceExceptionGenerator.vhd Line: 20
    Info (12023): Found entity 1: TraceExceptionGenerator File: C:/CosmicImpalasM68K/TraceExceptionGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr File: C:/CosmicImpalasM68K/TraceExceptionControlBit.vhd Line: 18
    Info (12023): Found entity 1: TraceExceptionControlBit File: C:/CosmicImpalasM68K/TraceExceptionControlBit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm File: C:/CosmicImpalasM68K/BusRequestLogic.vhd Line: 16
    Info (12023): Found entity 1: BusRequestLogic File: C:/CosmicImpalasM68K/BusRequestLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN File: C:/CosmicImpalasM68K/SingleBitTriState.vhd Line: 52
    Info (12023): Found entity 1: SingleBitTriState File: C:/CosmicImpalasM68K/SingleBitTriState.vhd Line: 42
Warning (12019): Can't analyze file -- file DMAController.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr File: C:/CosmicImpalasM68K/CPU_DMA_Mux.vhd Line: 37
    Info (12023): Found entity 1: CPU_DMA_Mux File: C:/CosmicImpalasM68K/CPU_DMA_Mux.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Warning (12019): Can't analyze file -- file GraphicsFrameBufferMemory.bdf is missing
Warning (12019): Can't analyze file -- file IIC_SPI_Interface.bdf is missing
Warning (12019): Can't analyze file -- file ColourPallette_2PortRam.vhd is missing
Warning (12019): Can't analyze file -- file CanBus.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Warning (12019): Can't analyze file -- file Video_Controller800x480.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl File: C:/CosmicImpalasM68K/ClockGen.vhd Line: 23
    Info (12023): Found entity 1: ClockGen File: C:/CosmicImpalasM68K/ClockGen.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002 File: C:/CosmicImpalasM68K/ClockGen/ClockGen_0002.v Line: 2
Warning (12019): Can't analyze file -- file OnChip32KWord.vhd is missing
Warning (12019): Can't analyze file -- file M68kDramController_Verilog.v is missing
Warning (12019): Can't analyze file -- file GraphicsLCD_Controller_verilog.v is missing
Warning (12019): Can't analyze file -- file RamAddressMapper_Verilog.v is missing
Warning (12019): Can't analyze file -- file GraphicsController_Verilog.v is missing
Warning (12019): Can't analyze file -- file VGADataMux_Verilog.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram32kbyte.vhd
    Info (12022): Found design unit 1: ram32kbyte-SYN File: C:/CosmicImpalasM68K/Ram32kByte.vhd Line: 55
    Info (12023): Found entity 1: Ram32kByte File: C:/CosmicImpalasM68K/Ram32kByte.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf
    Info (12023): Found entity 1: SramBlock_32KWord
Info (12021): Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v
    Info (12023): Found entity 1: SramBlockDecoder_Verilog File: C:/CosmicImpalasM68K/SramBlockDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v
    Info (12023): Found entity 1: AddressDecoder_Verilog File: C:/CosmicImpalasM68K/AddressDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v
    Info (12023): Found entity 1: Dtack_Generator_Verilog File: C:/CosmicImpalasM68K/Dtack_Generator_Verilog.v Line: 1
Warning (12019): Can't analyze file -- file math_func_package.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file pixelbuffer.v
    Info (12023): Found entity 1: PixelBuffer File: C:/CosmicImpalasM68K/PixelBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file shadowbuffer.v
    Info (12023): Found entity 1: ShadowBuffer File: C:/CosmicImpalasM68K/ShadowBuffer.v Line: 39
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MC68K.v(96): object "InPortB" assigned a value but never read File: C:/CosmicImpalasM68K/MC68K.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at MC68K.v(160): object "vga_clk" assigned a value but never read File: C:/CosmicImpalasM68K/MC68K.v Line: 160
Warning (10034): Output port "LEDR" at MC68K.v(42) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 42
Warning (10034): Output port "AUD_DACDAT" at MC68K.v(49) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 49
Warning (10034): Output port "AUD_XCK" at MC68K.v(51) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 51
Warning (10034): Output port "ADC_CONVST" at MC68K.v(58) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 58
Warning (10034): Output port "ADC_DIN" at MC68K.v(59) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 59
Warning (10034): Output port "ADC_SCLK" at MC68K.v(61) has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 61
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:b2v_inst11" File: C:/CosmicImpalasM68K/MC68K.v Line: 180
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev" File: C:/CosmicImpalasM68K/ACIA_6850.vhd Line: 226
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev" File: C:/CosmicImpalasM68K/ACIA_6850.vhd Line: 242
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:b2v_inst14" File: C:/CosmicImpalasM68K/MC68K.v Line: 206
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:b2v_inst16" File: C:/CosmicImpalasM68K/MC68K.v Line: 214
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" File: C:/CosmicImpalasM68K/lpm_bustri0.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" File: C:/CosmicImpalasM68K/lpm_bustri0.vhd Line: 71
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/CosmicImpalasM68K/lpm_bustri0.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file onchiprom16kword.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: OnChipRom16KWord File: C:/CosmicImpalasM68K/onchiprom16kword.v Line: 39
Info (12128): Elaborating entity "OnChipRom16KWord" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/onchiprom16kword.v Line: 81
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/onchiprom16kword.v Line: 81
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/CosmicImpalasM68K/onchiprom16kword.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./output/m68kdebugmonitor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2k1.tdf
    Info (12023): Found entity 1: altsyncram_s2k1 File: C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s2k1" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enl2.tdf
    Info (12023): Found entity 1: altsyncram_enl2 File: C:/CosmicImpalasM68K/db/altsyncram_enl2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_enl2" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1" File: C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf Line: 34
Warning (113028): 7077 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/CosmicImpalasM68K/output/m68kdebugmonitor.mif Line: 1
    Warning (113027): Addresses ranging from 96 to 511 are not initialized File: C:/CosmicImpalasM68K/output/m68kdebugmonitor.mif Line: 1
    Warning (113027): Addresses ranging from 9723 to 16383 are not initialized File: C:/CosmicImpalasM68K/output/m68kdebugmonitor.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/CosmicImpalasM68K/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|decode_5la:decode4" File: C:/CosmicImpalasM68K/db/altsyncram_enl2.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/CosmicImpalasM68K/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|mux_4hb:mux6" File: C:/CosmicImpalasM68K/db/altsyncram_enl2.tdf Line: 47
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf Line: 35
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/CosmicImpalasM68K/db/altsyncram_s2k1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:b2v_inst17" File: C:/CosmicImpalasM68K/MC68K.v Line: 231
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:b2v_inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst" File: C:/CosmicImpalasM68K/TG68.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 336
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 345
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:b2v_inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "Dram" for hierarchy "Dram:b2v_inst2" File: C:/CosmicImpalasM68K/MC68K.v Line: 257
Info (12128): Elaborating entity "M68kDramController_Verilog" for hierarchy "Dram:b2v_inst2|M68kDramController_Verilog:inst1"
Info (12128): Elaborating entity "AddressDecoder_Verilog" for hierarchy "AddressDecoder_Verilog:b2v_inst20" File: C:/CosmicImpalasM68K/MC68K.v Line: 269
Info (12128): Elaborating entity "Dtack_Generator_Verilog" for hierarchy "Dtack_Generator_Verilog:b2v_inst21" File: C:/CosmicImpalasM68K/MC68K.v Line: 295
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:b2v_inst28" File: C:/CosmicImpalasM68K/MC68K.v Line: 311
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:b2v_inst30" File: C:/CosmicImpalasM68K/MC68K.v Line: 322
Info (12128): Elaborating entity "OnChipRam256kbyte" for hierarchy "OnChipRam256kbyte:b2v_inst6" File: C:/CosmicImpalasM68K/MC68K.v Line: 336
Info (12128): Elaborating entity "SramBlock_32KWord" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst"
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" File: C:/CosmicImpalasM68K/lpm_bustri2.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" File: C:/CosmicImpalasM68K/lpm_bustri2.vhd Line: 71
Info (12133): Instantiated megafunction "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/CosmicImpalasM68K/lpm_bustri2.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "Ram32kByte" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/Ram32kByte.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/Ram32kByte.vhd Line: 62
Info (12133): Instantiated megafunction "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/CosmicImpalasM68K/Ram32kByte.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2a04.tdf
    Info (12023): Found entity 1: altsyncram_2a04 File: C:/CosmicImpalasM68K/db/altsyncram_2a04.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2a04" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/CosmicImpalasM68K/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3" File: C:/CosmicImpalasM68K/db/altsyncram_2a04.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/CosmicImpalasM68K/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2" File: C:/CosmicImpalasM68K/db/altsyncram_2a04.tdf Line: 42
Info (12128): Elaborating entity "SramBlockDecoder_Verilog" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlockDecoder_Verilog:inst1"
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:b2v_inst7" File: C:/CosmicImpalasM68K/MC68K.v Line: 346
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst" File: C:/CosmicImpalasM68K/ClockGen.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/CosmicImpalasM68K/ClockGen/ClockGen_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/CosmicImpalasM68K/ClockGen/ClockGen_0002.v Line: 94
Info (12133): Instantiated megafunction "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/CosmicImpalasM68K/ClockGen/ClockGen_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "10000 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:b2v_inst8" File: C:/CosmicImpalasM68K/MC68K.v Line: 385
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:b2v_inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:b2v_inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:b2v_inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:b2v_inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:b2v_inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:I2C_Configure_Audio_Chip" File: C:/CosmicImpalasM68K/MC68K.v Line: 406
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/CosmicImpalasM68K/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0" File: C:/CosmicImpalasM68K/MC68K.v Line: 410
Info (12128): Elaborating entity "vga_system" for hierarchy "vga_system:vga_system_inst" File: C:/CosmicImpalasM68K/MC68K.v Line: 435
Info (12128): Elaborating entity "vga_system_video_pixel_buffer_dma_0" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0" File: C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v Line: 57
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 237
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 238
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 243
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 244
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (10) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 324
Warning (10230): Verilog HDL assignment warning at vga_system_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (9) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 338
Info (12128): Elaborating entity "scfifo" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 396
Info (12130): Elaborated megafunction instantiation "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 396
Info (12133): Instantiated megafunction "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer" with the following parameter: File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_pixel_buffer_dma_0.v Line: 396
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vag1.tdf
    Info (12023): Found entity 1: scfifo_vag1 File: C:/CosmicImpalasM68K/db/scfifo_vag1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_vag1" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k2a1 File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k2a1" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo" File: C:/CosmicImpalasM68K/db/scfifo_vag1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3i1.tdf
    Info (12023): Found entity 1: altsyncram_k3i1 File: C:/CosmicImpalasM68K/db/altsyncram_k3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k3i1" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/CosmicImpalasM68K/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/CosmicImpalasM68K/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/CosmicImpalasM68K/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_u27:usedw_counter" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/CosmicImpalasM68K/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/CosmicImpalasM68K/db/a_dpfifo_k2a1.tdf Line: 58
Info (12128): Elaborating entity "vga_system_video_rgb_resampler_1" for hierarchy "vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1" File: C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at vga_system_video_rgb_resampler_1.v(118): object "a" assigned a value but never read File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_rgb_resampler_1.v Line: 118
Info (12128): Elaborating entity "vga_system_video_vga_controller_0" for hierarchy "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0" File: C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v Line: 92
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/vga_system_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga_system:vga_system_inst|altera_reset_controller:rst_controller" File: C:/CosmicImpalasM68K/vga_system/synthesis/vga_system.v Line: 155
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/CosmicImpalasM68K/vga_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "BufferSystem" for hierarchy "BufferSystem:buffer_system_inst" File: C:/CosmicImpalasM68K/MC68K.v Line: 484
Info (12128): Elaborating entity "PixelBuffer" for hierarchy "BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst" File: C:/CosmicImpalasM68K/buffer_system.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/PixelBuffer.v Line: 103
Info (12130): Elaborated megafunction instantiation "BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/PixelBuffer.v Line: 103
Info (12133): Instantiated megafunction "BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/CosmicImpalasM68K/PixelBuffer.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "bufm.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebt2.tdf
    Info (12023): Found entity 1: altsyncram_ebt2 File: C:/CosmicImpalasM68K/db/altsyncram_ebt2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ebt2" for hierarchy "BufferSystem:buffer_system_inst|PixelBuffer:PixelBuffer_inst|altsyncram:altsyncram_component|altsyncram_ebt2:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ShadowBuffer" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst" File: C:/CosmicImpalasM68K/buffer_system.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/ShadowBuffer.v Line: 88
Info (12130): Elaborated megafunction instantiation "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component" File: C:/CosmicImpalasM68K/ShadowBuffer.v Line: 88
Info (12133): Instantiated megafunction "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/CosmicImpalasM68K/ShadowBuffer.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bufm.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_24r1.tdf
    Info (12023): Found entity 1: altsyncram_24r1 File: C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_24r1" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jch2.tdf
    Info (12023): Found entity 1: altsyncram_jch2 File: C:/CosmicImpalasM68K/db/altsyncram_jch2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jch2" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|altsyncram_jch2:altsyncram1" File: C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf Line: 38
Info (12133): Instantiated megafunction "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/CosmicImpalasM68K/db/altsyncram_24r1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "BufferSystem:buffer_system_inst|ShadowBuffer:ShadowBuffer_inst|altsyncram:altsyncram_component|altsyncram_24r1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: d:/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "Midway8080MemoryAdapter" for hierarchy "Midway8080MemoryAdapter:midway8080_memory_adapter_inst" File: C:/CosmicImpalasM68K/MC68K.v Line: 528
Warning (10230): Verilog HDL assignment warning at midway_memory_adapter.v(11): truncated value with size 9 to match size of target (8) File: C:/CosmicImpalasM68K/midway_memory_adapter.v Line: 11
Warning (10230): Verilog HDL assignment warning at midway_memory_adapter.v(12): truncated value with size 8 to match size of target (5) File: C:/CosmicImpalasM68K/midway_memory_adapter.v Line: 12
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.06.22:48:19 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/CosmicImpalasM68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram|q_b[25]" File: C:/CosmicImpalasM68K/db/altsyncram_k3i1.tdf Line: 737
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvj1.tdf
    Info (12023): Found entity 1: altsyncram_lvj1 File: C:/CosmicImpalasM68K/db/altsyncram_lvj1.tdf Line: 27
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/CosmicImpalasM68K/MC68K.v Line: 50
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[0]" to the node "DataBusIn[0]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[1]" to the node "DataBusIn[1]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[2]" to the node "DataBusIn[2]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[3]" to the node "DataBusIn[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[4]" to the node "DataBusIn[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[5]" to the node "DataBusIn[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[6]" to the node "DataBusIn[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[7]" to the node "DataBusIn[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[8]" to the node "DataBusIn[8]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[9]" to the node "DataBusIn[9]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[10]" to the node "DataBusIn[10]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[11]" to the node "DataBusIn[11]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[12]" to the node "DataBusIn[12]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[13]" to the node "DataBusIn[13]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[14]" to the node "DataBusIn[14]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[15]" to the node "DataBusIn[15]" File: C:/CosmicImpalasM68K/MC68K.v Line: 87
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[0]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[0]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[1]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[1]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[2]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[2]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[3]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[3]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[4]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[4]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[5]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[5]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[6]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[6]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "DataBusIn_Composite[7]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[7]" into an OR gate File: C:/CosmicImpalasM68K/MC68K.v Line: 87
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DataOut[0]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[8]" into an OR gate File: C:/CosmicImpalasM68K/ACIA_6850.vhd Line: 70
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[1]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[9]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[2]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[10]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[3]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[11]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[4]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[12]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[5]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[13]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[6]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[14]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[7]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[15]" into an OR gate File: C:/CosmicImpalasM68K/Timer.vhd Line: 16
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DRAM_DQ[0]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[1]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[2]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[3]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[4]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[5]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[6]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[7]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[8]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[9]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[10]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[11]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[12]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[13]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[14]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "DRAM_DQ[15]~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 35
    Warning (13010): Node "FPGA_I2C_SDAT~synth" File: C:/CosmicImpalasM68K/MC68K.v Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 36
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 37
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 38
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 39
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 40
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 41
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 42
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 51
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 58
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 59
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/CosmicImpalasM68K/MC68K.v Line: 61
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 65
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/CosmicImpalasM68K/MC68K.v Line: 70
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[5] will power up to High File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 2525
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[1] will power up to High File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 2525
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[2] will power up to High File: C:/CosmicImpalasM68K/TG68_fast.vhd Line: 2525
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[0]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[1]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[2]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_readdata[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 132
    Info (17048): Logic cell "onchip_memory_m68k_connection_clken" File: C:/CosmicImpalasM68K/MC68K.v Line: 130
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_chipselect" File: C:/CosmicImpalasM68K/MC68K.v Line: 146
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_write" File: C:/CosmicImpalasM68K/MC68K.v Line: 147
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[0]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[1]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[2]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[8]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[9]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[10]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[11]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_address[12]" File: C:/CosmicImpalasM68K/MC68K.v Line: 144
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest" File: C:/CosmicImpalasM68K/MC68K.v Line: 153
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[5]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[7]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[4]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[1]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[0]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12]" File: C:/CosmicImpalasM68K/MC68K.v Line: 154
    Info (17048): Logic cell "raw_onchip_memory_pixel_buffer_connection_readdata[2]" File: C:/CosmicImpalasM68K/MC68K.v Line: 148
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[6]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[1]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[3]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[0]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
    Info (17048): Logic cell "onchip_memory_pixel_buffer_connection_readdata[2]" File: C:/CosmicImpalasM68K/MC68K.v Line: 149
Info (144001): Generated suppressed messages file C:/CosmicImpalasM68K/MC68K.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 8 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[0]" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[1]" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[2]" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[3]" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[4]" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|SDram_CS_L" File: C:/CosmicImpalasM68K/M68kDramController.qxp Line: -1
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TraceRequest_L" File: C:/CosmicImpalasM68K/MC68K.v Line: 6
    Warning (15610): No output dependent on input pin "IRQ2_L" File: C:/CosmicImpalasM68K/MC68K.v Line: 7
    Warning (15610): No output dependent on input pin "IRQ4_L" File: C:/CosmicImpalasM68K/MC68K.v Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/CosmicImpalasM68K/MC68K.v Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/CosmicImpalasM68K/MC68K.v Line: 9
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/CosmicImpalasM68K/MC68K.v Line: 46
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/CosmicImpalasM68K/MC68K.v Line: 60
Info (21057): Implemented 5291 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 187 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 4666 logic cells
    Info (21064): Implemented 393 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 5047 megabytes
    Info: Processing ended: Sun Apr 06 22:49:31 2025
    Info: Elapsed time: 00:01:41
    Info: Total CPU time (on all processors): 00:01:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/CosmicImpalasM68K/MC68K.map.smsg.


