<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: assume final test
should_fail: 0
tags: 16.4
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-16
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-16/16.2--assume-final.sv.html" target="file-frame">tests/chapter-16/16.2--assume-final.sv</a>
time_elapsed: 0.091s
ram usage: 11552 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-16/16.2--assume-final.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assume-final.sv:9</a>: Duplicate declaration of signal: &#39;a&#39;
                                                                                      : ... note: ANSI ports must have type declared with the I/O (IEEE 2017 23.2.2.2)
logic a;
      ^
        <a href="../../../tests/chapter-16/16.2--assume-final.sv.html#l-7" target="file-frame">tests/chapter-16/16.2--assume-final.sv:7</a>: ... Location of original declaration
module top(input a);
                 ^
%Error: Exiting due to 1 error(s)

</pre>
</body>