Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 22:22:59 2025
| Host         : WIN-BCVJMC16P3P running 64-bit major release  (build 9200)
| Command      : report_utilization -file controllore_cod_utilization_placed.rpt -pb controllore_cod_utilization_placed.pb
| Design       : controllore_cod
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |   17 |     0 |          0 |    203128 | <0.01 |
|   LUT as Logic          |   17 |     0 |          0 |    203128 | <0.01 |
|   LUT as Memory         |    0 |     0 |          0 |    112800 |  0.00 |
| CLB Registers           |   24 |     0 |          0 |    406256 | <0.01 |
|   Register as Flip Flop |   20 |     0 |          0 |    406256 | <0.01 |
|   Register as Latch     |    4 |     0 |          0 |    406256 | <0.01 |
| CARRY8                  |    0 |     0 |          0 |     30300 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |    121200 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     60600 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     30300 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1     |          Yes |           - |          Set |
| 3     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 19    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |    4 |     0 |          0 |     30300 |  0.01 |
|   CLBL                                     |    2 |     0 |            |           |       |
|   CLBM                                     |    2 |     0 |            |           |       |
| LUT as Logic                               |   17 |     0 |          0 |    203128 | <0.01 |
|   using O5 output only                     |    1 |       |            |           |       |
|   using O6 output only                     |   12 |       |            |           |       |
|   using O5 and O6                          |    4 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |    112800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              |   24 |     0 |          0 |    406256 | <0.01 |
|   Register driven from within the CLB      |    8 |       |            |           |       |
|   Register driven from outside the CLB     |   16 |       |            |           |       |
|     LUT in front of the register is unused |   16 |       |            |           |       |
|     LUT in front of the register is used   |    0 |       |            |           |       |
| Unique Control Sets                        |    4 |       |          0 |     60600 | <0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       540 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       540 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1080 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1700 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   18 |    18 |          0 |       312 |  5.77 |
| HPIOB            |    0 |     0 |          0 |       208 |  0.00 |
| HRIO             |   18 |    18 |          0 |       104 | 17.31 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       240 |  0.42 |
| BUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       120 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV  |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV |    0 |     0 |          0 |        10 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   19 |            Register |
| INBUF    |   10 |                 I/O |
| IBUFCTRL |   10 |              Others |
| LUT6     |    9 |                 CLB |
| OBUF     |    8 |                 I/O |
| LUT5     |    6 |                 CLB |
| LUT4     |    3 |                 CLB |
| LDCE     |    3 |            Register |
| LUT3     |    2 |                 CLB |
| LUT2     |    1 |                 CLB |
| LDPE     |    1 |            Register |
| FDSE     |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


