// Seed: 437281726
module module_0 (
    input reg id_0
);
  always #1 id_1 <= 1'b0 ? !id_1 : 1 - 1;
  assign id_1 = 1 - 1 ? 1 : id_0;
  reg id_2 = id_0;
  always id_1 = 1;
  always id_2 <= 1;
  always begin
    begin
      id_2 <= id_2;
    end
  end
endmodule
`define pp_1 0
