<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<part_info part_name="xcau15p-ubva368-1-e">
<pins> 
   
  <pin index="1" name ="rgb_led_0" iostandard="LVCMOS33" loc="M10"/>
  <pin index="2" name ="rgb_led_1" iostandard="LVCMOS33" loc="K11"/>
  <pin index="3" name ="rgb_led_2" iostandard="LVCMOS33" loc="L11"/>
  <pin index="4" name ="pcie_mgt_clkn" loc="R1"/>
	<pin index="5" name ="pcie_mgt_clkp" loc="T1"/>
	<pin index="6" name ="pcie_perstn_rst" iostandard="LVCMOS33" loc="V9"/>
  <pin index="7" name ="pcie_rx0_n" loc="V5"/>
	<pin index="8" name ="pcie_rx1_n" loc="T5"/>
	<pin index="9" name ="pcie_rx2_n" loc="P5"/>
	<pin index="10" name ="pcie_rx3_n" loc="M5"/>
	<pin index="11" name ="pcie_rx0_p" loc="V6"/>
	<pin index="12" name ="pcie_rx1_p" loc="T6"/>
	<pin index="13" name ="pcie_rx2_p" loc="P6"/>
	<pin index="14" name ="pcie_rx3_p" loc="M6"/>
  <pin index="15" name ="pcie_tx0_n" loc="U3"/>
	<pin index="16" name ="pcie_tx1_n" loc="R3"/>
	<pin index="17" name ="pcie_tx2_n" loc="N3"/>
	<pin index="18" name ="pcie_tx3_n" loc="L3"/>
	<pin index="19" name ="pcie_tx0_p" loc="U4"/>
	<pin index="20" name ="pcie_tx1_p" loc="R4"/>
	<pin index="21" name ="pcie_tx2_p" loc="N4"/>
	<pin index="22" name ="pcie_tx3_p" loc="L4"/>
  <pin index="23" name="ddr4_rtl_0_act_n" iostandard="SSTL12_DCI" loc="B16"/>
  <pin index="24" name="ddr4_rtl_0_adr[0]"  iostandard="SSTL12_DCI" loc="C14"/>
  <pin index="25" name="ddr4_rtl_0_adr[1]"  iostandard="SSTL12_DCI" loc="H13"/>
  <pin index="26" name="ddr4_rtl_0_adr[2]"  iostandard="SSTL12_DCI" loc="B13"/>
  <pin index="27" name="ddr4_rtl_0_adr[3]"  iostandard="SSTL12_DCI" loc="D15"/>
  <pin index="28" name="ddr4_rtl_0_adr[4]"  iostandard="SSTL12_DCI" loc="C15"/>
  <pin index="29" name="ddr4_rtl_0_adr[5]"  iostandard="SSTL12_DCI" loc="D14"/>
  <pin index="30" name="ddr4_rtl_0_adr[6]"  iostandard="SSTL12_DCI" loc="A13"/>
  <pin index="31" name="ddr4_rtl_0_adr[7]"  iostandard="SSTL12_DCI" loc="E13"/>
  <pin index="32" name="ddr4_rtl_0_adr[8]"  iostandard="SSTL12_DCI" loc="A12"/>
  <pin index="33" name="ddr4_rtl_0_adr[9]"  iostandard="SSTL12_DCI" loc="E12"/>
  <pin index="34" name="ddr4_rtl_0_adr[10]" iostandard="SSTL12_DCI" loc="B15"/>
  <pin index="35" name="ddr4_rtl_0_adr[11]" iostandard="SSTL12_DCI" loc="A11"/>
  <pin index="36" name="ddr4_rtl_0_adr[12]" iostandard="SSTL12_DCI" loc="H15"/>
  <pin index="37" name="ddr4_rtl_0_adr[13]" iostandard="SSTL12_DCI" loc="A18"/>
  <pin index="38" name="ddr4_rtl_0_adr[14]" iostandard="SSTL12_DCI" loc="A16"/>
  <pin index="39" name="ddr4_rtl_0_adr[15]" iostandard="SSTL12_DCI" loc="C16"/>
  <pin index="40" name="ddr4_rtl_0_adr[16]" iostandard="SSTL12_DCI" loc="G20"/>
  <pin index="41" name="ddr4_rtl_0_ba[0]"  iostandard="SSTL12_DCI" loc="A14"/>
  <pin index="42" name="ddr4_rtl_0_ba[1]"  iostandard="SSTL12_DCI" loc="E15"/>
  <pin index="43" name="ddr4_rtl_0_bg[0]"  iostandard="SSTL12_DCI" loc="A15"/>
  <pin index="44" name="ddr4_rtl_0_ck_t[0]" iostandard="DIFF_SSTL12_DCI"  loc="C11"/>
  <pin index="45" name="ddr4_rtl_0_ck_c[0]" iostandard="DIFF_SSTL12_DCI" loc="C12"/>
  <pin index="46" name="ddr4_rtl_0_cke[0]"  iostandard="SSTL12_DCI"  loc="A17"/>
  <pin index="47" name="ddr4_rtl_0_cs_n[0]" iostandard="SSTL12_DCI"  loc="G19"/>
  <pin index="48" name="ddr4_rtl_0_dm_n[0]" iostandard="POD12_DCI"  loc="J15"/>
  <pin index="49" name="ddr4_rtl_0_dm_n[1]" iostandard="POD12_DCI"  loc="J12"/>
  <pin index="50" name="ddr4_rtl_0_dq[0]"   iostandard="POD12_DCI"  loc="B21"/>
  <pin index="51" name="ddr4_rtl_0_dq[1]"   iostandard="POD12_DCI"  loc="G22"/>
  <pin index="52" name="ddr4_rtl_0_dq[2]"   iostandard="POD12_DCI"  loc="F22"/>
  <pin index="53" name="ddr4_rtl_0_dq[3]"   iostandard="POD12_DCI"  loc="K14"/>
  <pin index="54" name="ddr4_rtl_0_dq[4]"   iostandard="POD12_DCI"  loc="K15"/>
  <pin index="55" name="ddr4_rtl_0_dq[5]"   iostandard="POD12_DCI"  loc="B20"/>
  <pin index="56" name="ddr4_rtl_0_dq[6]"   iostandard="POD12_DCI"  loc="G15"/>
  <pin index="57" name="ddr4_rtl_0_dq[7]"   iostandard="POD12_DCI"  loc="H14"/>
  <pin index="58" name="ddr4_rtl_0_dq[8]"   iostandard="POD12_DCI"  loc="A19"/>
  <pin index="59" name="ddr4_rtl_0_dq[9]"   iostandard="POD12_DCI"  loc="F18"/>
  <pin index="60" name="ddr4_rtl_0_dq[10]"  iostandard="POD12_DCI"  loc="K13"/>
  <pin index="61" name="ddr4_rtl_0_dq[11]"  iostandard="POD12_DCI"  loc="D17"/>
  <pin index="62" name="ddr4_rtl_0_dq[12]"  iostandard="POD12_DCI"  loc="J13"/>
  <pin index="63" name="ddr4_rtl_0_dq[13]"  iostandard="POD12_DCI"  loc="A20"/>
  <pin index="64" name="ddr4_rtl_0_dq[14]"  iostandard="POD12_DCI"  loc="D18"/>
  <pin index="65" name="ddr4_rtl_0_dq[15]"  iostandard="POD12_DCI"  loc="F17"/>
  <pin index="66" name="ddr4_rtl_0_dqs_c[0]" iostandard="DIFF_POD12_DCI"  loc="C22"/>
  <pin index="67" name="ddr4_rtl_0_dqs_t[0]" iostandard="DIFF_POD12_DCI"  loc="D22"/>
  <pin index="68" name="ddr4_rtl_0_dqs_c[1]" iostandard="DIFF_POD12_DCI"  loc="C19"/>
  <pin index="69" name="ddr4_rtl_0_dqs_t[1]" iostandard="DIFF_POD12_DCI"  loc="C18"/>
  <pin index="70" name="ddr4_rtl_0_odt[0]"   iostandard="SSTL12_DCI"  loc="B18"/>
  <pin index="71" name="ddr4_rtl_0_reset_n"  iostandard="LVCMOS12"  loc="B12"/>
  <pin index="72" name="fixed_fabric_100mhz_clk_p" iostandard="LVDS" diff_term="FALSE" loc="P14"/>
  <pin index="73" name="fixed_fabric_100mhz_clk_n" iostandard="LVDS" diff_term="FALSE" loc="R14"/>
  <pin index="74" name="fixed_ddr4_100mhz_clk_p" iostandard="LVDS" diff_term="FALSE" loc="F13" />
  <pin index="75" name="fixed_ddr4_100mhz_clk_n" iostandard="LVDS" diff_term="FALSE" loc="E14" />
  
</pins>
</part_info>


<!DOCTYPE part_info SYSTEM "part0_pins.dtd"> <!-- for part0_pins.xml -->