{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "PModLS1_0": "",
      "displ7seg_0": "",
      "Range_Sensor_0": "",
      "BCD_converter_0": "",
      "Distance_calculator_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "clk_wiz_2": "",
      "rst_clk_wiz_2_100M": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_100MHz_2": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_rtl_0_0_1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "PModLS1_0": {
        "vlnv": "xilinx.com:module_ref:PModLS1:1.0",
        "xci_name": "design_1_PModLS1_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PModLS1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "Rst": {
            "type": "rst",
            "direction": "I"
          },
          "S": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Q": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "LS1": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "An": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Seg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "displ7seg_0": {
        "vlnv": "xilinx.com:module_ref:displ7seg:1.0",
        "xci_name": "design_1_displ7seg_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "displ7seg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "Rst": {
            "type": "rst",
            "direction": "I"
          },
          "Data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "An": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Seg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Range_Sensor_0": {
        "vlnv": "xilinx.com:module_ref:Range_Sensor:1.0",
        "xci_name": "design_1_Range_Sensor_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Range_Sensor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "fpgaClk": {
            "direction": "I"
          },
          "pulse": {
            "direction": "I"
          },
          "triggerOut": {
            "direction": "O"
          },
          "meters": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "decimeters": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "centimeters": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "BCD_converter_0": {
        "vlnv": "xilinx.com:module_ref:BCD_converter:1.0",
        "xci_name": "design_1_BCD_converter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BCD_converter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "hundreds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tens": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "unitss": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Distance_calculator_0": {
        "vlnv": "xilinx.com:module_ref:Distance_calculator:1.0",
        "xci_name": "design_1_Distance_calculator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Distance_calculator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "pulse": {
            "direction": "I"
          },
          "distance": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0"
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_1_100M_0"
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_2_0"
      },
      "rst_clk_wiz_2_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_2_100M_0"
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "displ7seg_0/Clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "displ7seg_0/Rst"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "Distance_calculator_0/clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "Distance_calculator_0/rst"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "PModLS1_0/Clk",
          "rst_clk_wiz_2_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_2_locked": {
        "ports": [
          "clk_wiz_2/locked",
          "rst_clk_wiz_2_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_2_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_2_100M/peripheral_aresetn",
          "PModLS1_0/Rst"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "rst_clk_wiz_2_100M/ext_reset_in",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "clk_100MHz_1_1": {
        "ports": [
          "clk_100MHz_1",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_rtl_0_0_1": {
        "ports": [
          "reset_rtl_0_0",
          "clk_wiz_1/reset"
        ]
      },
      "clk_100MHz_2_1": {
        "ports": [
          "clk_100MHz_2",
          "clk_wiz_2/clk_in1"
        ]
      },
      "reset_rtl_0_0_1_1": {
        "ports": [
          "reset_rtl_0_0_1",
          "clk_wiz_2/reset"
        ]
      }
    }
  }
}