#ifndef _MODULE_DDRPHY_DEFS_H_
#define _MODULE_DDRPHY_DEFS_H_
#include <asm/hal/HALhwio.h>
/*!****************************************************************************
*
* @copyright Copyright (c) 2012-2016 Qualcomm Technologies, Inc.
* <B>All Rights Reserved.</B>
* <B>Confidential and Proprietary - Qualcomm Technologies, Inc.</B>
*
* @copyright Copyright (c) 2016-2018 Qualcomm Datacenter Technologies, Inc.
* <B>All Rights Reserved.</B>
* <B>Confidential and Proprietary - Qualcomm Datacenter Technologies, Inc.</B>
*
* <I>This software may be subject to U.S. and international export, re-export, or
* transfer ("export") laws.  Diversion contrary to U.S. and international law
* is strictly prohibited.</I>
*
* @file HALddrphyHWIO.h
*
* @par Description:
*   Sets up the globals for the DDR PHY registers.
*   Notes: Raleigh T32 configuration is required for proper execution.
*
******************************************************************************/

// PHY_GLOBALS_RTL63:

#define PHY_MAX_REG_NAME_LENGTH       70

#define PHY_BASE                                               0x01000000
#define DDRPHY_ANIB0_MTESTMUXSEL_OFFSET                (PHY_BASE+0x000068)
#define DDRPHY_ANIB0_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x00010C)
#define DDRPHY_ANIB0_ATESTPRBSERR_OFFSET               (PHY_BASE+0x00014C)
#define DDRPHY_ANIB0_ATXSLEWRATE_OFFSET                (PHY_BASE+0x000154)
#define DDRPHY_ANIB0_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x000158)
#define DDRPHY_ANIB0_ATXDLY_P0_OFFSET                  (PHY_BASE+0x000200)
#define DDRPHY_ANIB1_MTESTMUXSEL_OFFSET                (PHY_BASE+0x004068)
#define DDRPHY_ANIB1_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x00410C)
#define DDRPHY_ANIB1_ATESTPRBSERR_OFFSET               (PHY_BASE+0x00414C)
#define DDRPHY_ANIB1_ATXSLEWRATE_OFFSET                (PHY_BASE+0x004154)
#define DDRPHY_ANIB1_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x004158)
#define DDRPHY_ANIB1_ATXDLY_P0_OFFSET                  (PHY_BASE+0x004200)
#define DDRPHY_ANIB2_MTESTMUXSEL_OFFSET                (PHY_BASE+0x008068)
#define DDRPHY_ANIB2_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x00810C)
#define DDRPHY_ANIB2_ATESTPRBSERR_OFFSET               (PHY_BASE+0x00814C)
#define DDRPHY_ANIB2_ATXSLEWRATE_OFFSET                (PHY_BASE+0x008154)
#define DDRPHY_ANIB2_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x008158)
#define DDRPHY_ANIB2_ATXDLY_P0_OFFSET                  (PHY_BASE+0x008200)
#define DDRPHY_ANIB3_MTESTMUXSEL_OFFSET                (PHY_BASE+0x00C068)
#define DDRPHY_ANIB3_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x00C10C)
#define DDRPHY_ANIB3_ATESTPRBSERR_OFFSET               (PHY_BASE+0x00C14C)
#define DDRPHY_ANIB3_ATXSLEWRATE_OFFSET                (PHY_BASE+0x00C154)
#define DDRPHY_ANIB3_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x00C158)
#define DDRPHY_ANIB3_ATXDLY_P0_OFFSET                  (PHY_BASE+0x00C200)
#define DDRPHY_ANIB4_MTESTMUXSEL_OFFSET                (PHY_BASE+0x010068)
#define DDRPHY_ANIB4_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x01010C)
#define DDRPHY_ANIB4_ATESTPRBSERR_OFFSET               (PHY_BASE+0x01014C)
#define DDRPHY_ANIB4_ATXSLEWRATE_OFFSET                (PHY_BASE+0x010154)
#define DDRPHY_ANIB4_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x010158)
#define DDRPHY_ANIB4_ATXDLY_P0_OFFSET                  (PHY_BASE+0x010200)
#define DDRPHY_ANIB5_MTESTMUXSEL_OFFSET                (PHY_BASE+0x014068)
#define DDRPHY_ANIB5_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x01410C)
#define DDRPHY_ANIB5_ATESTPRBSERR_OFFSET               (PHY_BASE+0x01414C)
#define DDRPHY_ANIB5_ATXSLEWRATE_OFFSET                (PHY_BASE+0x014154)
#define DDRPHY_ANIB5_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x014158)
#define DDRPHY_ANIB5_ATXDLY_P0_OFFSET                  (PHY_BASE+0x014200)
#define DDRPHY_ANIB6_MTESTMUXSEL_OFFSET                (PHY_BASE+0x018068)
#define DDRPHY_ANIB6_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x01810C)
#define DDRPHY_ANIB6_ATESTPRBSERR_OFFSET               (PHY_BASE+0x01814C)
#define DDRPHY_ANIB6_ATXSLEWRATE_OFFSET                (PHY_BASE+0x018154)
#define DDRPHY_ANIB6_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x018158)
#define DDRPHY_ANIB6_ATXDLY_P0_OFFSET                  (PHY_BASE+0x018200)
#define DDRPHY_ANIB7_MTESTMUXSEL_OFFSET                (PHY_BASE+0x01C068)
#define DDRPHY_ANIB7_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x01C10C)
#define DDRPHY_ANIB7_ATESTPRBSERR_OFFSET               (PHY_BASE+0x01C14C)
#define DDRPHY_ANIB7_ATXSLEWRATE_OFFSET                (PHY_BASE+0x01C154)
#define DDRPHY_ANIB7_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x01C158)
#define DDRPHY_ANIB7_ATXDLY_P0_OFFSET                  (PHY_BASE+0x01C200)
#define DDRPHY_ANIB8_MTESTMUXSEL_OFFSET                (PHY_BASE+0x020068)
#define DDRPHY_ANIB8_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x02010C)
#define DDRPHY_ANIB8_ATESTPRBSERR_OFFSET               (PHY_BASE+0x02014C)
#define DDRPHY_ANIB8_ATXSLEWRATE_OFFSET                (PHY_BASE+0x020154)
#define DDRPHY_ANIB8_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x020158)
#define DDRPHY_ANIB8_ATXDLY_P0_OFFSET                  (PHY_BASE+0x020200)
#define DDRPHY_ANIB9_MTESTMUXSEL_OFFSET                (PHY_BASE+0x024068)
#define DDRPHY_ANIB9_ATXIMPEDANCE_OFFSET               (PHY_BASE+0x02410C)
#define DDRPHY_ANIB9_ATESTPRBSERR_OFFSET               (PHY_BASE+0x02414C)
#define DDRPHY_ANIB9_ATXSLEWRATE_OFFSET                (PHY_BASE+0x024154)
#define DDRPHY_ANIB9_ATESTPRBSERRCNT_OFFSET            (PHY_BASE+0x024158)
#define DDRPHY_ANIB9_ATXDLY_P0_OFFSET                  (PHY_BASE+0x024200)
#define DDRPHY_ANIB10_MTESTMUXSEL_OFFSET               (PHY_BASE+0x028068)
#define DDRPHY_ANIB10_ATXIMPEDANCE_OFFSET              (PHY_BASE+0x02810C)
#define DDRPHY_ANIB10_ATESTPRBSERR_OFFSET              (PHY_BASE+0x02814C)
#define DDRPHY_ANIB10_ATXSLEWRATE_OFFSET               (PHY_BASE+0x028154)
#define DDRPHY_ANIB10_ATESTPRBSERRCNT_OFFSET           (PHY_BASE+0x028158)
#define DDRPHY_ANIB10_ATXDLY_P0_OFFSET                 (PHY_BASE+0x028200)
#define DDRPHY_ANIB11_MTESTMUXSEL_OFFSET               (PHY_BASE+0x02C068)
#define DDRPHY_ANIB11_ATXIMPEDANCE_OFFSET              (PHY_BASE+0x02C10C)
#define DDRPHY_ANIB11_ATESTPRBSERR_OFFSET              (PHY_BASE+0x02C14C)
#define DDRPHY_ANIB11_ATXSLEWRATE_OFFSET               (PHY_BASE+0x02C154)
#define DDRPHY_ANIB11_ATESTPRBSERRCNT_OFFSET           (PHY_BASE+0x02C158)
#define DDRPHY_ANIB11_ATXDLY_P0_OFFSET                 (PHY_BASE+0x02C200)
#define DDRPHY_DBYTE0_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x040000)
#define DDRPHY_DBYTE0_TSMBYTE0_OFFSET                  (PHY_BASE+0x040004)
#define DDRPHY_DBYTE0_TRAININGPARAM_OFFSET             (PHY_BASE+0x040008)
#define DDRPHY_DBYTE0_TSMBYTE1_OFFSET                  (PHY_BASE+0x040044)
#define DDRPHY_DBYTE0_TSMBYTE2_OFFSET                  (PHY_BASE+0x040048)
#define DDRPHY_DBYTE0_TSMBYTE3_OFFSET                  (PHY_BASE+0x04004C)
#define DDRPHY_DBYTE0_TSMBYTE4_OFFSET                  (PHY_BASE+0x040050)
#define DDRPHY_DBYTE0_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x040054)
#define DDRPHY_DBYTE0_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x040058)
#define DDRPHY_DBYTE0_TESTMODECONFIG_OFFSET            (PHY_BASE+0x04005C)
#define DDRPHY_DBYTE0_TSMBYTE5_OFFSET                  (PHY_BASE+0x040060)
#define DDRPHY_DBYTE0_MTESTMUXSEL_OFFSET               (PHY_BASE+0x040068)
#define DDRPHY_DBYTE0_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x04007C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x040088)
#define DDRPHY_DBYTE0_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0400C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0400C8)
#define DDRPHY_DBYTE0_VREFDAC0_R0_OFFSET               (PHY_BASE+0x040100)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x040104)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x04010C)
#define DDRPHY_DBYTE0_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x040120)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x040124)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x040128)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x04012C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x040134)
#define DDRPHY_DBYTE0_RXFIFOINFO_OFFSET                (PHY_BASE+0x040160)
#define DDRPHY_DBYTE0_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x040164)
#define DDRPHY_DBYTE0_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x040168)
#define DDRPHY_DBYTE0_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x04016C)
#define DDRPHY_DBYTE0_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x040170)
#define DDRPHY_DBYTE0_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x04017C)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x040188)
#define DDRPHY_DBYTE0_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0401A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0401A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0401A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0401AC)
#define DDRPHY_DBYTE0_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x040200)
#define DDRPHY_DBYTE0_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x040204)
#define DDRPHY_DBYTE0_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x040208)
#define DDRPHY_DBYTE0_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x04020C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x040230)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x040234)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x040238)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04023C)
#define DDRPHY_DBYTE0_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0402C4)
#define DDRPHY_DBYTE0_TSM0_I0_OFFSET                   (PHY_BASE+0x0402C8)
#define DDRPHY_DBYTE0_TSM1_I0_OFFSET                   (PHY_BASE+0x0402CC)
#define DDRPHY_DBYTE0_TSM2_I0_OFFSET                   (PHY_BASE+0x0402D0)
#define DDRPHY_DBYTE0_TSM3_OFFSET                      (PHY_BASE+0x0402D4)
#define DDRPHY_DBYTE0_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0402D8)
#define DDRPHY_DBYTE0_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0402DC)
#define DDRPHY_DBYTE0_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0402E0)
#define DDRPHY_DBYTE0_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0402E4)
#define DDRPHY_DBYTE0_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0402E8)
#define DDRPHY_DBYTE0_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0402EC)
#define DDRPHY_DBYTE0_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x040300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x040304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x040308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x04030C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x040340)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x040344)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x040348)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04034C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x040488)
#define DDRPHY_DBYTE0_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0404C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0404C8)
#define DDRPHY_DBYTE0_VREFDAC0_R1_OFFSET               (PHY_BASE+0x040500)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x040504)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x04050C)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x040524)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x04052C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x040534)
#define DDRPHY_DBYTE0_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x04057C)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x040588)
#define DDRPHY_DBYTE0_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0405A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0405A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0405A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0405AC)
#define DDRPHY_DBYTE0_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x040600)
#define DDRPHY_DBYTE0_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x040604)
#define DDRPHY_DBYTE0_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x040608)
#define DDRPHY_DBYTE0_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x04060C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x040630)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x040634)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x040638)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04063C)
#define DDRPHY_DBYTE0_TSM0_I1_OFFSET                   (PHY_BASE+0x0406C8)
#define DDRPHY_DBYTE0_TSM1_I1_OFFSET                   (PHY_BASE+0x0406CC)
#define DDRPHY_DBYTE0_TSM2_I1_OFFSET                   (PHY_BASE+0x0406D0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x040700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x040704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x040708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x04070C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x040740)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x040744)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x040748)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04074C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x040888)
#define DDRPHY_DBYTE0_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0408C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0408C8)
#define DDRPHY_DBYTE0_VREFDAC0_R2_OFFSET               (PHY_BASE+0x040900)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x040988)
#define DDRPHY_DBYTE0_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0409A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0409A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0409A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0409AC)
#define DDRPHY_DBYTE0_TSM0_I2_OFFSET                   (PHY_BASE+0x040AC8)
#define DDRPHY_DBYTE0_TSM1_I2_OFFSET                   (PHY_BASE+0x040ACC)
#define DDRPHY_DBYTE0_TSM2_I2_OFFSET                   (PHY_BASE+0x040AD0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x040B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x040B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x040B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x040B0C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x040C88)
#define DDRPHY_DBYTE0_VREFDAC1_R3_OFFSET               (PHY_BASE+0x040CC0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x040CC8)
#define DDRPHY_DBYTE0_VREFDAC0_R3_OFFSET               (PHY_BASE+0x040D00)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x040D88)
#define DDRPHY_DBYTE0_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x040DA0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x040DA4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x040DA8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x040DAC)
#define DDRPHY_DBYTE0_TSM0_I3_OFFSET                   (PHY_BASE+0x040EC8)
#define DDRPHY_DBYTE0_TSM1_I3_OFFSET                   (PHY_BASE+0x040ECC)
#define DDRPHY_DBYTE0_TSM2_I3_OFFSET                   (PHY_BASE+0x040ED0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x040F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x040F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x040F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x040F0C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x041088)
#define DDRPHY_DBYTE0_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0410C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0410C8)
#define DDRPHY_DBYTE0_VREFDAC0_R4_OFFSET               (PHY_BASE+0x041100)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x041188)
#define DDRPHY_DBYTE0_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0411A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0411A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0411A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0411AC)
#define DDRPHY_DBYTE0_TSM0_I4_OFFSET                   (PHY_BASE+0x0412C8)
#define DDRPHY_DBYTE0_TSM1_I4_OFFSET                   (PHY_BASE+0x0412CC)
#define DDRPHY_DBYTE0_TSM2_I4_OFFSET                   (PHY_BASE+0x0412D0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x041300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x041304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x041308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x04130C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x041488)
#define DDRPHY_DBYTE0_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0414C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0414C8)
#define DDRPHY_DBYTE0_VREFDAC0_R5_OFFSET               (PHY_BASE+0x041500)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x041588)
#define DDRPHY_DBYTE0_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0415A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0415A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0415A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0415AC)
#define DDRPHY_DBYTE0_TSM0_I5_OFFSET                   (PHY_BASE+0x0416C8)
#define DDRPHY_DBYTE0_TSM1_I5_OFFSET                   (PHY_BASE+0x0416CC)
#define DDRPHY_DBYTE0_TSM2_I5_OFFSET                   (PHY_BASE+0x0416D0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x041700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x041704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x041708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x04170C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x041888)
#define DDRPHY_DBYTE0_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0418C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0418C8)
#define DDRPHY_DBYTE0_VREFDAC0_R6_OFFSET               (PHY_BASE+0x041900)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x041988)
#define DDRPHY_DBYTE0_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0419A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0419A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0419A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0419AC)
#define DDRPHY_DBYTE0_TSM0_I6_OFFSET                   (PHY_BASE+0x041AC8)
#define DDRPHY_DBYTE0_TSM1_I6_OFFSET                   (PHY_BASE+0x041ACC)
#define DDRPHY_DBYTE0_TSM2_I6_OFFSET                   (PHY_BASE+0x041AD0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x041B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x041B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x041B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x041B0C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x041C88)
#define DDRPHY_DBYTE0_VREFDAC1_R7_OFFSET               (PHY_BASE+0x041CC0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x041CC8)
#define DDRPHY_DBYTE0_VREFDAC0_R7_OFFSET               (PHY_BASE+0x041D00)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x041D88)
#define DDRPHY_DBYTE0_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x041DA0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x041DA4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x041DA8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x041DAC)
#define DDRPHY_DBYTE0_TSM0_I7_OFFSET                   (PHY_BASE+0x041EC8)
#define DDRPHY_DBYTE0_TSM1_I7_OFFSET                   (PHY_BASE+0x041ECC)
#define DDRPHY_DBYTE0_TSM2_I7_OFFSET                   (PHY_BASE+0x041ED0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x041F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x041F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x041F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x041F0C)
#define DDRPHY_DBYTE0_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x042088)
#define DDRPHY_DBYTE0_VREFDAC1_R8_OFFSET               (PHY_BASE+0x0420C0)
#define DDRPHY_DBYTE0_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x0420C8)
#define DDRPHY_DBYTE0_VREFDAC0_R8_OFFSET               (PHY_BASE+0x042100)
#define DDRPHY_DBYTE0_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x042188)
#define DDRPHY_DBYTE0_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x0421A0)
#define DDRPHY_DBYTE0_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x0421A4)
#define DDRPHY_DBYTE0_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x0421A8)
#define DDRPHY_DBYTE0_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x0421AC)
#define DDRPHY_DBYTE0_TSM0_I8_OFFSET                   (PHY_BASE+0x0422C8)
#define DDRPHY_DBYTE0_TSM1_I8_OFFSET                   (PHY_BASE+0x0422CC)
#define DDRPHY_DBYTE0_TSM2_I8_OFFSET                   (PHY_BASE+0x0422D0)
#define DDRPHY_DBYTE0_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x042300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x042304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x042308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x04230C)
#define DDRPHY_DBYTE1_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x044000)
#define DDRPHY_DBYTE1_TSMBYTE0_OFFSET                  (PHY_BASE+0x044004)
#define DDRPHY_DBYTE1_TRAININGPARAM_OFFSET             (PHY_BASE+0x044008)
#define DDRPHY_DBYTE1_TSMBYTE1_OFFSET                  (PHY_BASE+0x044044)
#define DDRPHY_DBYTE1_TSMBYTE2_OFFSET                  (PHY_BASE+0x044048)
#define DDRPHY_DBYTE1_TSMBYTE3_OFFSET                  (PHY_BASE+0x04404C)
#define DDRPHY_DBYTE1_TSMBYTE4_OFFSET                  (PHY_BASE+0x044050)
#define DDRPHY_DBYTE1_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x044054)
#define DDRPHY_DBYTE1_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x044058)
#define DDRPHY_DBYTE1_TESTMODECONFIG_OFFSET            (PHY_BASE+0x04405C)
#define DDRPHY_DBYTE1_TSMBYTE5_OFFSET                  (PHY_BASE+0x044060)
#define DDRPHY_DBYTE1_MTESTMUXSEL_OFFSET               (PHY_BASE+0x044068)
#define DDRPHY_DBYTE1_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x04407C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x044088)
#define DDRPHY_DBYTE1_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0440C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0440C8)
#define DDRPHY_DBYTE1_VREFDAC0_R0_OFFSET               (PHY_BASE+0x044100)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x044104)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x04410C)
#define DDRPHY_DBYTE1_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x044120)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x044124)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x044128)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x04412C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x044134)
#define DDRPHY_DBYTE1_RXFIFOINFO_OFFSET                (PHY_BASE+0x044160)
#define DDRPHY_DBYTE1_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x044164)
#define DDRPHY_DBYTE1_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x044168)
#define DDRPHY_DBYTE1_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x04416C)
#define DDRPHY_DBYTE1_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x044170)
#define DDRPHY_DBYTE1_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x04417C)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x044188)
#define DDRPHY_DBYTE1_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0441A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0441A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0441A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0441AC)
#define DDRPHY_DBYTE1_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x044200)
#define DDRPHY_DBYTE1_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x044204)
#define DDRPHY_DBYTE1_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x044208)
#define DDRPHY_DBYTE1_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x04420C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x044230)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x044234)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x044238)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04423C)
#define DDRPHY_DBYTE1_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0442C4)
#define DDRPHY_DBYTE1_TSM0_I0_OFFSET                   (PHY_BASE+0x0442C8)
#define DDRPHY_DBYTE1_TSM1_I0_OFFSET                   (PHY_BASE+0x0442CC)
#define DDRPHY_DBYTE1_TSM2_I0_OFFSET                   (PHY_BASE+0x0442D0)
#define DDRPHY_DBYTE1_TSM3_OFFSET                      (PHY_BASE+0x0442D4)
#define DDRPHY_DBYTE1_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0442D8)
#define DDRPHY_DBYTE1_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0442DC)
#define DDRPHY_DBYTE1_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0442E0)
#define DDRPHY_DBYTE1_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0442E4)
#define DDRPHY_DBYTE1_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0442E8)
#define DDRPHY_DBYTE1_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0442EC)
#define DDRPHY_DBYTE1_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x044300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x044304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x044308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x04430C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x044340)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x044344)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x044348)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04434C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x044488)
#define DDRPHY_DBYTE1_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0444C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0444C8)
#define DDRPHY_DBYTE1_VREFDAC0_R1_OFFSET               (PHY_BASE+0x044500)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x044504)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x04450C)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x044524)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x04452C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x044534)
#define DDRPHY_DBYTE1_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x04457C)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x044588)
#define DDRPHY_DBYTE1_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0445A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0445A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0445A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0445AC)
#define DDRPHY_DBYTE1_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x044600)
#define DDRPHY_DBYTE1_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x044604)
#define DDRPHY_DBYTE1_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x044608)
#define DDRPHY_DBYTE1_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x04460C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x044630)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x044634)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x044638)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04463C)
#define DDRPHY_DBYTE1_TSM0_I1_OFFSET                   (PHY_BASE+0x0446C8)
#define DDRPHY_DBYTE1_TSM1_I1_OFFSET                   (PHY_BASE+0x0446CC)
#define DDRPHY_DBYTE1_TSM2_I1_OFFSET                   (PHY_BASE+0x0446D0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x044700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x044704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x044708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x04470C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x044740)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x044744)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x044748)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04474C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x044888)
#define DDRPHY_DBYTE1_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0448C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0448C8)
#define DDRPHY_DBYTE1_VREFDAC0_R2_OFFSET               (PHY_BASE+0x044900)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x044988)
#define DDRPHY_DBYTE1_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0449A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0449A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0449A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0449AC)
#define DDRPHY_DBYTE1_TSM0_I2_OFFSET                   (PHY_BASE+0x044AC8)
#define DDRPHY_DBYTE1_TSM1_I2_OFFSET                   (PHY_BASE+0x044ACC)
#define DDRPHY_DBYTE1_TSM2_I2_OFFSET                   (PHY_BASE+0x044AD0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x044B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x044B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x044B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x044B0C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x044C88)
#define DDRPHY_DBYTE1_VREFDAC1_R3_OFFSET               (PHY_BASE+0x044CC0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x044CC8)
#define DDRPHY_DBYTE1_VREFDAC0_R3_OFFSET               (PHY_BASE+0x044D00)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x044D88)
#define DDRPHY_DBYTE1_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x044DA0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x044DA4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x044DA8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x044DAC)
#define DDRPHY_DBYTE1_TSM0_I3_OFFSET                   (PHY_BASE+0x044EC8)
#define DDRPHY_DBYTE1_TSM1_I3_OFFSET                   (PHY_BASE+0x044ECC)
#define DDRPHY_DBYTE1_TSM2_I3_OFFSET                   (PHY_BASE+0x044ED0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x044F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x044F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x044F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x044F0C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x045088)
#define DDRPHY_DBYTE1_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0450C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0450C8)
#define DDRPHY_DBYTE1_VREFDAC0_R4_OFFSET               (PHY_BASE+0x045100)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x045188)
#define DDRPHY_DBYTE1_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0451A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0451A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0451A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0451AC)
#define DDRPHY_DBYTE1_TSM0_I4_OFFSET                   (PHY_BASE+0x0452C8)
#define DDRPHY_DBYTE1_TSM1_I4_OFFSET                   (PHY_BASE+0x0452CC)
#define DDRPHY_DBYTE1_TSM2_I4_OFFSET                   (PHY_BASE+0x0452D0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x045300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x045304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x045308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x04530C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x045488)
#define DDRPHY_DBYTE1_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0454C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0454C8)
#define DDRPHY_DBYTE1_VREFDAC0_R5_OFFSET               (PHY_BASE+0x045500)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x045588)
#define DDRPHY_DBYTE1_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0455A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0455A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0455A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0455AC)
#define DDRPHY_DBYTE1_TSM0_I5_OFFSET                   (PHY_BASE+0x0456C8)
#define DDRPHY_DBYTE1_TSM1_I5_OFFSET                   (PHY_BASE+0x0456CC)
#define DDRPHY_DBYTE1_TSM2_I5_OFFSET                   (PHY_BASE+0x0456D0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x045700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x045704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x045708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x04570C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x045888)
#define DDRPHY_DBYTE1_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0458C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0458C8)
#define DDRPHY_DBYTE1_VREFDAC0_R6_OFFSET               (PHY_BASE+0x045900)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x045988)
#define DDRPHY_DBYTE1_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0459A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0459A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0459A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0459AC)
#define DDRPHY_DBYTE1_TSM0_I6_OFFSET                   (PHY_BASE+0x045AC8)
#define DDRPHY_DBYTE1_TSM1_I6_OFFSET                   (PHY_BASE+0x045ACC)
#define DDRPHY_DBYTE1_TSM2_I6_OFFSET                   (PHY_BASE+0x045AD0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x045B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x045B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x045B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x045B0C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x045C88)
#define DDRPHY_DBYTE1_VREFDAC1_R7_OFFSET               (PHY_BASE+0x045CC0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x045CC8)
#define DDRPHY_DBYTE1_VREFDAC0_R7_OFFSET               (PHY_BASE+0x045D00)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x045D88)
#define DDRPHY_DBYTE1_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x045DA0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x045DA4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x045DA8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x045DAC)
#define DDRPHY_DBYTE1_TSM0_I7_OFFSET                   (PHY_BASE+0x045EC8)
#define DDRPHY_DBYTE1_TSM1_I7_OFFSET                   (PHY_BASE+0x045ECC)
#define DDRPHY_DBYTE1_TSM2_I7_OFFSET                   (PHY_BASE+0x045ED0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x045F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x045F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x045F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x045F0C)
#define DDRPHY_DBYTE1_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x046088)
#define DDRPHY_DBYTE1_VREFDAC1_R8_OFFSET               (PHY_BASE+0x0460C0)
#define DDRPHY_DBYTE1_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x0460C8)
#define DDRPHY_DBYTE1_VREFDAC0_R8_OFFSET               (PHY_BASE+0x046100)
#define DDRPHY_DBYTE1_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x046188)
#define DDRPHY_DBYTE1_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x0461A0)
#define DDRPHY_DBYTE1_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x0461A4)
#define DDRPHY_DBYTE1_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x0461A8)
#define DDRPHY_DBYTE1_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x0461AC)
#define DDRPHY_DBYTE1_TSM0_I8_OFFSET                   (PHY_BASE+0x0462C8)
#define DDRPHY_DBYTE1_TSM1_I8_OFFSET                   (PHY_BASE+0x0462CC)
#define DDRPHY_DBYTE1_TSM2_I8_OFFSET                   (PHY_BASE+0x0462D0)
#define DDRPHY_DBYTE1_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x046300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x046304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x046308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x04630C)
#define DDRPHY_DBYTE2_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x048000)
#define DDRPHY_DBYTE2_TSMBYTE0_OFFSET                  (PHY_BASE+0x048004)
#define DDRPHY_DBYTE2_TRAININGPARAM_OFFSET             (PHY_BASE+0x048008)
#define DDRPHY_DBYTE2_TSMBYTE1_OFFSET                  (PHY_BASE+0x048044)
#define DDRPHY_DBYTE2_TSMBYTE2_OFFSET                  (PHY_BASE+0x048048)
#define DDRPHY_DBYTE2_TSMBYTE3_OFFSET                  (PHY_BASE+0x04804C)
#define DDRPHY_DBYTE2_TSMBYTE4_OFFSET                  (PHY_BASE+0x048050)
#define DDRPHY_DBYTE2_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x048054)
#define DDRPHY_DBYTE2_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x048058)
#define DDRPHY_DBYTE2_TESTMODECONFIG_OFFSET            (PHY_BASE+0x04805C)
#define DDRPHY_DBYTE2_TSMBYTE5_OFFSET                  (PHY_BASE+0x048060)
#define DDRPHY_DBYTE2_MTESTMUXSEL_OFFSET               (PHY_BASE+0x048068)
#define DDRPHY_DBYTE2_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x04807C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x048088)
#define DDRPHY_DBYTE2_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0480C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0480C8)
#define DDRPHY_DBYTE2_VREFDAC0_R0_OFFSET               (PHY_BASE+0x048100)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x048104)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x04810C)
#define DDRPHY_DBYTE2_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x048120)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x048124)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x048128)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x04812C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x048134)
#define DDRPHY_DBYTE2_RXFIFOINFO_OFFSET                (PHY_BASE+0x048160)
#define DDRPHY_DBYTE2_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x048164)
#define DDRPHY_DBYTE2_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x048168)
#define DDRPHY_DBYTE2_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x04816C)
#define DDRPHY_DBYTE2_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x048170)
#define DDRPHY_DBYTE2_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x04817C)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x048188)
#define DDRPHY_DBYTE2_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0481A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0481A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0481A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0481AC)
#define DDRPHY_DBYTE2_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x048200)
#define DDRPHY_DBYTE2_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x048204)
#define DDRPHY_DBYTE2_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x048208)
#define DDRPHY_DBYTE2_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x04820C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x048230)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x048234)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x048238)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04823C)
#define DDRPHY_DBYTE2_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0482C4)
#define DDRPHY_DBYTE2_TSM0_I0_OFFSET                   (PHY_BASE+0x0482C8)
#define DDRPHY_DBYTE2_TSM1_I0_OFFSET                   (PHY_BASE+0x0482CC)
#define DDRPHY_DBYTE2_TSM2_I0_OFFSET                   (PHY_BASE+0x0482D0)
#define DDRPHY_DBYTE2_TSM3_OFFSET                      (PHY_BASE+0x0482D4)
#define DDRPHY_DBYTE2_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0482D8)
#define DDRPHY_DBYTE2_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0482DC)
#define DDRPHY_DBYTE2_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0482E0)
#define DDRPHY_DBYTE2_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0482E4)
#define DDRPHY_DBYTE2_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0482E8)
#define DDRPHY_DBYTE2_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0482EC)
#define DDRPHY_DBYTE2_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x048300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x048304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x048308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x04830C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x048340)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x048344)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x048348)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04834C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x048488)
#define DDRPHY_DBYTE2_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0484C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0484C8)
#define DDRPHY_DBYTE2_VREFDAC0_R1_OFFSET               (PHY_BASE+0x048500)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x048504)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x04850C)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x048524)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x04852C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x048534)
#define DDRPHY_DBYTE2_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x04857C)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x048588)
#define DDRPHY_DBYTE2_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0485A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0485A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0485A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0485AC)
#define DDRPHY_DBYTE2_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x048600)
#define DDRPHY_DBYTE2_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x048604)
#define DDRPHY_DBYTE2_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x048608)
#define DDRPHY_DBYTE2_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x04860C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x048630)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x048634)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x048638)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04863C)
#define DDRPHY_DBYTE2_TSM0_I1_OFFSET                   (PHY_BASE+0x0486C8)
#define DDRPHY_DBYTE2_TSM1_I1_OFFSET                   (PHY_BASE+0x0486CC)
#define DDRPHY_DBYTE2_TSM2_I1_OFFSET                   (PHY_BASE+0x0486D0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x048700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x048704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x048708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x04870C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x048740)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x048744)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x048748)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04874C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x048888)
#define DDRPHY_DBYTE2_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0488C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0488C8)
#define DDRPHY_DBYTE2_VREFDAC0_R2_OFFSET               (PHY_BASE+0x048900)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x048988)
#define DDRPHY_DBYTE2_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0489A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0489A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0489A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0489AC)
#define DDRPHY_DBYTE2_TSM0_I2_OFFSET                   (PHY_BASE+0x048AC8)
#define DDRPHY_DBYTE2_TSM1_I2_OFFSET                   (PHY_BASE+0x048ACC)
#define DDRPHY_DBYTE2_TSM2_I2_OFFSET                   (PHY_BASE+0x048AD0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x048B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x048B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x048B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x048B0C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x048C88)
#define DDRPHY_DBYTE2_VREFDAC1_R3_OFFSET               (PHY_BASE+0x048CC0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x048CC8)
#define DDRPHY_DBYTE2_VREFDAC0_R3_OFFSET               (PHY_BASE+0x048D00)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x048D88)
#define DDRPHY_DBYTE2_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x048DA0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x048DA4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x048DA8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x048DAC)
#define DDRPHY_DBYTE2_TSM0_I3_OFFSET                   (PHY_BASE+0x048EC8)
#define DDRPHY_DBYTE2_TSM1_I3_OFFSET                   (PHY_BASE+0x048ECC)
#define DDRPHY_DBYTE2_TSM2_I3_OFFSET                   (PHY_BASE+0x048ED0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x048F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x048F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x048F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x048F0C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x049088)
#define DDRPHY_DBYTE2_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0490C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0490C8)
#define DDRPHY_DBYTE2_VREFDAC0_R4_OFFSET               (PHY_BASE+0x049100)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x049188)
#define DDRPHY_DBYTE2_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0491A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0491A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0491A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0491AC)
#define DDRPHY_DBYTE2_TSM0_I4_OFFSET                   (PHY_BASE+0x0492C8)
#define DDRPHY_DBYTE2_TSM1_I4_OFFSET                   (PHY_BASE+0x0492CC)
#define DDRPHY_DBYTE2_TSM2_I4_OFFSET                   (PHY_BASE+0x0492D0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x049300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x049304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x049308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x04930C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x049488)
#define DDRPHY_DBYTE2_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0494C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0494C8)
#define DDRPHY_DBYTE2_VREFDAC0_R5_OFFSET               (PHY_BASE+0x049500)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x049588)
#define DDRPHY_DBYTE2_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0495A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0495A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0495A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0495AC)
#define DDRPHY_DBYTE2_TSM0_I5_OFFSET                   (PHY_BASE+0x0496C8)
#define DDRPHY_DBYTE2_TSM1_I5_OFFSET                   (PHY_BASE+0x0496CC)
#define DDRPHY_DBYTE2_TSM2_I5_OFFSET                   (PHY_BASE+0x0496D0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x049700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x049704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x049708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x04970C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x049888)
#define DDRPHY_DBYTE2_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0498C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0498C8)
#define DDRPHY_DBYTE2_VREFDAC0_R6_OFFSET               (PHY_BASE+0x049900)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x049988)
#define DDRPHY_DBYTE2_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0499A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0499A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0499A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0499AC)
#define DDRPHY_DBYTE2_TSM0_I6_OFFSET                   (PHY_BASE+0x049AC8)
#define DDRPHY_DBYTE2_TSM1_I6_OFFSET                   (PHY_BASE+0x049ACC)
#define DDRPHY_DBYTE2_TSM2_I6_OFFSET                   (PHY_BASE+0x049AD0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x049B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x049B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x049B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x049B0C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x049C88)
#define DDRPHY_DBYTE2_VREFDAC1_R7_OFFSET               (PHY_BASE+0x049CC0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x049CC8)
#define DDRPHY_DBYTE2_VREFDAC0_R7_OFFSET               (PHY_BASE+0x049D00)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x049D88)
#define DDRPHY_DBYTE2_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x049DA0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x049DA4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x049DA8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x049DAC)
#define DDRPHY_DBYTE2_TSM0_I7_OFFSET                   (PHY_BASE+0x049EC8)
#define DDRPHY_DBYTE2_TSM1_I7_OFFSET                   (PHY_BASE+0x049ECC)
#define DDRPHY_DBYTE2_TSM2_I7_OFFSET                   (PHY_BASE+0x049ED0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x049F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x049F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x049F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x049F0C)
#define DDRPHY_DBYTE2_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x04A088)
#define DDRPHY_DBYTE2_VREFDAC1_R8_OFFSET               (PHY_BASE+0x04A0C0)
#define DDRPHY_DBYTE2_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x04A0C8)
#define DDRPHY_DBYTE2_VREFDAC0_R8_OFFSET               (PHY_BASE+0x04A100)
#define DDRPHY_DBYTE2_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x04A188)
#define DDRPHY_DBYTE2_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x04A1A0)
#define DDRPHY_DBYTE2_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x04A1A4)
#define DDRPHY_DBYTE2_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x04A1A8)
#define DDRPHY_DBYTE2_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x04A1AC)
#define DDRPHY_DBYTE2_TSM0_I8_OFFSET                   (PHY_BASE+0x04A2C8)
#define DDRPHY_DBYTE2_TSM1_I8_OFFSET                   (PHY_BASE+0x04A2CC)
#define DDRPHY_DBYTE2_TSM2_I8_OFFSET                   (PHY_BASE+0x04A2D0)
#define DDRPHY_DBYTE2_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x04A300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x04A304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x04A308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x04A30C)
#define DDRPHY_DBYTE3_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x04C000)
#define DDRPHY_DBYTE3_TSMBYTE0_OFFSET                  (PHY_BASE+0x04C004)
#define DDRPHY_DBYTE3_TRAININGPARAM_OFFSET             (PHY_BASE+0x04C008)
#define DDRPHY_DBYTE3_TSMBYTE1_OFFSET                  (PHY_BASE+0x04C044)
#define DDRPHY_DBYTE3_TSMBYTE2_OFFSET                  (PHY_BASE+0x04C048)
#define DDRPHY_DBYTE3_TSMBYTE3_OFFSET                  (PHY_BASE+0x04C04C)
#define DDRPHY_DBYTE3_TSMBYTE4_OFFSET                  (PHY_BASE+0x04C050)
#define DDRPHY_DBYTE3_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x04C054)
#define DDRPHY_DBYTE3_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x04C058)
#define DDRPHY_DBYTE3_TESTMODECONFIG_OFFSET            (PHY_BASE+0x04C05C)
#define DDRPHY_DBYTE3_TSMBYTE5_OFFSET                  (PHY_BASE+0x04C060)
#define DDRPHY_DBYTE3_MTESTMUXSEL_OFFSET               (PHY_BASE+0x04C068)
#define DDRPHY_DBYTE3_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x04C07C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x04C088)
#define DDRPHY_DBYTE3_VREFDAC1_R0_OFFSET               (PHY_BASE+0x04C0C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x04C0C8)
#define DDRPHY_DBYTE3_VREFDAC0_R0_OFFSET               (PHY_BASE+0x04C100)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x04C104)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x04C10C)
#define DDRPHY_DBYTE3_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x04C120)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x04C124)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x04C128)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x04C12C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x04C134)
#define DDRPHY_DBYTE3_RXFIFOINFO_OFFSET                (PHY_BASE+0x04C160)
#define DDRPHY_DBYTE3_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x04C164)
#define DDRPHY_DBYTE3_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x04C168)
#define DDRPHY_DBYTE3_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x04C16C)
#define DDRPHY_DBYTE3_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x04C170)
#define DDRPHY_DBYTE3_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x04C17C)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x04C188)
#define DDRPHY_DBYTE3_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x04C1A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x04C1A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x04C1A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x04C1AC)
#define DDRPHY_DBYTE3_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x04C200)
#define DDRPHY_DBYTE3_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x04C204)
#define DDRPHY_DBYTE3_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x04C208)
#define DDRPHY_DBYTE3_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x04C20C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x04C230)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x04C234)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x04C238)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04C23C)
#define DDRPHY_DBYTE3_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x04C2C4)
#define DDRPHY_DBYTE3_TSM0_I0_OFFSET                   (PHY_BASE+0x04C2C8)
#define DDRPHY_DBYTE3_TSM1_I0_OFFSET                   (PHY_BASE+0x04C2CC)
#define DDRPHY_DBYTE3_TSM2_I0_OFFSET                   (PHY_BASE+0x04C2D0)
#define DDRPHY_DBYTE3_TSM3_OFFSET                      (PHY_BASE+0x04C2D4)
#define DDRPHY_DBYTE3_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x04C2D8)
#define DDRPHY_DBYTE3_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x04C2DC)
#define DDRPHY_DBYTE3_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x04C2E0)
#define DDRPHY_DBYTE3_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x04C2E4)
#define DDRPHY_DBYTE3_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x04C2E8)
#define DDRPHY_DBYTE3_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x04C2EC)
#define DDRPHY_DBYTE3_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x04C300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x04C304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x04C308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x04C30C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x04C340)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x04C344)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x04C348)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x04C34C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x04C488)
#define DDRPHY_DBYTE3_VREFDAC1_R1_OFFSET               (PHY_BASE+0x04C4C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x04C4C8)
#define DDRPHY_DBYTE3_VREFDAC0_R1_OFFSET               (PHY_BASE+0x04C500)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x04C504)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x04C50C)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x04C524)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x04C52C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x04C534)
#define DDRPHY_DBYTE3_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x04C57C)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x04C588)
#define DDRPHY_DBYTE3_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x04C5A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x04C5A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x04C5A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x04C5AC)
#define DDRPHY_DBYTE3_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x04C600)
#define DDRPHY_DBYTE3_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x04C604)
#define DDRPHY_DBYTE3_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x04C608)
#define DDRPHY_DBYTE3_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x04C60C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x04C630)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x04C634)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x04C638)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04C63C)
#define DDRPHY_DBYTE3_TSM0_I1_OFFSET                   (PHY_BASE+0x04C6C8)
#define DDRPHY_DBYTE3_TSM1_I1_OFFSET                   (PHY_BASE+0x04C6CC)
#define DDRPHY_DBYTE3_TSM2_I1_OFFSET                   (PHY_BASE+0x04C6D0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x04C700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x04C704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x04C708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x04C70C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x04C740)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x04C744)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x04C748)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x04C74C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x04C888)
#define DDRPHY_DBYTE3_VREFDAC1_R2_OFFSET               (PHY_BASE+0x04C8C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x04C8C8)
#define DDRPHY_DBYTE3_VREFDAC0_R2_OFFSET               (PHY_BASE+0x04C900)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x04C988)
#define DDRPHY_DBYTE3_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x04C9A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x04C9A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x04C9A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x04C9AC)
#define DDRPHY_DBYTE3_TSM0_I2_OFFSET                   (PHY_BASE+0x04CAC8)
#define DDRPHY_DBYTE3_TSM1_I2_OFFSET                   (PHY_BASE+0x04CACC)
#define DDRPHY_DBYTE3_TSM2_I2_OFFSET                   (PHY_BASE+0x04CAD0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x04CB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x04CB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x04CB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x04CB0C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x04CC88)
#define DDRPHY_DBYTE3_VREFDAC1_R3_OFFSET               (PHY_BASE+0x04CCC0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x04CCC8)
#define DDRPHY_DBYTE3_VREFDAC0_R3_OFFSET               (PHY_BASE+0x04CD00)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x04CD88)
#define DDRPHY_DBYTE3_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x04CDA0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x04CDA4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x04CDA8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x04CDAC)
#define DDRPHY_DBYTE3_TSM0_I3_OFFSET                   (PHY_BASE+0x04CEC8)
#define DDRPHY_DBYTE3_TSM1_I3_OFFSET                   (PHY_BASE+0x04CECC)
#define DDRPHY_DBYTE3_TSM2_I3_OFFSET                   (PHY_BASE+0x04CED0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x04CF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x04CF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x04CF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x04CF0C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x04D088)
#define DDRPHY_DBYTE3_VREFDAC1_R4_OFFSET               (PHY_BASE+0x04D0C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x04D0C8)
#define DDRPHY_DBYTE3_VREFDAC0_R4_OFFSET               (PHY_BASE+0x04D100)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x04D188)
#define DDRPHY_DBYTE3_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x04D1A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x04D1A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x04D1A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x04D1AC)
#define DDRPHY_DBYTE3_TSM0_I4_OFFSET                   (PHY_BASE+0x04D2C8)
#define DDRPHY_DBYTE3_TSM1_I4_OFFSET                   (PHY_BASE+0x04D2CC)
#define DDRPHY_DBYTE3_TSM2_I4_OFFSET                   (PHY_BASE+0x04D2D0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x04D300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x04D304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x04D308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x04D30C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x04D488)
#define DDRPHY_DBYTE3_VREFDAC1_R5_OFFSET               (PHY_BASE+0x04D4C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x04D4C8)
#define DDRPHY_DBYTE3_VREFDAC0_R5_OFFSET               (PHY_BASE+0x04D500)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x04D588)
#define DDRPHY_DBYTE3_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x04D5A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x04D5A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x04D5A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x04D5AC)
#define DDRPHY_DBYTE3_TSM0_I5_OFFSET                   (PHY_BASE+0x04D6C8)
#define DDRPHY_DBYTE3_TSM1_I5_OFFSET                   (PHY_BASE+0x04D6CC)
#define DDRPHY_DBYTE3_TSM2_I5_OFFSET                   (PHY_BASE+0x04D6D0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x04D700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x04D704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x04D708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x04D70C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x04D888)
#define DDRPHY_DBYTE3_VREFDAC1_R6_OFFSET               (PHY_BASE+0x04D8C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x04D8C8)
#define DDRPHY_DBYTE3_VREFDAC0_R6_OFFSET               (PHY_BASE+0x04D900)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x04D988)
#define DDRPHY_DBYTE3_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x04D9A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x04D9A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x04D9A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x04D9AC)
#define DDRPHY_DBYTE3_TSM0_I6_OFFSET                   (PHY_BASE+0x04DAC8)
#define DDRPHY_DBYTE3_TSM1_I6_OFFSET                   (PHY_BASE+0x04DACC)
#define DDRPHY_DBYTE3_TSM2_I6_OFFSET                   (PHY_BASE+0x04DAD0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x04DB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x04DB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x04DB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x04DB0C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x04DC88)
#define DDRPHY_DBYTE3_VREFDAC1_R7_OFFSET               (PHY_BASE+0x04DCC0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x04DCC8)
#define DDRPHY_DBYTE3_VREFDAC0_R7_OFFSET               (PHY_BASE+0x04DD00)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x04DD88)
#define DDRPHY_DBYTE3_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x04DDA0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x04DDA4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x04DDA8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x04DDAC)
#define DDRPHY_DBYTE3_TSM0_I7_OFFSET                   (PHY_BASE+0x04DEC8)
#define DDRPHY_DBYTE3_TSM1_I7_OFFSET                   (PHY_BASE+0x04DECC)
#define DDRPHY_DBYTE3_TSM2_I7_OFFSET                   (PHY_BASE+0x04DED0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x04DF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x04DF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x04DF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x04DF0C)
#define DDRPHY_DBYTE3_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x04E088)
#define DDRPHY_DBYTE3_VREFDAC1_R8_OFFSET               (PHY_BASE+0x04E0C0)
#define DDRPHY_DBYTE3_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x04E0C8)
#define DDRPHY_DBYTE3_VREFDAC0_R8_OFFSET               (PHY_BASE+0x04E100)
#define DDRPHY_DBYTE3_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x04E188)
#define DDRPHY_DBYTE3_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x04E1A0)
#define DDRPHY_DBYTE3_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x04E1A4)
#define DDRPHY_DBYTE3_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x04E1A8)
#define DDRPHY_DBYTE3_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x04E1AC)
#define DDRPHY_DBYTE3_TSM0_I8_OFFSET                   (PHY_BASE+0x04E2C8)
#define DDRPHY_DBYTE3_TSM1_I8_OFFSET                   (PHY_BASE+0x04E2CC)
#define DDRPHY_DBYTE3_TSM2_I8_OFFSET                   (PHY_BASE+0x04E2D0)
#define DDRPHY_DBYTE3_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x04E300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x04E304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x04E308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x04E30C)
#define DDRPHY_DBYTE4_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x050000)
#define DDRPHY_DBYTE4_TSMBYTE0_OFFSET                  (PHY_BASE+0x050004)
#define DDRPHY_DBYTE4_TRAININGPARAM_OFFSET             (PHY_BASE+0x050008)
#define DDRPHY_DBYTE4_TSMBYTE1_OFFSET                  (PHY_BASE+0x050044)
#define DDRPHY_DBYTE4_TSMBYTE2_OFFSET                  (PHY_BASE+0x050048)
#define DDRPHY_DBYTE4_TSMBYTE3_OFFSET                  (PHY_BASE+0x05004C)
#define DDRPHY_DBYTE4_TSMBYTE4_OFFSET                  (PHY_BASE+0x050050)
#define DDRPHY_DBYTE4_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x050054)
#define DDRPHY_DBYTE4_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x050058)
#define DDRPHY_DBYTE4_TESTMODECONFIG_OFFSET            (PHY_BASE+0x05005C)
#define DDRPHY_DBYTE4_TSMBYTE5_OFFSET                  (PHY_BASE+0x050060)
#define DDRPHY_DBYTE4_MTESTMUXSEL_OFFSET               (PHY_BASE+0x050068)
#define DDRPHY_DBYTE4_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x05007C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x050088)
#define DDRPHY_DBYTE4_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0500C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0500C8)
#define DDRPHY_DBYTE4_VREFDAC0_R0_OFFSET               (PHY_BASE+0x050100)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x050104)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x05010C)
#define DDRPHY_DBYTE4_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x050120)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x050124)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x050128)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x05012C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x050134)
#define DDRPHY_DBYTE4_RXFIFOINFO_OFFSET                (PHY_BASE+0x050160)
#define DDRPHY_DBYTE4_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x050164)
#define DDRPHY_DBYTE4_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x050168)
#define DDRPHY_DBYTE4_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x05016C)
#define DDRPHY_DBYTE4_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x050170)
#define DDRPHY_DBYTE4_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x05017C)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x050188)
#define DDRPHY_DBYTE4_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0501A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0501A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0501A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0501AC)
#define DDRPHY_DBYTE4_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x050200)
#define DDRPHY_DBYTE4_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x050204)
#define DDRPHY_DBYTE4_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x050208)
#define DDRPHY_DBYTE4_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x05020C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x050230)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x050234)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x050238)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05023C)
#define DDRPHY_DBYTE4_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0502C4)
#define DDRPHY_DBYTE4_TSM0_I0_OFFSET                   (PHY_BASE+0x0502C8)
#define DDRPHY_DBYTE4_TSM1_I0_OFFSET                   (PHY_BASE+0x0502CC)
#define DDRPHY_DBYTE4_TSM2_I0_OFFSET                   (PHY_BASE+0x0502D0)
#define DDRPHY_DBYTE4_TSM3_OFFSET                      (PHY_BASE+0x0502D4)
#define DDRPHY_DBYTE4_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0502D8)
#define DDRPHY_DBYTE4_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0502DC)
#define DDRPHY_DBYTE4_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0502E0)
#define DDRPHY_DBYTE4_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0502E4)
#define DDRPHY_DBYTE4_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0502E8)
#define DDRPHY_DBYTE4_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0502EC)
#define DDRPHY_DBYTE4_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x050300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x050304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x050308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x05030C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x050340)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x050344)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x050348)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05034C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x050488)
#define DDRPHY_DBYTE4_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0504C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0504C8)
#define DDRPHY_DBYTE4_VREFDAC0_R1_OFFSET               (PHY_BASE+0x050500)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x050504)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x05050C)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x050524)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x05052C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x050534)
#define DDRPHY_DBYTE4_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x05057C)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x050588)
#define DDRPHY_DBYTE4_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0505A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0505A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0505A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0505AC)
#define DDRPHY_DBYTE4_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x050600)
#define DDRPHY_DBYTE4_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x050604)
#define DDRPHY_DBYTE4_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x050608)
#define DDRPHY_DBYTE4_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x05060C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x050630)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x050634)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x050638)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05063C)
#define DDRPHY_DBYTE4_TSM0_I1_OFFSET                   (PHY_BASE+0x0506C8)
#define DDRPHY_DBYTE4_TSM1_I1_OFFSET                   (PHY_BASE+0x0506CC)
#define DDRPHY_DBYTE4_TSM2_I1_OFFSET                   (PHY_BASE+0x0506D0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x050700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x050704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x050708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x05070C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x050740)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x050744)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x050748)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05074C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x050888)
#define DDRPHY_DBYTE4_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0508C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0508C8)
#define DDRPHY_DBYTE4_VREFDAC0_R2_OFFSET               (PHY_BASE+0x050900)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x050988)
#define DDRPHY_DBYTE4_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0509A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0509A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0509A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0509AC)
#define DDRPHY_DBYTE4_TSM0_I2_OFFSET                   (PHY_BASE+0x050AC8)
#define DDRPHY_DBYTE4_TSM1_I2_OFFSET                   (PHY_BASE+0x050ACC)
#define DDRPHY_DBYTE4_TSM2_I2_OFFSET                   (PHY_BASE+0x050AD0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x050B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x050B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x050B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x050B0C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x050C88)
#define DDRPHY_DBYTE4_VREFDAC1_R3_OFFSET               (PHY_BASE+0x050CC0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x050CC8)
#define DDRPHY_DBYTE4_VREFDAC0_R3_OFFSET               (PHY_BASE+0x050D00)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x050D88)
#define DDRPHY_DBYTE4_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x050DA0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x050DA4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x050DA8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x050DAC)
#define DDRPHY_DBYTE4_TSM0_I3_OFFSET                   (PHY_BASE+0x050EC8)
#define DDRPHY_DBYTE4_TSM1_I3_OFFSET                   (PHY_BASE+0x050ECC)
#define DDRPHY_DBYTE4_TSM2_I3_OFFSET                   (PHY_BASE+0x050ED0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x050F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x050F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x050F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x050F0C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x051088)
#define DDRPHY_DBYTE4_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0510C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0510C8)
#define DDRPHY_DBYTE4_VREFDAC0_R4_OFFSET               (PHY_BASE+0x051100)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x051188)
#define DDRPHY_DBYTE4_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0511A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0511A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0511A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0511AC)
#define DDRPHY_DBYTE4_TSM0_I4_OFFSET                   (PHY_BASE+0x0512C8)
#define DDRPHY_DBYTE4_TSM1_I4_OFFSET                   (PHY_BASE+0x0512CC)
#define DDRPHY_DBYTE4_TSM2_I4_OFFSET                   (PHY_BASE+0x0512D0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x051300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x051304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x051308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x05130C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x051488)
#define DDRPHY_DBYTE4_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0514C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0514C8)
#define DDRPHY_DBYTE4_VREFDAC0_R5_OFFSET               (PHY_BASE+0x051500)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x051588)
#define DDRPHY_DBYTE4_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0515A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0515A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0515A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0515AC)
#define DDRPHY_DBYTE4_TSM0_I5_OFFSET                   (PHY_BASE+0x0516C8)
#define DDRPHY_DBYTE4_TSM1_I5_OFFSET                   (PHY_BASE+0x0516CC)
#define DDRPHY_DBYTE4_TSM2_I5_OFFSET                   (PHY_BASE+0x0516D0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x051700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x051704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x051708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x05170C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x051888)
#define DDRPHY_DBYTE4_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0518C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0518C8)
#define DDRPHY_DBYTE4_VREFDAC0_R6_OFFSET               (PHY_BASE+0x051900)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x051988)
#define DDRPHY_DBYTE4_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0519A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0519A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0519A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0519AC)
#define DDRPHY_DBYTE4_TSM0_I6_OFFSET                   (PHY_BASE+0x051AC8)
#define DDRPHY_DBYTE4_TSM1_I6_OFFSET                   (PHY_BASE+0x051ACC)
#define DDRPHY_DBYTE4_TSM2_I6_OFFSET                   (PHY_BASE+0x051AD0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x051B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x051B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x051B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x051B0C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x051C88)
#define DDRPHY_DBYTE4_VREFDAC1_R7_OFFSET               (PHY_BASE+0x051CC0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x051CC8)
#define DDRPHY_DBYTE4_VREFDAC0_R7_OFFSET               (PHY_BASE+0x051D00)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x051D88)
#define DDRPHY_DBYTE4_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x051DA0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x051DA4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x051DA8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x051DAC)
#define DDRPHY_DBYTE4_TSM0_I7_OFFSET                   (PHY_BASE+0x051EC8)
#define DDRPHY_DBYTE4_TSM1_I7_OFFSET                   (PHY_BASE+0x051ECC)
#define DDRPHY_DBYTE4_TSM2_I7_OFFSET                   (PHY_BASE+0x051ED0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x051F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x051F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x051F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x051F0C)
#define DDRPHY_DBYTE4_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x052088)
#define DDRPHY_DBYTE4_VREFDAC1_R8_OFFSET               (PHY_BASE+0x0520C0)
#define DDRPHY_DBYTE4_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x0520C8)
#define DDRPHY_DBYTE4_VREFDAC0_R8_OFFSET               (PHY_BASE+0x052100)
#define DDRPHY_DBYTE4_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x052188)
#define DDRPHY_DBYTE4_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x0521A0)
#define DDRPHY_DBYTE4_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x0521A4)
#define DDRPHY_DBYTE4_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x0521A8)
#define DDRPHY_DBYTE4_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x0521AC)
#define DDRPHY_DBYTE4_TSM0_I8_OFFSET                   (PHY_BASE+0x0522C8)
#define DDRPHY_DBYTE4_TSM1_I8_OFFSET                   (PHY_BASE+0x0522CC)
#define DDRPHY_DBYTE4_TSM2_I8_OFFSET                   (PHY_BASE+0x0522D0)
#define DDRPHY_DBYTE4_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x052300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x052304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x052308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x05230C)
#define DDRPHY_DBYTE5_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x054000)
#define DDRPHY_DBYTE5_TSMBYTE0_OFFSET                  (PHY_BASE+0x054004)
#define DDRPHY_DBYTE5_TRAININGPARAM_OFFSET             (PHY_BASE+0x054008)
#define DDRPHY_DBYTE5_TSMBYTE1_OFFSET                  (PHY_BASE+0x054044)
#define DDRPHY_DBYTE5_TSMBYTE2_OFFSET                  (PHY_BASE+0x054048)
#define DDRPHY_DBYTE5_TSMBYTE3_OFFSET                  (PHY_BASE+0x05404C)
#define DDRPHY_DBYTE5_TSMBYTE4_OFFSET                  (PHY_BASE+0x054050)
#define DDRPHY_DBYTE5_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x054054)
#define DDRPHY_DBYTE5_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x054058)
#define DDRPHY_DBYTE5_TESTMODECONFIG_OFFSET            (PHY_BASE+0x05405C)
#define DDRPHY_DBYTE5_TSMBYTE5_OFFSET                  (PHY_BASE+0x054060)
#define DDRPHY_DBYTE5_MTESTMUXSEL_OFFSET               (PHY_BASE+0x054068)
#define DDRPHY_DBYTE5_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x05407C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x054088)
#define DDRPHY_DBYTE5_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0540C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0540C8)
#define DDRPHY_DBYTE5_VREFDAC0_R0_OFFSET               (PHY_BASE+0x054100)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x054104)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x05410C)
#define DDRPHY_DBYTE5_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x054120)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x054124)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x054128)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x05412C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x054134)
#define DDRPHY_DBYTE5_RXFIFOINFO_OFFSET                (PHY_BASE+0x054160)
#define DDRPHY_DBYTE5_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x054164)
#define DDRPHY_DBYTE5_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x054168)
#define DDRPHY_DBYTE5_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x05416C)
#define DDRPHY_DBYTE5_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x054170)
#define DDRPHY_DBYTE5_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x05417C)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x054188)
#define DDRPHY_DBYTE5_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0541A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0541A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0541A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0541AC)
#define DDRPHY_DBYTE5_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x054200)
#define DDRPHY_DBYTE5_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x054204)
#define DDRPHY_DBYTE5_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x054208)
#define DDRPHY_DBYTE5_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x05420C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x054230)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x054234)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x054238)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05423C)
#define DDRPHY_DBYTE5_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0542C4)
#define DDRPHY_DBYTE5_TSM0_I0_OFFSET                   (PHY_BASE+0x0542C8)
#define DDRPHY_DBYTE5_TSM1_I0_OFFSET                   (PHY_BASE+0x0542CC)
#define DDRPHY_DBYTE5_TSM2_I0_OFFSET                   (PHY_BASE+0x0542D0)
#define DDRPHY_DBYTE5_TSM3_OFFSET                      (PHY_BASE+0x0542D4)
#define DDRPHY_DBYTE5_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0542D8)
#define DDRPHY_DBYTE5_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0542DC)
#define DDRPHY_DBYTE5_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0542E0)
#define DDRPHY_DBYTE5_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0542E4)
#define DDRPHY_DBYTE5_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0542E8)
#define DDRPHY_DBYTE5_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0542EC)
#define DDRPHY_DBYTE5_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x054300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x054304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x054308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x05430C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x054340)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x054344)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x054348)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05434C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x054488)
#define DDRPHY_DBYTE5_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0544C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0544C8)
#define DDRPHY_DBYTE5_VREFDAC0_R1_OFFSET               (PHY_BASE+0x054500)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x054504)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x05450C)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x054524)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x05452C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x054534)
#define DDRPHY_DBYTE5_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x05457C)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x054588)
#define DDRPHY_DBYTE5_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0545A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0545A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0545A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0545AC)
#define DDRPHY_DBYTE5_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x054600)
#define DDRPHY_DBYTE5_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x054604)
#define DDRPHY_DBYTE5_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x054608)
#define DDRPHY_DBYTE5_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x05460C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x054630)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x054634)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x054638)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05463C)
#define DDRPHY_DBYTE5_TSM0_I1_OFFSET                   (PHY_BASE+0x0546C8)
#define DDRPHY_DBYTE5_TSM1_I1_OFFSET                   (PHY_BASE+0x0546CC)
#define DDRPHY_DBYTE5_TSM2_I1_OFFSET                   (PHY_BASE+0x0546D0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x054700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x054704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x054708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x05470C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x054740)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x054744)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x054748)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05474C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x054888)
#define DDRPHY_DBYTE5_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0548C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0548C8)
#define DDRPHY_DBYTE5_VREFDAC0_R2_OFFSET               (PHY_BASE+0x054900)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x054988)
#define DDRPHY_DBYTE5_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0549A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0549A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0549A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0549AC)
#define DDRPHY_DBYTE5_TSM0_I2_OFFSET                   (PHY_BASE+0x054AC8)
#define DDRPHY_DBYTE5_TSM1_I2_OFFSET                   (PHY_BASE+0x054ACC)
#define DDRPHY_DBYTE5_TSM2_I2_OFFSET                   (PHY_BASE+0x054AD0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x054B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x054B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x054B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x054B0C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x054C88)
#define DDRPHY_DBYTE5_VREFDAC1_R3_OFFSET               (PHY_BASE+0x054CC0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x054CC8)
#define DDRPHY_DBYTE5_VREFDAC0_R3_OFFSET               (PHY_BASE+0x054D00)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x054D88)
#define DDRPHY_DBYTE5_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x054DA0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x054DA4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x054DA8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x054DAC)
#define DDRPHY_DBYTE5_TSM0_I3_OFFSET                   (PHY_BASE+0x054EC8)
#define DDRPHY_DBYTE5_TSM1_I3_OFFSET                   (PHY_BASE+0x054ECC)
#define DDRPHY_DBYTE5_TSM2_I3_OFFSET                   (PHY_BASE+0x054ED0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x054F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x054F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x054F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x054F0C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x055088)
#define DDRPHY_DBYTE5_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0550C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0550C8)
#define DDRPHY_DBYTE5_VREFDAC0_R4_OFFSET               (PHY_BASE+0x055100)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x055188)
#define DDRPHY_DBYTE5_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0551A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0551A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0551A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0551AC)
#define DDRPHY_DBYTE5_TSM0_I4_OFFSET                   (PHY_BASE+0x0552C8)
#define DDRPHY_DBYTE5_TSM1_I4_OFFSET                   (PHY_BASE+0x0552CC)
#define DDRPHY_DBYTE5_TSM2_I4_OFFSET                   (PHY_BASE+0x0552D0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x055300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x055304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x055308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x05530C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x055488)
#define DDRPHY_DBYTE5_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0554C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0554C8)
#define DDRPHY_DBYTE5_VREFDAC0_R5_OFFSET               (PHY_BASE+0x055500)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x055588)
#define DDRPHY_DBYTE5_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0555A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0555A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0555A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0555AC)
#define DDRPHY_DBYTE5_TSM0_I5_OFFSET                   (PHY_BASE+0x0556C8)
#define DDRPHY_DBYTE5_TSM1_I5_OFFSET                   (PHY_BASE+0x0556CC)
#define DDRPHY_DBYTE5_TSM2_I5_OFFSET                   (PHY_BASE+0x0556D0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x055700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x055704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x055708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x05570C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x055888)
#define DDRPHY_DBYTE5_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0558C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0558C8)
#define DDRPHY_DBYTE5_VREFDAC0_R6_OFFSET               (PHY_BASE+0x055900)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x055988)
#define DDRPHY_DBYTE5_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0559A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0559A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0559A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0559AC)
#define DDRPHY_DBYTE5_TSM0_I6_OFFSET                   (PHY_BASE+0x055AC8)
#define DDRPHY_DBYTE5_TSM1_I6_OFFSET                   (PHY_BASE+0x055ACC)
#define DDRPHY_DBYTE5_TSM2_I6_OFFSET                   (PHY_BASE+0x055AD0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x055B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x055B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x055B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x055B0C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x055C88)
#define DDRPHY_DBYTE5_VREFDAC1_R7_OFFSET               (PHY_BASE+0x055CC0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x055CC8)
#define DDRPHY_DBYTE5_VREFDAC0_R7_OFFSET               (PHY_BASE+0x055D00)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x055D88)
#define DDRPHY_DBYTE5_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x055DA0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x055DA4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x055DA8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x055DAC)
#define DDRPHY_DBYTE5_TSM0_I7_OFFSET                   (PHY_BASE+0x055EC8)
#define DDRPHY_DBYTE5_TSM1_I7_OFFSET                   (PHY_BASE+0x055ECC)
#define DDRPHY_DBYTE5_TSM2_I7_OFFSET                   (PHY_BASE+0x055ED0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x055F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x055F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x055F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x055F0C)
#define DDRPHY_DBYTE5_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x056088)
#define DDRPHY_DBYTE5_VREFDAC1_R8_OFFSET               (PHY_BASE+0x0560C0)
#define DDRPHY_DBYTE5_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x0560C8)
#define DDRPHY_DBYTE5_VREFDAC0_R8_OFFSET               (PHY_BASE+0x056100)
#define DDRPHY_DBYTE5_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x056188)
#define DDRPHY_DBYTE5_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x0561A0)
#define DDRPHY_DBYTE5_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x0561A4)
#define DDRPHY_DBYTE5_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x0561A8)
#define DDRPHY_DBYTE5_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x0561AC)
#define DDRPHY_DBYTE5_TSM0_I8_OFFSET                   (PHY_BASE+0x0562C8)
#define DDRPHY_DBYTE5_TSM1_I8_OFFSET                   (PHY_BASE+0x0562CC)
#define DDRPHY_DBYTE5_TSM2_I8_OFFSET                   (PHY_BASE+0x0562D0)
#define DDRPHY_DBYTE5_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x056300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x056304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x056308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x05630C)
#define DDRPHY_DBYTE6_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x058000)
#define DDRPHY_DBYTE6_TSMBYTE0_OFFSET                  (PHY_BASE+0x058004)
#define DDRPHY_DBYTE6_TRAININGPARAM_OFFSET             (PHY_BASE+0x058008)
#define DDRPHY_DBYTE6_TSMBYTE1_OFFSET                  (PHY_BASE+0x058044)
#define DDRPHY_DBYTE6_TSMBYTE2_OFFSET                  (PHY_BASE+0x058048)
#define DDRPHY_DBYTE6_TSMBYTE3_OFFSET                  (PHY_BASE+0x05804C)
#define DDRPHY_DBYTE6_TSMBYTE4_OFFSET                  (PHY_BASE+0x058050)
#define DDRPHY_DBYTE6_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x058054)
#define DDRPHY_DBYTE6_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x058058)
#define DDRPHY_DBYTE6_TESTMODECONFIG_OFFSET            (PHY_BASE+0x05805C)
#define DDRPHY_DBYTE6_TSMBYTE5_OFFSET                  (PHY_BASE+0x058060)
#define DDRPHY_DBYTE6_MTESTMUXSEL_OFFSET               (PHY_BASE+0x058068)
#define DDRPHY_DBYTE6_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x05807C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x058088)
#define DDRPHY_DBYTE6_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0580C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0580C8)
#define DDRPHY_DBYTE6_VREFDAC0_R0_OFFSET               (PHY_BASE+0x058100)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x058104)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x05810C)
#define DDRPHY_DBYTE6_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x058120)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x058124)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x058128)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x05812C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x058134)
#define DDRPHY_DBYTE6_RXFIFOINFO_OFFSET                (PHY_BASE+0x058160)
#define DDRPHY_DBYTE6_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x058164)
#define DDRPHY_DBYTE6_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x058168)
#define DDRPHY_DBYTE6_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x05816C)
#define DDRPHY_DBYTE6_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x058170)
#define DDRPHY_DBYTE6_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x05817C)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x058188)
#define DDRPHY_DBYTE6_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0581A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0581A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0581A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0581AC)
#define DDRPHY_DBYTE6_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x058200)
#define DDRPHY_DBYTE6_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x058204)
#define DDRPHY_DBYTE6_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x058208)
#define DDRPHY_DBYTE6_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x05820C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x058230)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x058234)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x058238)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05823C)
#define DDRPHY_DBYTE6_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0582C4)
#define DDRPHY_DBYTE6_TSM0_I0_OFFSET                   (PHY_BASE+0x0582C8)
#define DDRPHY_DBYTE6_TSM1_I0_OFFSET                   (PHY_BASE+0x0582CC)
#define DDRPHY_DBYTE6_TSM2_I0_OFFSET                   (PHY_BASE+0x0582D0)
#define DDRPHY_DBYTE6_TSM3_OFFSET                      (PHY_BASE+0x0582D4)
#define DDRPHY_DBYTE6_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0582D8)
#define DDRPHY_DBYTE6_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0582DC)
#define DDRPHY_DBYTE6_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0582E0)
#define DDRPHY_DBYTE6_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0582E4)
#define DDRPHY_DBYTE6_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0582E8)
#define DDRPHY_DBYTE6_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0582EC)
#define DDRPHY_DBYTE6_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x058300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x058304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x058308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x05830C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x058340)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x058344)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x058348)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05834C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x058488)
#define DDRPHY_DBYTE6_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0584C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0584C8)
#define DDRPHY_DBYTE6_VREFDAC0_R1_OFFSET               (PHY_BASE+0x058500)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x058504)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x05850C)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x058524)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x05852C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x058534)
#define DDRPHY_DBYTE6_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x05857C)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x058588)
#define DDRPHY_DBYTE6_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0585A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0585A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0585A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0585AC)
#define DDRPHY_DBYTE6_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x058600)
#define DDRPHY_DBYTE6_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x058604)
#define DDRPHY_DBYTE6_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x058608)
#define DDRPHY_DBYTE6_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x05860C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x058630)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x058634)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x058638)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05863C)
#define DDRPHY_DBYTE6_TSM0_I1_OFFSET                   (PHY_BASE+0x0586C8)
#define DDRPHY_DBYTE6_TSM1_I1_OFFSET                   (PHY_BASE+0x0586CC)
#define DDRPHY_DBYTE6_TSM2_I1_OFFSET                   (PHY_BASE+0x0586D0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x058700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x058704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x058708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x05870C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x058740)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x058744)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x058748)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05874C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x058888)
#define DDRPHY_DBYTE6_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0588C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0588C8)
#define DDRPHY_DBYTE6_VREFDAC0_R2_OFFSET               (PHY_BASE+0x058900)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x058988)
#define DDRPHY_DBYTE6_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0589A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0589A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0589A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0589AC)
#define DDRPHY_DBYTE6_TSM0_I2_OFFSET                   (PHY_BASE+0x058AC8)
#define DDRPHY_DBYTE6_TSM1_I2_OFFSET                   (PHY_BASE+0x058ACC)
#define DDRPHY_DBYTE6_TSM2_I2_OFFSET                   (PHY_BASE+0x058AD0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x058B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x058B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x058B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x058B0C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x058C88)
#define DDRPHY_DBYTE6_VREFDAC1_R3_OFFSET               (PHY_BASE+0x058CC0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x058CC8)
#define DDRPHY_DBYTE6_VREFDAC0_R3_OFFSET               (PHY_BASE+0x058D00)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x058D88)
#define DDRPHY_DBYTE6_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x058DA0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x058DA4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x058DA8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x058DAC)
#define DDRPHY_DBYTE6_TSM0_I3_OFFSET                   (PHY_BASE+0x058EC8)
#define DDRPHY_DBYTE6_TSM1_I3_OFFSET                   (PHY_BASE+0x058ECC)
#define DDRPHY_DBYTE6_TSM2_I3_OFFSET                   (PHY_BASE+0x058ED0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x058F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x058F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x058F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x058F0C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x059088)
#define DDRPHY_DBYTE6_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0590C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0590C8)
#define DDRPHY_DBYTE6_VREFDAC0_R4_OFFSET               (PHY_BASE+0x059100)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x059188)
#define DDRPHY_DBYTE6_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0591A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0591A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0591A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0591AC)
#define DDRPHY_DBYTE6_TSM0_I4_OFFSET                   (PHY_BASE+0x0592C8)
#define DDRPHY_DBYTE6_TSM1_I4_OFFSET                   (PHY_BASE+0x0592CC)
#define DDRPHY_DBYTE6_TSM2_I4_OFFSET                   (PHY_BASE+0x0592D0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x059300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x059304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x059308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x05930C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x059488)
#define DDRPHY_DBYTE6_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0594C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0594C8)
#define DDRPHY_DBYTE6_VREFDAC0_R5_OFFSET               (PHY_BASE+0x059500)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x059588)
#define DDRPHY_DBYTE6_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0595A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0595A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0595A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0595AC)
#define DDRPHY_DBYTE6_TSM0_I5_OFFSET                   (PHY_BASE+0x0596C8)
#define DDRPHY_DBYTE6_TSM1_I5_OFFSET                   (PHY_BASE+0x0596CC)
#define DDRPHY_DBYTE6_TSM2_I5_OFFSET                   (PHY_BASE+0x0596D0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x059700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x059704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x059708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x05970C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x059888)
#define DDRPHY_DBYTE6_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0598C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0598C8)
#define DDRPHY_DBYTE6_VREFDAC0_R6_OFFSET               (PHY_BASE+0x059900)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x059988)
#define DDRPHY_DBYTE6_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0599A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0599A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0599A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0599AC)
#define DDRPHY_DBYTE6_TSM0_I6_OFFSET                   (PHY_BASE+0x059AC8)
#define DDRPHY_DBYTE6_TSM1_I6_OFFSET                   (PHY_BASE+0x059ACC)
#define DDRPHY_DBYTE6_TSM2_I6_OFFSET                   (PHY_BASE+0x059AD0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x059B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x059B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x059B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x059B0C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x059C88)
#define DDRPHY_DBYTE6_VREFDAC1_R7_OFFSET               (PHY_BASE+0x059CC0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x059CC8)
#define DDRPHY_DBYTE6_VREFDAC0_R7_OFFSET               (PHY_BASE+0x059D00)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x059D88)
#define DDRPHY_DBYTE6_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x059DA0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x059DA4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x059DA8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x059DAC)
#define DDRPHY_DBYTE6_TSM0_I7_OFFSET                   (PHY_BASE+0x059EC8)
#define DDRPHY_DBYTE6_TSM1_I7_OFFSET                   (PHY_BASE+0x059ECC)
#define DDRPHY_DBYTE6_TSM2_I7_OFFSET                   (PHY_BASE+0x059ED0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x059F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x059F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x059F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x059F0C)
#define DDRPHY_DBYTE6_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x05A088)
#define DDRPHY_DBYTE6_VREFDAC1_R8_OFFSET               (PHY_BASE+0x05A0C0)
#define DDRPHY_DBYTE6_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x05A0C8)
#define DDRPHY_DBYTE6_VREFDAC0_R8_OFFSET               (PHY_BASE+0x05A100)
#define DDRPHY_DBYTE6_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x05A188)
#define DDRPHY_DBYTE6_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x05A1A0)
#define DDRPHY_DBYTE6_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x05A1A4)
#define DDRPHY_DBYTE6_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x05A1A8)
#define DDRPHY_DBYTE6_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x05A1AC)
#define DDRPHY_DBYTE6_TSM0_I8_OFFSET                   (PHY_BASE+0x05A2C8)
#define DDRPHY_DBYTE6_TSM1_I8_OFFSET                   (PHY_BASE+0x05A2CC)
#define DDRPHY_DBYTE6_TSM2_I8_OFFSET                   (PHY_BASE+0x05A2D0)
#define DDRPHY_DBYTE6_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x05A300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x05A304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x05A308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x05A30C)
#define DDRPHY_DBYTE7_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x05C000)
#define DDRPHY_DBYTE7_TSMBYTE0_OFFSET                  (PHY_BASE+0x05C004)
#define DDRPHY_DBYTE7_TRAININGPARAM_OFFSET             (PHY_BASE+0x05C008)
#define DDRPHY_DBYTE7_TSMBYTE1_OFFSET                  (PHY_BASE+0x05C044)
#define DDRPHY_DBYTE7_TSMBYTE2_OFFSET                  (PHY_BASE+0x05C048)
#define DDRPHY_DBYTE7_TSMBYTE3_OFFSET                  (PHY_BASE+0x05C04C)
#define DDRPHY_DBYTE7_TSMBYTE4_OFFSET                  (PHY_BASE+0x05C050)
#define DDRPHY_DBYTE7_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x05C054)
#define DDRPHY_DBYTE7_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x05C058)
#define DDRPHY_DBYTE7_TESTMODECONFIG_OFFSET            (PHY_BASE+0x05C05C)
#define DDRPHY_DBYTE7_TSMBYTE5_OFFSET                  (PHY_BASE+0x05C060)
#define DDRPHY_DBYTE7_MTESTMUXSEL_OFFSET               (PHY_BASE+0x05C068)
#define DDRPHY_DBYTE7_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x05C07C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x05C088)
#define DDRPHY_DBYTE7_VREFDAC1_R0_OFFSET               (PHY_BASE+0x05C0C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x05C0C8)
#define DDRPHY_DBYTE7_VREFDAC0_R0_OFFSET               (PHY_BASE+0x05C100)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x05C104)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x05C10C)
#define DDRPHY_DBYTE7_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x05C120)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x05C124)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x05C128)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x05C12C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x05C134)
#define DDRPHY_DBYTE7_RXFIFOINFO_OFFSET                (PHY_BASE+0x05C160)
#define DDRPHY_DBYTE7_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x05C164)
#define DDRPHY_DBYTE7_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x05C168)
#define DDRPHY_DBYTE7_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x05C16C)
#define DDRPHY_DBYTE7_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x05C170)
#define DDRPHY_DBYTE7_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x05C17C)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x05C188)
#define DDRPHY_DBYTE7_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x05C1A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x05C1A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x05C1A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x05C1AC)
#define DDRPHY_DBYTE7_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x05C200)
#define DDRPHY_DBYTE7_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x05C204)
#define DDRPHY_DBYTE7_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x05C208)
#define DDRPHY_DBYTE7_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x05C20C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x05C230)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x05C234)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x05C238)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05C23C)
#define DDRPHY_DBYTE7_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x05C2C4)
#define DDRPHY_DBYTE7_TSM0_I0_OFFSET                   (PHY_BASE+0x05C2C8)
#define DDRPHY_DBYTE7_TSM1_I0_OFFSET                   (PHY_BASE+0x05C2CC)
#define DDRPHY_DBYTE7_TSM2_I0_OFFSET                   (PHY_BASE+0x05C2D0)
#define DDRPHY_DBYTE7_TSM3_OFFSET                      (PHY_BASE+0x05C2D4)
#define DDRPHY_DBYTE7_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x05C2D8)
#define DDRPHY_DBYTE7_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x05C2DC)
#define DDRPHY_DBYTE7_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x05C2E0)
#define DDRPHY_DBYTE7_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x05C2E4)
#define DDRPHY_DBYTE7_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x05C2E8)
#define DDRPHY_DBYTE7_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x05C2EC)
#define DDRPHY_DBYTE7_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x05C300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x05C304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x05C308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x05C30C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x05C340)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x05C344)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x05C348)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x05C34C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x05C488)
#define DDRPHY_DBYTE7_VREFDAC1_R1_OFFSET               (PHY_BASE+0x05C4C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x05C4C8)
#define DDRPHY_DBYTE7_VREFDAC0_R1_OFFSET               (PHY_BASE+0x05C500)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x05C504)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x05C50C)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x05C524)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x05C52C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x05C534)
#define DDRPHY_DBYTE7_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x05C57C)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x05C588)
#define DDRPHY_DBYTE7_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x05C5A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x05C5A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x05C5A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x05C5AC)
#define DDRPHY_DBYTE7_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x05C600)
#define DDRPHY_DBYTE7_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x05C604)
#define DDRPHY_DBYTE7_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x05C608)
#define DDRPHY_DBYTE7_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x05C60C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x05C630)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x05C634)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x05C638)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05C63C)
#define DDRPHY_DBYTE7_TSM0_I1_OFFSET                   (PHY_BASE+0x05C6C8)
#define DDRPHY_DBYTE7_TSM1_I1_OFFSET                   (PHY_BASE+0x05C6CC)
#define DDRPHY_DBYTE7_TSM2_I1_OFFSET                   (PHY_BASE+0x05C6D0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x05C700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x05C704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x05C708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x05C70C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x05C740)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x05C744)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x05C748)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x05C74C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x05C888)
#define DDRPHY_DBYTE7_VREFDAC1_R2_OFFSET               (PHY_BASE+0x05C8C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x05C8C8)
#define DDRPHY_DBYTE7_VREFDAC0_R2_OFFSET               (PHY_BASE+0x05C900)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x05C988)
#define DDRPHY_DBYTE7_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x05C9A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x05C9A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x05C9A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x05C9AC)
#define DDRPHY_DBYTE7_TSM0_I2_OFFSET                   (PHY_BASE+0x05CAC8)
#define DDRPHY_DBYTE7_TSM1_I2_OFFSET                   (PHY_BASE+0x05CACC)
#define DDRPHY_DBYTE7_TSM2_I2_OFFSET                   (PHY_BASE+0x05CAD0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x05CB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x05CB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x05CB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x05CB0C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x05CC88)
#define DDRPHY_DBYTE7_VREFDAC1_R3_OFFSET               (PHY_BASE+0x05CCC0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x05CCC8)
#define DDRPHY_DBYTE7_VREFDAC0_R3_OFFSET               (PHY_BASE+0x05CD00)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x05CD88)
#define DDRPHY_DBYTE7_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x05CDA0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x05CDA4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x05CDA8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x05CDAC)
#define DDRPHY_DBYTE7_TSM0_I3_OFFSET                   (PHY_BASE+0x05CEC8)
#define DDRPHY_DBYTE7_TSM1_I3_OFFSET                   (PHY_BASE+0x05CECC)
#define DDRPHY_DBYTE7_TSM2_I3_OFFSET                   (PHY_BASE+0x05CED0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x05CF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x05CF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x05CF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x05CF0C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x05D088)
#define DDRPHY_DBYTE7_VREFDAC1_R4_OFFSET               (PHY_BASE+0x05D0C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x05D0C8)
#define DDRPHY_DBYTE7_VREFDAC0_R4_OFFSET               (PHY_BASE+0x05D100)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x05D188)
#define DDRPHY_DBYTE7_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x05D1A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x05D1A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x05D1A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x05D1AC)
#define DDRPHY_DBYTE7_TSM0_I4_OFFSET                   (PHY_BASE+0x05D2C8)
#define DDRPHY_DBYTE7_TSM1_I4_OFFSET                   (PHY_BASE+0x05D2CC)
#define DDRPHY_DBYTE7_TSM2_I4_OFFSET                   (PHY_BASE+0x05D2D0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x05D300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x05D304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x05D308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x05D30C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x05D488)
#define DDRPHY_DBYTE7_VREFDAC1_R5_OFFSET               (PHY_BASE+0x05D4C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x05D4C8)
#define DDRPHY_DBYTE7_VREFDAC0_R5_OFFSET               (PHY_BASE+0x05D500)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x05D588)
#define DDRPHY_DBYTE7_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x05D5A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x05D5A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x05D5A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x05D5AC)
#define DDRPHY_DBYTE7_TSM0_I5_OFFSET                   (PHY_BASE+0x05D6C8)
#define DDRPHY_DBYTE7_TSM1_I5_OFFSET                   (PHY_BASE+0x05D6CC)
#define DDRPHY_DBYTE7_TSM2_I5_OFFSET                   (PHY_BASE+0x05D6D0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x05D700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x05D704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x05D708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x05D70C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x05D888)
#define DDRPHY_DBYTE7_VREFDAC1_R6_OFFSET               (PHY_BASE+0x05D8C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x05D8C8)
#define DDRPHY_DBYTE7_VREFDAC0_R6_OFFSET               (PHY_BASE+0x05D900)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x05D988)
#define DDRPHY_DBYTE7_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x05D9A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x05D9A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x05D9A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x05D9AC)
#define DDRPHY_DBYTE7_TSM0_I6_OFFSET                   (PHY_BASE+0x05DAC8)
#define DDRPHY_DBYTE7_TSM1_I6_OFFSET                   (PHY_BASE+0x05DACC)
#define DDRPHY_DBYTE7_TSM2_I6_OFFSET                   (PHY_BASE+0x05DAD0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x05DB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x05DB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x05DB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x05DB0C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x05DC88)
#define DDRPHY_DBYTE7_VREFDAC1_R7_OFFSET               (PHY_BASE+0x05DCC0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x05DCC8)
#define DDRPHY_DBYTE7_VREFDAC0_R7_OFFSET               (PHY_BASE+0x05DD00)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x05DD88)
#define DDRPHY_DBYTE7_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x05DDA0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x05DDA4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x05DDA8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x05DDAC)
#define DDRPHY_DBYTE7_TSM0_I7_OFFSET                   (PHY_BASE+0x05DEC8)
#define DDRPHY_DBYTE7_TSM1_I7_OFFSET                   (PHY_BASE+0x05DECC)
#define DDRPHY_DBYTE7_TSM2_I7_OFFSET                   (PHY_BASE+0x05DED0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x05DF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x05DF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x05DF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x05DF0C)
#define DDRPHY_DBYTE7_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x05E088)
#define DDRPHY_DBYTE7_VREFDAC1_R8_OFFSET               (PHY_BASE+0x05E0C0)
#define DDRPHY_DBYTE7_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x05E0C8)
#define DDRPHY_DBYTE7_VREFDAC0_R8_OFFSET               (PHY_BASE+0x05E100)
#define DDRPHY_DBYTE7_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x05E188)
#define DDRPHY_DBYTE7_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x05E1A0)
#define DDRPHY_DBYTE7_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x05E1A4)
#define DDRPHY_DBYTE7_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x05E1A8)
#define DDRPHY_DBYTE7_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x05E1AC)
#define DDRPHY_DBYTE7_TSM0_I8_OFFSET                   (PHY_BASE+0x05E2C8)
#define DDRPHY_DBYTE7_TSM1_I8_OFFSET                   (PHY_BASE+0x05E2CC)
#define DDRPHY_DBYTE7_TSM2_I8_OFFSET                   (PHY_BASE+0x05E2D0)
#define DDRPHY_DBYTE7_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x05E300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x05E304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x05E308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x05E30C)
#define DDRPHY_DBYTE8_VARIOUSCHICKEN_OFFSET            (PHY_BASE+0x060000)
#define DDRPHY_DBYTE8_TSMBYTE0_OFFSET                  (PHY_BASE+0x060004)
#define DDRPHY_DBYTE8_TRAININGPARAM_OFFSET             (PHY_BASE+0x060008)
#define DDRPHY_DBYTE8_TSMBYTE1_OFFSET                  (PHY_BASE+0x060044)
#define DDRPHY_DBYTE8_TSMBYTE2_OFFSET                  (PHY_BASE+0x060048)
#define DDRPHY_DBYTE8_TSMBYTE3_OFFSET                  (PHY_BASE+0x06004C)
#define DDRPHY_DBYTE8_TSMBYTE4_OFFSET                  (PHY_BASE+0x060050)
#define DDRPHY_DBYTE8_PROCODTCTL_P0_OFFSET             (PHY_BASE+0x060054)
#define DDRPHY_DBYTE8_PROCODTTIMECTL_P0_OFFSET         (PHY_BASE+0x060058)
#define DDRPHY_DBYTE8_TESTMODECONFIG_OFFSET            (PHY_BASE+0x06005C)
#define DDRPHY_DBYTE8_TSMBYTE5_OFFSET                  (PHY_BASE+0x060060)
#define DDRPHY_DBYTE8_MTESTMUXSEL_OFFSET               (PHY_BASE+0x060068)
#define DDRPHY_DBYTE8_DTSMTRAINMODECTRL_OFFSET         (PHY_BASE+0x06007C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R0_OFFSET    (PHY_BASE+0x060088)
#define DDRPHY_DBYTE8_VREFDAC1_R0_OFFSET               (PHY_BASE+0x0600C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R0_OFFSET           (PHY_BASE+0x0600C8)
#define DDRPHY_DBYTE8_VREFDAC0_R0_OFFSET               (PHY_BASE+0x060100)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B0_P0_OFFSET       (PHY_BASE+0x060104)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B0_P0_OFFSET       (PHY_BASE+0x06010C)
#define DDRPHY_DBYTE8_TXEQUALIZATIONMODE_P0_OFFSET     (PHY_BASE+0x060120)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B0_P0_OFFSET     (PHY_BASE+0x060124)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL1_OFFSET            (PHY_BASE+0x060128)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B0_P0_OFFSET   (PHY_BASE+0x06012C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B0_P0_OFFSET       (PHY_BASE+0x060134)
#define DDRPHY_DBYTE8_RXFIFOINFO_OFFSET                (PHY_BASE+0x060160)
#define DDRPHY_DBYTE8_RXFIFOVISIBILITY_OFFSET          (PHY_BASE+0x060164)
#define DDRPHY_DBYTE8_RXFIFOCONTENTSDQ3210_OFFSET      (PHY_BASE+0x060168)
#define DDRPHY_DBYTE8_RXFIFOCONTENTSDQ7654_OFFSET      (PHY_BASE+0x06016C)
#define DDRPHY_DBYTE8_RXFIFOCONTENTSDBI_OFFSET         (PHY_BASE+0x060170)
#define DDRPHY_DBYTE8_TXSLEWRATE_B0_P0_OFFSET          (PHY_BASE+0x06017C)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R0_OFFSET   (PHY_BASE+0x060188)
#define DDRPHY_DBYTE8_RXPBDLYD0_R0_OFFSET              (PHY_BASE+0x0601A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R0_OFFSET              (PHY_BASE+0x0601A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R0_OFFSET              (PHY_BASE+0x0601A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R0_OFFSET              (PHY_BASE+0x0601AC)
#define DDRPHY_DBYTE8_RXENDLYD0_U0_P0_OFFSET           (PHY_BASE+0x060200)
#define DDRPHY_DBYTE8_RXENDLYD1_U0_P0_OFFSET           (PHY_BASE+0x060204)
#define DDRPHY_DBYTE8_RXENDLYD2_U0_P0_OFFSET           (PHY_BASE+0x060208)
#define DDRPHY_DBYTE8_RXENDLYD3_U0_P0_OFFSET           (PHY_BASE+0x06020C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U0_P0_OFFSET          (PHY_BASE+0x060230)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U0_P0_OFFSET          (PHY_BASE+0x060234)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U0_P0_OFFSET          (PHY_BASE+0x060238)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U0_P0_OFFSET          (PHY_BASE+0x06023C)
#define DDRPHY_DBYTE8_DTSMBLANKINGCTRL_OFFSET          (PHY_BASE+0x0602C4)
#define DDRPHY_DBYTE8_TSM0_I0_OFFSET                   (PHY_BASE+0x0602C8)
#define DDRPHY_DBYTE8_TSM1_I0_OFFSET                   (PHY_BASE+0x0602CC)
#define DDRPHY_DBYTE8_TSM2_I0_OFFSET                   (PHY_BASE+0x0602D0)
#define DDRPHY_DBYTE8_TSM3_OFFSET                      (PHY_BASE+0x0602D4)
#define DDRPHY_DBYTE8_TXCHKDATASELECTS_OFFSET          (PHY_BASE+0x0602D8)
#define DDRPHY_DBYTE8_DTSMUPTHLDXINGIND_OFFSET         (PHY_BASE+0x0602DC)
#define DDRPHY_DBYTE8_DTSMLOTHLDXINGIND_OFFSET         (PHY_BASE+0x0602E0)
#define DDRPHY_DBYTE8_DBYTEALLDTSMCTRL0_OFFSET         (PHY_BASE+0x0602E4)
#define DDRPHY_DBYTE8_DBYTEALLDTSMCTRL1_OFFSET         (PHY_BASE+0x0602E8)
#define DDRPHY_DBYTE8_DBYTEALLDTSMCTRL2_OFFSET         (PHY_BASE+0x0602EC)
#define DDRPHY_DBYTE8_TXDQDLYD0_R0_P0_OFFSET           (PHY_BASE+0x060300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R0_P0_OFFSET           (PHY_BASE+0x060304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R0_P0_OFFSET           (PHY_BASE+0x060308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R0_P0_OFFSET           (PHY_BASE+0x06030C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U0_P0_OFFSET          (PHY_BASE+0x060340)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U0_P0_OFFSET          (PHY_BASE+0x060344)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U0_P0_OFFSET          (PHY_BASE+0x060348)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U0_P0_OFFSET          (PHY_BASE+0x06034C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R1_OFFSET    (PHY_BASE+0x060488)
#define DDRPHY_DBYTE8_VREFDAC1_R1_OFFSET               (PHY_BASE+0x0604C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R1_OFFSET           (PHY_BASE+0x0604C8)
#define DDRPHY_DBYTE8_VREFDAC0_R1_OFFSET               (PHY_BASE+0x060500)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B1_P0_OFFSET       (PHY_BASE+0x060504)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B1_P0_OFFSET       (PHY_BASE+0x06050C)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B1_P0_OFFSET     (PHY_BASE+0x060524)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B1_P0_OFFSET   (PHY_BASE+0x06052C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B1_P0_OFFSET       (PHY_BASE+0x060534)
#define DDRPHY_DBYTE8_TXSLEWRATE_B1_P0_OFFSET          (PHY_BASE+0x06057C)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R1_OFFSET   (PHY_BASE+0x060588)
#define DDRPHY_DBYTE8_RXPBDLYD0_R1_OFFSET              (PHY_BASE+0x0605A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R1_OFFSET              (PHY_BASE+0x0605A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R1_OFFSET              (PHY_BASE+0x0605A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R1_OFFSET              (PHY_BASE+0x0605AC)
#define DDRPHY_DBYTE8_RXENDLYD0_U1_P0_OFFSET           (PHY_BASE+0x060600)
#define DDRPHY_DBYTE8_RXENDLYD1_U1_P0_OFFSET           (PHY_BASE+0x060604)
#define DDRPHY_DBYTE8_RXENDLYD2_U1_P0_OFFSET           (PHY_BASE+0x060608)
#define DDRPHY_DBYTE8_RXENDLYD3_U1_P0_OFFSET           (PHY_BASE+0x06060C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U1_P0_OFFSET          (PHY_BASE+0x060630)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U1_P0_OFFSET          (PHY_BASE+0x060634)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U1_P0_OFFSET          (PHY_BASE+0x060638)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U1_P0_OFFSET          (PHY_BASE+0x06063C)
#define DDRPHY_DBYTE8_TSM0_I1_OFFSET                   (PHY_BASE+0x0606C8)
#define DDRPHY_DBYTE8_TSM1_I1_OFFSET                   (PHY_BASE+0x0606CC)
#define DDRPHY_DBYTE8_TSM2_I1_OFFSET                   (PHY_BASE+0x0606D0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R1_P0_OFFSET           (PHY_BASE+0x060700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R1_P0_OFFSET           (PHY_BASE+0x060704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R1_P0_OFFSET           (PHY_BASE+0x060708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R1_P0_OFFSET           (PHY_BASE+0x06070C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U1_P0_OFFSET          (PHY_BASE+0x060740)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U1_P0_OFFSET          (PHY_BASE+0x060744)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U1_P0_OFFSET          (PHY_BASE+0x060748)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U1_P0_OFFSET          (PHY_BASE+0x06074C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R2_OFFSET    (PHY_BASE+0x060888)
#define DDRPHY_DBYTE8_VREFDAC1_R2_OFFSET               (PHY_BASE+0x0608C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R2_OFFSET           (PHY_BASE+0x0608C8)
#define DDRPHY_DBYTE8_VREFDAC0_R2_OFFSET               (PHY_BASE+0x060900)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R2_OFFSET   (PHY_BASE+0x060988)
#define DDRPHY_DBYTE8_RXPBDLYD0_R2_OFFSET              (PHY_BASE+0x0609A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R2_OFFSET              (PHY_BASE+0x0609A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R2_OFFSET              (PHY_BASE+0x0609A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R2_OFFSET              (PHY_BASE+0x0609AC)
#define DDRPHY_DBYTE8_TSM0_I2_OFFSET                   (PHY_BASE+0x060AC8)
#define DDRPHY_DBYTE8_TSM1_I2_OFFSET                   (PHY_BASE+0x060ACC)
#define DDRPHY_DBYTE8_TSM2_I2_OFFSET                   (PHY_BASE+0x060AD0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R2_P0_OFFSET           (PHY_BASE+0x060B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R2_P0_OFFSET           (PHY_BASE+0x060B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R2_P0_OFFSET           (PHY_BASE+0x060B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R2_P0_OFFSET           (PHY_BASE+0x060B0C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R3_OFFSET    (PHY_BASE+0x060C88)
#define DDRPHY_DBYTE8_VREFDAC1_R3_OFFSET               (PHY_BASE+0x060CC0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R3_OFFSET           (PHY_BASE+0x060CC8)
#define DDRPHY_DBYTE8_VREFDAC0_R3_OFFSET               (PHY_BASE+0x060D00)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R3_OFFSET   (PHY_BASE+0x060D88)
#define DDRPHY_DBYTE8_RXPBDLYD0_R3_OFFSET              (PHY_BASE+0x060DA0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R3_OFFSET              (PHY_BASE+0x060DA4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R3_OFFSET              (PHY_BASE+0x060DA8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R3_OFFSET              (PHY_BASE+0x060DAC)
#define DDRPHY_DBYTE8_TSM0_I3_OFFSET                   (PHY_BASE+0x060EC8)
#define DDRPHY_DBYTE8_TSM1_I3_OFFSET                   (PHY_BASE+0x060ECC)
#define DDRPHY_DBYTE8_TSM2_I3_OFFSET                   (PHY_BASE+0x060ED0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R3_P0_OFFSET           (PHY_BASE+0x060F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R3_P0_OFFSET           (PHY_BASE+0x060F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R3_P0_OFFSET           (PHY_BASE+0x060F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R3_P0_OFFSET           (PHY_BASE+0x060F0C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R4_OFFSET    (PHY_BASE+0x061088)
#define DDRPHY_DBYTE8_VREFDAC1_R4_OFFSET               (PHY_BASE+0x0610C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R4_OFFSET           (PHY_BASE+0x0610C8)
#define DDRPHY_DBYTE8_VREFDAC0_R4_OFFSET               (PHY_BASE+0x061100)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R4_OFFSET   (PHY_BASE+0x061188)
#define DDRPHY_DBYTE8_RXPBDLYD0_R4_OFFSET              (PHY_BASE+0x0611A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R4_OFFSET              (PHY_BASE+0x0611A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R4_OFFSET              (PHY_BASE+0x0611A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R4_OFFSET              (PHY_BASE+0x0611AC)
#define DDRPHY_DBYTE8_TSM0_I4_OFFSET                   (PHY_BASE+0x0612C8)
#define DDRPHY_DBYTE8_TSM1_I4_OFFSET                   (PHY_BASE+0x0612CC)
#define DDRPHY_DBYTE8_TSM2_I4_OFFSET                   (PHY_BASE+0x0612D0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R4_P0_OFFSET           (PHY_BASE+0x061300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R4_P0_OFFSET           (PHY_BASE+0x061304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R4_P0_OFFSET           (PHY_BASE+0x061308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R4_P0_OFFSET           (PHY_BASE+0x06130C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R5_OFFSET    (PHY_BASE+0x061488)
#define DDRPHY_DBYTE8_VREFDAC1_R5_OFFSET               (PHY_BASE+0x0614C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R5_OFFSET           (PHY_BASE+0x0614C8)
#define DDRPHY_DBYTE8_VREFDAC0_R5_OFFSET               (PHY_BASE+0x061500)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R5_OFFSET   (PHY_BASE+0x061588)
#define DDRPHY_DBYTE8_RXPBDLYD0_R5_OFFSET              (PHY_BASE+0x0615A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R5_OFFSET              (PHY_BASE+0x0615A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R5_OFFSET              (PHY_BASE+0x0615A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R5_OFFSET              (PHY_BASE+0x0615AC)
#define DDRPHY_DBYTE8_TSM0_I5_OFFSET                   (PHY_BASE+0x0616C8)
#define DDRPHY_DBYTE8_TSM1_I5_OFFSET                   (PHY_BASE+0x0616CC)
#define DDRPHY_DBYTE8_TSM2_I5_OFFSET                   (PHY_BASE+0x0616D0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R5_P0_OFFSET           (PHY_BASE+0x061700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R5_P0_OFFSET           (PHY_BASE+0x061704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R5_P0_OFFSET           (PHY_BASE+0x061708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R5_P0_OFFSET           (PHY_BASE+0x06170C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R6_OFFSET    (PHY_BASE+0x061888)
#define DDRPHY_DBYTE8_VREFDAC1_R6_OFFSET               (PHY_BASE+0x0618C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R6_OFFSET           (PHY_BASE+0x0618C8)
#define DDRPHY_DBYTE8_VREFDAC0_R6_OFFSET               (PHY_BASE+0x061900)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R6_OFFSET   (PHY_BASE+0x061988)
#define DDRPHY_DBYTE8_RXPBDLYD0_R6_OFFSET              (PHY_BASE+0x0619A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R6_OFFSET              (PHY_BASE+0x0619A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R6_OFFSET              (PHY_BASE+0x0619A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R6_OFFSET              (PHY_BASE+0x0619AC)
#define DDRPHY_DBYTE8_TSM0_I6_OFFSET                   (PHY_BASE+0x061AC8)
#define DDRPHY_DBYTE8_TSM1_I6_OFFSET                   (PHY_BASE+0x061ACC)
#define DDRPHY_DBYTE8_TSM2_I6_OFFSET                   (PHY_BASE+0x061AD0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R6_P0_OFFSET           (PHY_BASE+0x061B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R6_P0_OFFSET           (PHY_BASE+0x061B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R6_P0_OFFSET           (PHY_BASE+0x061B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R6_P0_OFFSET           (PHY_BASE+0x061B0C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R7_OFFSET    (PHY_BASE+0x061C88)
#define DDRPHY_DBYTE8_VREFDAC1_R7_OFFSET               (PHY_BASE+0x061CC0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R7_OFFSET           (PHY_BASE+0x061CC8)
#define DDRPHY_DBYTE8_VREFDAC0_R7_OFFSET               (PHY_BASE+0x061D00)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R7_OFFSET   (PHY_BASE+0x061D88)
#define DDRPHY_DBYTE8_RXPBDLYD0_R7_OFFSET              (PHY_BASE+0x061DA0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R7_OFFSET              (PHY_BASE+0x061DA4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R7_OFFSET              (PHY_BASE+0x061DA8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R7_OFFSET              (PHY_BASE+0x061DAC)
#define DDRPHY_DBYTE8_TSM0_I7_OFFSET                   (PHY_BASE+0x061EC8)
#define DDRPHY_DBYTE8_TSM1_I7_OFFSET                   (PHY_BASE+0x061ECC)
#define DDRPHY_DBYTE8_TSM2_I7_OFFSET                   (PHY_BASE+0x061ED0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R7_P0_OFFSET           (PHY_BASE+0x061F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R7_P0_OFFSET           (PHY_BASE+0x061F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R7_P0_OFFSET           (PHY_BASE+0x061F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R7_P0_OFFSET           (PHY_BASE+0x061F0C)
#define DDRPHY_DBYTE8_TRAININGCNTRFINEMAX_R8_OFFSET    (PHY_BASE+0x062088)
#define DDRPHY_DBYTE8_VREFDAC1_R8_OFFSET               (PHY_BASE+0x0620C0)
#define DDRPHY_DBYTE8_TRAININGCNTR_R8_OFFSET           (PHY_BASE+0x0620C8)
#define DDRPHY_DBYTE8_VREFDAC0_R8_OFFSET               (PHY_BASE+0x062100)
#define DDRPHY_DBYTE8_TRAININGINCDECDTSMEN_R8_OFFSET   (PHY_BASE+0x062188)
#define DDRPHY_DBYTE8_RXPBDLYD0_R8_OFFSET              (PHY_BASE+0x0621A0)
#define DDRPHY_DBYTE8_RXPBDLYD1_R8_OFFSET              (PHY_BASE+0x0621A4)
#define DDRPHY_DBYTE8_RXPBDLYD2_R8_OFFSET              (PHY_BASE+0x0621A8)
#define DDRPHY_DBYTE8_RXPBDLYD3_R8_OFFSET              (PHY_BASE+0x0621AC)
#define DDRPHY_DBYTE8_TSM0_I8_OFFSET                   (PHY_BASE+0x0622C8)
#define DDRPHY_DBYTE8_TSM1_I8_OFFSET                   (PHY_BASE+0x0622CC)
#define DDRPHY_DBYTE8_TSM2_I8_OFFSET                   (PHY_BASE+0x0622D0)
#define DDRPHY_DBYTE8_TXDQDLYD0_R8_P0_OFFSET           (PHY_BASE+0x062300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R8_P0_OFFSET           (PHY_BASE+0x062304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R8_P0_OFFSET           (PHY_BASE+0x062308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R8_P0_OFFSET           (PHY_BASE+0x06230C)
#define DDRPHY_MASTER0_RXFIFOINIT_OFFSET               (PHY_BASE+0x080000)
#define DDRPHY_MASTER0_FORCECLKDISABLE_OFFSET          (PHY_BASE+0x080004)
#define DDRPHY_MASTER0_CLOCKINGCTRL_OFFSET             (PHY_BASE+0x080008)
#define DDRPHY_MASTER0_TESTBUMPCNTRL1_OFFSET           (PHY_BASE+0x08001C)
#define DDRPHY_MASTER0_CALUCLKINFO_P0_OFFSET           (PHY_BASE+0x080020)
#define DDRPHY_MASTER0_TESTBUMPCNTRL_OFFSET            (PHY_BASE+0x080028)
#define DDRPHY_MASTER0_SEQ0BDLY0_P0_OFFSET             (PHY_BASE+0x08002C)
#define DDRPHY_MASTER0_SEQ0BDLY1_P0_OFFSET             (PHY_BASE+0x080030)
#define DDRPHY_MASTER0_SEQ0BDLY2_P0_OFFSET             (PHY_BASE+0x080034)
#define DDRPHY_MASTER0_SEQ0BDLY3_P0_OFFSET             (PHY_BASE+0x080038)
#define DDRPHY_MASTER0_PHYALERTSTATUS_OFFSET           (PHY_BASE+0x08003C)
#define DDRPHY_MASTER0_ATESTMODE_OFFSET                (PHY_BASE+0x080048)
#define DDRPHY_MASTER0_TXCALBINP_OFFSET                (PHY_BASE+0x080050)
#define DDRPHY_MASTER0_TXCALBINN_OFFSET                (PHY_BASE+0x080054)
#define DDRPHY_MASTER0_TXCALPOVR_OFFSET                (PHY_BASE+0x080058)
#define DDRPHY_MASTER0_TXCALNOVR_OFFSET                (PHY_BASE+0x08005C)
#define DDRPHY_MASTER0_TRISTATEMODECA_P0_OFFSET        (PHY_BASE+0x080064)
#define DDRPHY_MASTER0_MTESTMUXSEL_OFFSET              (PHY_BASE+0x080068)
#define DDRPHY_MASTER0_MTESTPGMINFO_OFFSET             (PHY_BASE+0x08006C)
#define DDRPHY_MASTER0_DYNPWRDNUP_OFFSET               (PHY_BASE+0x080070)
#define DDRPHY_MASTER0_DFIMRL_P0_OFFSET                (PHY_BASE+0x080080)
#define DDRPHY_MASTER0_DFIPHYUPD_OFFSET                (PHY_BASE+0x080084)
#define DDRPHY_MASTER0_PDAMRSWRITEMODE_OFFSET          (PHY_BASE+0x080088)
#define DDRPHY_MASTER0_DFIGEARDOWNCTL_OFFSET           (PHY_BASE+0x08008C)
#define DDRPHY_MASTER0_DQSPREAMBLECONTROL_P0_OFFSET    (PHY_BASE+0x080090)
#define DDRPHY_MASTER0_MASTERX4CONFIG_OFFSET           (PHY_BASE+0x080094)
#define DDRPHY_MASTER0_WRLEVBITS_OFFSET                (PHY_BASE+0x080098)
#define DDRPHY_MASTER0_ENABLECSMULTICAST_OFFSET        (PHY_BASE+0x08009C)
#define DDRPHY_MASTER0_FORCETRICONT0_OFFSET            (PHY_BASE+0x0800A0)
#define DDRPHY_MASTER0_FORCETRICONT1_OFFSET            (PHY_BASE+0x0800A4)
#define DDRPHY_MASTER0_FORCETRICONT0H_OFFSET           (PHY_BASE+0x0800A8)
#define DDRPHY_MASTER0_FORCETRICONT1H_OFFSET           (PHY_BASE+0x0800AC)
#define DDRPHY_MASTER0_ARDPTRINITVAL_P0_OFFSET         (PHY_BASE+0x0800B8)
#define DDRPHY_MASTER0_DB0LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800C0)
#define DDRPHY_MASTER0_DB1LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800C4)
#define DDRPHY_MASTER0_DB2LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800C8)
#define DDRPHY_MASTER0_DB3LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800CC)
#define DDRPHY_MASTER0_DB4LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800D0)
#define DDRPHY_MASTER0_DB5LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800D4)
#define DDRPHY_MASTER0_DB6LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800D8)
#define DDRPHY_MASTER0_DB7LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800DC)
#define DDRPHY_MASTER0_DB8LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800E0)
#define DDRPHY_MASTER0_DB9LCDLCALPHDETOUT_OFFSET       (PHY_BASE+0x0800E4)
#define DDRPHY_MASTER0_DBYTEDLLMODECNTRL_OFFSET        (PHY_BASE+0x0800E8)
#define DDRPHY_MASTER0_DBYTERXENTRAIN_OFFSET           (PHY_BASE+0x0800EC)
#define DDRPHY_MASTER0_ANLCDLCALPHDETOUT_OFFSET        (PHY_BASE+0x0800FC)
#define DDRPHY_MASTER0_CALOFFSETS_OFFSET               (PHY_BASE+0x080114)
#define DDRPHY_MASTER0_SARINITVALS_OFFSET              (PHY_BASE+0x08011C)
#define DDRPHY_MASTER0_CALPEXTOVR_OFFSET               (PHY_BASE+0x080124)
#define DDRPHY_MASTER0_CALCMPR5OVR_OFFSET              (PHY_BASE+0x080128)
#define DDRPHY_MASTER0_CALNINTOVR_OFFSET               (PHY_BASE+0x08012C)
#define DDRPHY_MASTER0_CALDRVSTR0_OFFSET               (PHY_BASE+0x080140)
#define DDRPHY_MASTER0_MEMALERTCONTROL_OFFSET          (PHY_BASE+0x08016C)
#define DDRPHY_MASTER0_MEMRESETL_OFFSET                (PHY_BASE+0x080180)
#define DDRPHY_MASTER0_MISC6_OFFSET                    (PHY_BASE+0x0801B8)
#define DDRPHY_MASTER0_MISCPHYSTATUS_OFFSET            (PHY_BASE+0x0801BC)
#define DDRPHY_MASTER0_CORELOOPBACKSEL_OFFSET          (PHY_BASE+0x0801C0)
#define DDRPHY_MASTER0_DLLTRAINPARAM_OFFSET            (PHY_BASE+0x0801C4)
#define DDRPHY_MASTER0_HWTCAMODE_OFFSET                (PHY_BASE+0x0801DC)
#define DDRPHY_MASTER0_DLLCONTROL_OFFSET               (PHY_BASE+0x0801E0)
#define DDRPHY_MASTER0_PULSEDLLUPDATEPHASE_OFFSET      (PHY_BASE+0x0801E4)
#define DDRPHY_MASTER0_DLLGAINCTL_P0_OFFSET            (PHY_BASE+0x0801F0)
#define DDRPHY_MASTER0_ACSMGLBLSTART_OFFSET            (PHY_BASE+0x080204)
#define DDRPHY_MASTER0_ACSMGLBLSGLSTPCTRL_OFFSET       (PHY_BASE+0x080208)
#define DDRPHY_MASTER0_LCDLCALPHASE_OFFSET             (PHY_BASE+0x080210)
#define DDRPHY_MASTER0_LCDLCALCTRL_OFFSET              (PHY_BASE+0x080214)
#define DDRPHY_MASTER0_MASTERCFGREG1_OFFSET            (PHY_BASE+0x080218)
#define DDRPHY_MASTER0_CALRATE_OFFSET                  (PHY_BASE+0x080220)
#define DDRPHY_MASTER0_CALZAP_OFFSET                   (PHY_BASE+0x080224)
#define DDRPHY_MASTER0_PSTATE_OFFSET                   (PHY_BASE+0x08022C)
#define DDRPHY_MASTER0_CALPREDRIVEROVERRIDE_OFFSET     (PHY_BASE+0x080230)
#define DDRPHY_MASTER0_PLLOUTGATECONTROL_OFFSET        (PHY_BASE+0x080234)
#define DDRPHY_MASTER0_UCMEMRESETCONTROL_OFFSET        (PHY_BASE+0x08023C)
#define DDRPHY_MASTER0_PORCONTROL_OFFSET               (PHY_BASE+0x080240)
#define DDRPHY_MASTER0_CALBUSY_OFFSET                  (PHY_BASE+0x08025C)
#define DDRPHY_MASTER0_CALMISC2_OFFSET                 (PHY_BASE+0x080260)
#define DDRPHY_MASTER0_CALMISC_OFFSET                  (PHY_BASE+0x080268)
#define DDRPHY_MASTER0_CALVREFS_OFFSET                 (PHY_BASE+0x08026C)
#define DDRPHY_MASTER0_CALCMPR5_OFFSET                 (PHY_BASE+0x080270)
#define DDRPHY_MASTER0_CALNINT_OFFSET                  (PHY_BASE+0x080274)
#define DDRPHY_MASTER0_CALPEXT_OFFSET                  (PHY_BASE+0x080278)
#define DDRPHY_MASTER0_CALCMPINVERT_OFFSET             (PHY_BASE+0x0802A0)
#define DDRPHY_MASTER0_CALVREFSEL0_OFFSET              (PHY_BASE+0x0802B4)
#define DDRPHY_MASTER0_CALCMPANACNTRL_OFFSET           (PHY_BASE+0x0802B8)
#define DDRPHY_MASTER0_DFIRDDATACSDESTMAP_P0_OFFSET    (PHY_BASE+0x0802C0)
#define DDRPHY_MASTER0_VREFINGLOBAL_P0_OFFSET          (PHY_BASE+0x0802C8)
#define DDRPHY_MASTER0_DFIWRDATACSDESTMAP_P0_OFFSET    (PHY_BASE+0x0802D0)
#define DDRPHY_MASTER0_PLLPWRDN_OFFSET                 (PHY_BASE+0x08030C)
#define DDRPHY_MASTER0_PLLRESET_OFFSET                 (PHY_BASE+0x080310)
#define DDRPHY_MASTER0_PLLCTRL2_P0_OFFSET              (PHY_BASE+0x080314)
#define DDRPHY_MASTER0_PLLCTRL0_OFFSET                 (PHY_BASE+0x080318)
#define DDRPHY_MASTER0_PLLCTRL1_P0_OFFSET              (PHY_BASE+0x08031C)
#define DDRPHY_MASTER0_PLLTST_OFFSET                   (PHY_BASE+0x080320)
#define DDRPHY_MASTER0_PLLLOCKSTATUS_OFFSET            (PHY_BASE+0x080324)
#define DDRPHY_MASTER0_PLLTESTMODE_P0_OFFSET           (PHY_BASE+0x080328)
#define DDRPHY_MASTER0_PLLCTRL3_OFFSET                 (PHY_BASE+0x08032C)
#define DDRPHY_MASTER0_PLLCTRL4_P0_OFFSET              (PHY_BASE+0x080330)
#define DDRPHY_MASTER0_PLLENDOFCAL_OFFSET              (PHY_BASE+0x080334)
#define DDRPHY_MASTER0_PLLSTANDBYEFF_OFFSET            (PHY_BASE+0x080338)
#define DDRPHY_MASTER0_PLLDACVALOUT_OFFSET             (PHY_BASE+0x08033C)
#define DDRPHY_MASTER0_DLYTESTSEQ_OFFSET               (PHY_BASE+0x080340)
#define DDRPHY_MASTER0_DLYTESTRINGSELDB_OFFSET         (PHY_BASE+0x080344)
#define DDRPHY_MASTER0_DLYTESTRINGSELAC_OFFSET         (PHY_BASE+0x080348)
#define DDRPHY_MASTER0_DLYTESTCNTDFICLKIV_OFFSET       (PHY_BASE+0x08034C)
#define DDRPHY_MASTER0_DLYTESTCNTDFICLK_OFFSET         (PHY_BASE+0x080350)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB0_OFFSET     (PHY_BASE+0x080354)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB1_OFFSET     (PHY_BASE+0x080358)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB2_OFFSET     (PHY_BASE+0x08035C)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB3_OFFSET     (PHY_BASE+0x080360)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB4_OFFSET     (PHY_BASE+0x080364)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB5_OFFSET     (PHY_BASE+0x080368)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB6_OFFSET     (PHY_BASE+0x08036C)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB7_OFFSET     (PHY_BASE+0x080370)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB8_OFFSET     (PHY_BASE+0x080374)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCDB9_OFFSET     (PHY_BASE+0x080378)
#define DDRPHY_MASTER0_DLYTESTCNTRINGOSCAC_OFFSET      (PHY_BASE+0x08037C)
#define DDRPHY_MASTER0_MSTLCDLDBGCNTL_OFFSET           (PHY_BASE+0x080380)
#define DDRPHY_MASTER0_MSTLCDL0DBGRES_OFFSET           (PHY_BASE+0x080384)
#define DDRPHY_MASTER0_MSTLCDL1DBGRES_OFFSET           (PHY_BASE+0x080388)
#define DDRPHY_MASTER0_CUSTPHYREV_OFFSET               (PHY_BASE+0x0803B4)
#define DDRPHY_MASTER0_PHYREV_OFFSET                   (PHY_BASE+0x0803B8)
#define DDRPHY_MASTER0_DFIFREQXLAT0_OFFSET             (PHY_BASE+0x0803C0)
#define DDRPHY_MASTER0_DFIFREQXLAT1_OFFSET             (PHY_BASE+0x0803C4)
#define DDRPHY_MASTER0_DFIFREQXLAT2_OFFSET             (PHY_BASE+0x0803C8)
#define DDRPHY_MASTER0_DFIFREQXLAT3_OFFSET             (PHY_BASE+0x0803CC)
#define DDRPHY_MASTER0_DFIFREQXLAT4_OFFSET             (PHY_BASE+0x0803D0)
#define DDRPHY_MASTER0_DFIFREQXLAT5_OFFSET             (PHY_BASE+0x0803D4)
#define DDRPHY_MASTER0_DFIFREQXLAT6_OFFSET             (PHY_BASE+0x0803D8)
#define DDRPHY_MASTER0_DFIFREQXLAT7_OFFSET             (PHY_BASE+0x0803DC)
#define DDRPHY_MASTER0_TXRDPTRINIT_OFFSET              (PHY_BASE+0x0803E0)
#define DDRPHY_MASTER0_DFIINITCOMPLETE_OFFSET          (PHY_BASE+0x0803E4)
#define DDRPHY_ACSM0_ACSMSEQ0X0_OFFSET                 (PHY_BASE+0x100000)
#define DDRPHY_ACSM0_ACSMSEQ0X1_OFFSET                 (PHY_BASE+0x100004)
#define DDRPHY_ACSM0_ACSMSEQ0X2_OFFSET                 (PHY_BASE+0x100008)
#define DDRPHY_ACSM0_ACSMSEQ0X3_OFFSET                 (PHY_BASE+0x10000C)
#define DDRPHY_ACSM0_ACSMSEQ0X4_OFFSET                 (PHY_BASE+0x100010)
#define DDRPHY_ACSM0_ACSMSEQ0X5_OFFSET                 (PHY_BASE+0x100014)
#define DDRPHY_ACSM0_ACSMSEQ0X6_OFFSET                 (PHY_BASE+0x100018)
#define DDRPHY_ACSM0_ACSMSEQ0X7_OFFSET                 (PHY_BASE+0x10001C)
#define DDRPHY_ACSM0_ACSMSEQ0X8_OFFSET                 (PHY_BASE+0x100020)
#define DDRPHY_ACSM0_ACSMSEQ0X9_OFFSET                 (PHY_BASE+0x100024)
#define DDRPHY_ACSM0_ACSMSEQ0X10_OFFSET                (PHY_BASE+0x100028)
#define DDRPHY_ACSM0_ACSMSEQ0X11_OFFSET                (PHY_BASE+0x10002C)
#define DDRPHY_ACSM0_ACSMSEQ0X12_OFFSET                (PHY_BASE+0x100030)
#define DDRPHY_ACSM0_ACSMSEQ0X13_OFFSET                (PHY_BASE+0x100034)
#define DDRPHY_ACSM0_ACSMSEQ0X14_OFFSET                (PHY_BASE+0x100038)
#define DDRPHY_ACSM0_ACSMSEQ0X15_OFFSET                (PHY_BASE+0x10003C)
#define DDRPHY_ACSM0_ACSMSEQ0X16_OFFSET                (PHY_BASE+0x100040)
#define DDRPHY_ACSM0_ACSMSEQ0X17_OFFSET                (PHY_BASE+0x100044)
#define DDRPHY_ACSM0_ACSMSEQ0X18_OFFSET                (PHY_BASE+0x100048)
#define DDRPHY_ACSM0_ACSMSEQ0X19_OFFSET                (PHY_BASE+0x10004C)
#define DDRPHY_ACSM0_ACSMSEQ0X20_OFFSET                (PHY_BASE+0x100050)
#define DDRPHY_ACSM0_ACSMSEQ0X21_OFFSET                (PHY_BASE+0x100054)
#define DDRPHY_ACSM0_ACSMSEQ0X22_OFFSET                (PHY_BASE+0x100058)
#define DDRPHY_ACSM0_ACSMSEQ0X23_OFFSET                (PHY_BASE+0x10005C)
#define DDRPHY_ACSM0_ACSMSEQ0X24_OFFSET                (PHY_BASE+0x100060)
#define DDRPHY_ACSM0_ACSMSEQ0X25_OFFSET                (PHY_BASE+0x100064)
#define DDRPHY_ACSM0_ACSMSEQ0X26_OFFSET                (PHY_BASE+0x100068)
#define DDRPHY_ACSM0_ACSMSEQ0X27_OFFSET                (PHY_BASE+0x10006C)
#define DDRPHY_ACSM0_ACSMSEQ0X28_OFFSET                (PHY_BASE+0x100070)
#define DDRPHY_ACSM0_ACSMSEQ0X29_OFFSET                (PHY_BASE+0x100074)
#define DDRPHY_ACSM0_ACSMSEQ0X30_OFFSET                (PHY_BASE+0x100078)
#define DDRPHY_ACSM0_ACSMSEQ0X31_OFFSET                (PHY_BASE+0x10007C)
#define DDRPHY_ACSM0_ACSMSEQ1X0_OFFSET                 (PHY_BASE+0x100080)
#define DDRPHY_ACSM0_ACSMSEQ1X1_OFFSET                 (PHY_BASE+0x100084)
#define DDRPHY_ACSM0_ACSMSEQ1X2_OFFSET                 (PHY_BASE+0x100088)
#define DDRPHY_ACSM0_ACSMSEQ1X3_OFFSET                 (PHY_BASE+0x10008C)
#define DDRPHY_ACSM0_ACSMSEQ1X4_OFFSET                 (PHY_BASE+0x100090)
#define DDRPHY_ACSM0_ACSMSEQ1X5_OFFSET                 (PHY_BASE+0x100094)
#define DDRPHY_ACSM0_ACSMSEQ1X6_OFFSET                 (PHY_BASE+0x100098)
#define DDRPHY_ACSM0_ACSMSEQ1X7_OFFSET                 (PHY_BASE+0x10009C)
#define DDRPHY_ACSM0_ACSMSEQ1X8_OFFSET                 (PHY_BASE+0x1000A0)
#define DDRPHY_ACSM0_ACSMSEQ1X9_OFFSET                 (PHY_BASE+0x1000A4)
#define DDRPHY_ACSM0_ACSMSEQ1X10_OFFSET                (PHY_BASE+0x1000A8)
#define DDRPHY_ACSM0_ACSMSEQ1X11_OFFSET                (PHY_BASE+0x1000AC)
#define DDRPHY_ACSM0_ACSMSEQ1X12_OFFSET                (PHY_BASE+0x1000B0)
#define DDRPHY_ACSM0_ACSMSEQ1X13_OFFSET                (PHY_BASE+0x1000B4)
#define DDRPHY_ACSM0_ACSMSEQ1X14_OFFSET                (PHY_BASE+0x1000B8)
#define DDRPHY_ACSM0_ACSMSEQ1X15_OFFSET                (PHY_BASE+0x1000BC)
#define DDRPHY_ACSM0_ACSMSEQ1X16_OFFSET                (PHY_BASE+0x1000C0)
#define DDRPHY_ACSM0_ACSMSEQ1X17_OFFSET                (PHY_BASE+0x1000C4)
#define DDRPHY_ACSM0_ACSMSEQ1X18_OFFSET                (PHY_BASE+0x1000C8)
#define DDRPHY_ACSM0_ACSMSEQ1X19_OFFSET                (PHY_BASE+0x1000CC)
#define DDRPHY_ACSM0_ACSMSEQ1X20_OFFSET                (PHY_BASE+0x1000D0)
#define DDRPHY_ACSM0_ACSMSEQ1X21_OFFSET                (PHY_BASE+0x1000D4)
#define DDRPHY_ACSM0_ACSMSEQ1X22_OFFSET                (PHY_BASE+0x1000D8)
#define DDRPHY_ACSM0_ACSMSEQ1X23_OFFSET                (PHY_BASE+0x1000DC)
#define DDRPHY_ACSM0_ACSMSEQ1X24_OFFSET                (PHY_BASE+0x1000E0)
#define DDRPHY_ACSM0_ACSMSEQ1X25_OFFSET                (PHY_BASE+0x1000E4)
#define DDRPHY_ACSM0_ACSMSEQ1X26_OFFSET                (PHY_BASE+0x1000E8)
#define DDRPHY_ACSM0_ACSMSEQ1X27_OFFSET                (PHY_BASE+0x1000EC)
#define DDRPHY_ACSM0_ACSMSEQ1X28_OFFSET                (PHY_BASE+0x1000F0)
#define DDRPHY_ACSM0_ACSMSEQ1X29_OFFSET                (PHY_BASE+0x1000F4)
#define DDRPHY_ACSM0_ACSMSEQ1X30_OFFSET                (PHY_BASE+0x1000F8)
#define DDRPHY_ACSM0_ACSMSEQ1X31_OFFSET                (PHY_BASE+0x1000FC)
#define DDRPHY_ACSM0_ACSMSEQ2X0_OFFSET                 (PHY_BASE+0x100100)
#define DDRPHY_ACSM0_ACSMSEQ2X1_OFFSET                 (PHY_BASE+0x100104)
#define DDRPHY_ACSM0_ACSMSEQ2X2_OFFSET                 (PHY_BASE+0x100108)
#define DDRPHY_ACSM0_ACSMSEQ2X3_OFFSET                 (PHY_BASE+0x10010C)
#define DDRPHY_ACSM0_ACSMSEQ2X4_OFFSET                 (PHY_BASE+0x100110)
#define DDRPHY_ACSM0_ACSMSEQ2X5_OFFSET                 (PHY_BASE+0x100114)
#define DDRPHY_ACSM0_ACSMSEQ2X6_OFFSET                 (PHY_BASE+0x100118)
#define DDRPHY_ACSM0_ACSMSEQ2X7_OFFSET                 (PHY_BASE+0x10011C)
#define DDRPHY_ACSM0_ACSMSEQ2X8_OFFSET                 (PHY_BASE+0x100120)
#define DDRPHY_ACSM0_ACSMSEQ2X9_OFFSET                 (PHY_BASE+0x100124)
#define DDRPHY_ACSM0_ACSMSEQ2X10_OFFSET                (PHY_BASE+0x100128)
#define DDRPHY_ACSM0_ACSMSEQ2X11_OFFSET                (PHY_BASE+0x10012C)
#define DDRPHY_ACSM0_ACSMSEQ2X12_OFFSET                (PHY_BASE+0x100130)
#define DDRPHY_ACSM0_ACSMSEQ2X13_OFFSET                (PHY_BASE+0x100134)
#define DDRPHY_ACSM0_ACSMSEQ2X14_OFFSET                (PHY_BASE+0x100138)
#define DDRPHY_ACSM0_ACSMSEQ2X15_OFFSET                (PHY_BASE+0x10013C)
#define DDRPHY_ACSM0_ACSMSEQ2X16_OFFSET                (PHY_BASE+0x100140)
#define DDRPHY_ACSM0_ACSMSEQ2X17_OFFSET                (PHY_BASE+0x100144)
#define DDRPHY_ACSM0_ACSMSEQ2X18_OFFSET                (PHY_BASE+0x100148)
#define DDRPHY_ACSM0_ACSMSEQ2X19_OFFSET                (PHY_BASE+0x10014C)
#define DDRPHY_ACSM0_ACSMSEQ2X20_OFFSET                (PHY_BASE+0x100150)
#define DDRPHY_ACSM0_ACSMSEQ2X21_OFFSET                (PHY_BASE+0x100154)
#define DDRPHY_ACSM0_ACSMSEQ2X22_OFFSET                (PHY_BASE+0x100158)
#define DDRPHY_ACSM0_ACSMSEQ2X23_OFFSET                (PHY_BASE+0x10015C)
#define DDRPHY_ACSM0_ACSMSEQ2X24_OFFSET                (PHY_BASE+0x100160)
#define DDRPHY_ACSM0_ACSMSEQ2X25_OFFSET                (PHY_BASE+0x100164)
#define DDRPHY_ACSM0_ACSMSEQ2X26_OFFSET                (PHY_BASE+0x100168)
#define DDRPHY_ACSM0_ACSMSEQ2X27_OFFSET                (PHY_BASE+0x10016C)
#define DDRPHY_ACSM0_ACSMSEQ2X28_OFFSET                (PHY_BASE+0x100170)
#define DDRPHY_ACSM0_ACSMSEQ2X29_OFFSET                (PHY_BASE+0x100174)
#define DDRPHY_ACSM0_ACSMSEQ2X30_OFFSET                (PHY_BASE+0x100178)
#define DDRPHY_ACSM0_ACSMSEQ2X31_OFFSET                (PHY_BASE+0x10017C)
#define DDRPHY_ACSM0_ACSMSEQ3X0_OFFSET                 (PHY_BASE+0x100180)
#define DDRPHY_ACSM0_ACSMSEQ3X1_OFFSET                 (PHY_BASE+0x100184)
#define DDRPHY_ACSM0_ACSMSEQ3X2_OFFSET                 (PHY_BASE+0x100188)
#define DDRPHY_ACSM0_ACSMSEQ3X3_OFFSET                 (PHY_BASE+0x10018C)
#define DDRPHY_ACSM0_ACSMSEQ3X4_OFFSET                 (PHY_BASE+0x100190)
#define DDRPHY_ACSM0_ACSMSEQ3X5_OFFSET                 (PHY_BASE+0x100194)
#define DDRPHY_ACSM0_ACSMSEQ3X6_OFFSET                 (PHY_BASE+0x100198)
#define DDRPHY_ACSM0_ACSMSEQ3X7_OFFSET                 (PHY_BASE+0x10019C)
#define DDRPHY_ACSM0_ACSMSEQ3X8_OFFSET                 (PHY_BASE+0x1001A0)
#define DDRPHY_ACSM0_ACSMSEQ3X9_OFFSET                 (PHY_BASE+0x1001A4)
#define DDRPHY_ACSM0_ACSMSEQ3X10_OFFSET                (PHY_BASE+0x1001A8)
#define DDRPHY_ACSM0_ACSMSEQ3X11_OFFSET                (PHY_BASE+0x1001AC)
#define DDRPHY_ACSM0_ACSMSEQ3X12_OFFSET                (PHY_BASE+0x1001B0)
#define DDRPHY_ACSM0_ACSMSEQ3X13_OFFSET                (PHY_BASE+0x1001B4)
#define DDRPHY_ACSM0_ACSMSEQ3X14_OFFSET                (PHY_BASE+0x1001B8)
#define DDRPHY_ACSM0_ACSMSEQ3X15_OFFSET                (PHY_BASE+0x1001BC)
#define DDRPHY_ACSM0_ACSMSEQ3X16_OFFSET                (PHY_BASE+0x1001C0)
#define DDRPHY_ACSM0_ACSMSEQ3X17_OFFSET                (PHY_BASE+0x1001C4)
#define DDRPHY_ACSM0_ACSMSEQ3X18_OFFSET                (PHY_BASE+0x1001C8)
#define DDRPHY_ACSM0_ACSMSEQ3X19_OFFSET                (PHY_BASE+0x1001CC)
#define DDRPHY_ACSM0_ACSMSEQ3X20_OFFSET                (PHY_BASE+0x1001D0)
#define DDRPHY_ACSM0_ACSMSEQ3X21_OFFSET                (PHY_BASE+0x1001D4)
#define DDRPHY_ACSM0_ACSMSEQ3X22_OFFSET                (PHY_BASE+0x1001D8)
#define DDRPHY_ACSM0_ACSMSEQ3X23_OFFSET                (PHY_BASE+0x1001DC)
#define DDRPHY_ACSM0_ACSMSEQ3X24_OFFSET                (PHY_BASE+0x1001E0)
#define DDRPHY_ACSM0_ACSMSEQ3X25_OFFSET                (PHY_BASE+0x1001E4)
#define DDRPHY_ACSM0_ACSMSEQ3X26_OFFSET                (PHY_BASE+0x1001E8)
#define DDRPHY_ACSM0_ACSMSEQ3X27_OFFSET                (PHY_BASE+0x1001EC)
#define DDRPHY_ACSM0_ACSMSEQ3X28_OFFSET                (PHY_BASE+0x1001F0)
#define DDRPHY_ACSM0_ACSMSEQ3X29_OFFSET                (PHY_BASE+0x1001F4)
#define DDRPHY_ACSM0_ACSMSEQ3X30_OFFSET                (PHY_BASE+0x1001F8)
#define DDRPHY_ACSM0_ACSMSEQ3X31_OFFSET                (PHY_BASE+0x1001FC)
#define DDRPHY_ACSM0_ACSMCTRL23_OFFSET                 (PHY_BASE+0x100300)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL0_OFFSET             (PHY_BASE+0x100340)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL1_OFFSET             (PHY_BASE+0x100344)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL2_OFFSET             (PHY_BASE+0x100348)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL3_OFFSET             (PHY_BASE+0x10034C)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL4_OFFSET             (PHY_BASE+0x100350)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL5_OFFSET             (PHY_BASE+0x100354)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL6_OFFSET             (PHY_BASE+0x100358)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL7_OFFSET             (PHY_BASE+0x10035C)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL8_OFFSET             (PHY_BASE+0x100360)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL9_OFFSET             (PHY_BASE+0x100364)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL10_OFFSET            (PHY_BASE+0x100368)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL11_OFFSET            (PHY_BASE+0x10036C)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL12_OFFSET            (PHY_BASE+0x100370)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL13_OFFSET            (PHY_BASE+0x100374)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL14_OFFSET            (PHY_BASE+0x100378)
#define DDRPHY_ACSM0_ACSMCSMAPCTRL15_OFFSET            (PHY_BASE+0x10037C)
#define DDRPHY_ACSM0_ACSMODTCTRL0_OFFSET               (PHY_BASE+0x100380)
#define DDRPHY_ACSM0_ACSMODTCTRL1_OFFSET               (PHY_BASE+0x100384)
#define DDRPHY_ACSM0_ACSMODTCTRL2_OFFSET               (PHY_BASE+0x100388)
#define DDRPHY_ACSM0_ACSMODTCTRL3_OFFSET               (PHY_BASE+0x10038C)
#define DDRPHY_ACSM0_ACSMODTCTRL4_OFFSET               (PHY_BASE+0x100390)
#define DDRPHY_ACSM0_ACSMODTCTRL5_OFFSET               (PHY_BASE+0x100394)
#define DDRPHY_ACSM0_ACSMODTCTRL6_OFFSET               (PHY_BASE+0x100398)
#define DDRPHY_ACSM0_ACSMODTCTRL7_OFFSET               (PHY_BASE+0x10039C)
#define DDRPHY_ACSM0_ACSMODTCTRL8_OFFSET               (PHY_BASE+0x1003A0)
#define DDRPHY_ACSM0_ACSMCTRL16_OFFSET                 (PHY_BASE+0x1003A4)
#define DDRPHY_ACSM0_ACSMCTRL17_OFFSET                 (PHY_BASE+0x1003A8)
#define DDRPHY_ACSM0_ACSMCTRL18_OFFSET                 (PHY_BASE+0x1003AC)
#define DDRPHY_ACSM0_ACSMCTRL19_OFFSET                 (PHY_BASE+0x1003B0)
#define DDRPHY_ACSM0_ACSMCTRL20_OFFSET                 (PHY_BASE+0x1003B4)
#define DDRPHY_ACSM0_ACSMCTRL21_OFFSET                 (PHY_BASE+0x1003B8)
#define DDRPHY_ACSM0_ACSMCTRL22_OFFSET                 (PHY_BASE+0x1003BC)
#define DDRPHY_ACSM0_ACSMCTRL0_OFFSET                  (PHY_BASE+0x1003C0)
#define DDRPHY_ACSM0_ACSMCTRL1_OFFSET                  (PHY_BASE+0x1003C4)
#define DDRPHY_ACSM0_ACSMCTRL2_OFFSET                  (PHY_BASE+0x1003C8)
#define DDRPHY_ACSM0_ACSMCTRL3_OFFSET                  (PHY_BASE+0x1003CC)
#define DDRPHY_ACSM0_ACSMCTRL4_OFFSET                  (PHY_BASE+0x1003D0)
#define DDRPHY_ACSM0_ACSMCTRL5_OFFSET                  (PHY_BASE+0x1003D4)
#define DDRPHY_ACSM0_ACSMCTRL6_OFFSET                  (PHY_BASE+0x1003D8)
#define DDRPHY_ACSM0_ACSMCTRL7_OFFSET                  (PHY_BASE+0x1003DC)
#define DDRPHY_ACSM0_ACSMCTRL8_OFFSET                  (PHY_BASE+0x1003E0)
#define DDRPHY_ACSM0_ACSMCTRL9_OFFSET                  (PHY_BASE+0x1003E4)
#define DDRPHY_ACSM0_ACSMCTRL10_OFFSET                 (PHY_BASE+0x1003E8)
#define DDRPHY_ACSM0_ACSMCTRL11_OFFSET                 (PHY_BASE+0x1003EC)
#define DDRPHY_ACSM0_ACSMCTRL12_OFFSET                 (PHY_BASE+0x1003F0)
#define DDRPHY_ACSM0_ACSMCTRL13_OFFSET                 (PHY_BASE+0x1003F4)
#define DDRPHY_ACSM0_ACSMCTRL14_OFFSET                 (PHY_BASE+0x1003F8)
#define DDRPHY_ACSM0_ACSMCTRL15_OFFSET                 (PHY_BASE+0x1003FC)
#define DDRPHY_PPGC0_PPGCCTRL1_OFFSET                  (PHY_BASE+0x1C0044)
#define DDRPHY_PPGC0_PPGCLANE2CRCINMAP0_OFFSET         (PHY_BASE+0x1C0054)
#define DDRPHY_PPGC0_PPGCLANE2CRCINMAP1_OFFSET         (PHY_BASE+0x1C0058)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I0_OFFSET             (PHY_BASE+0x1C0090)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I0_OFFSET             (PHY_BASE+0x1C0094)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I0_OFFSET             (PHY_BASE+0x1C0098)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I0_OFFSET             (PHY_BASE+0x1C009C)
#define DDRPHY_PPGC0_GENPRBSBYTE0_OFFSET               (PHY_BASE+0x1C00C0)
#define DDRPHY_PPGC0_GENPRBSBYTE1_OFFSET               (PHY_BASE+0x1C00C4)
#define DDRPHY_PPGC0_GENPRBSBYTE2_OFFSET               (PHY_BASE+0x1C00C8)
#define DDRPHY_PPGC0_GENPRBSBYTE3_OFFSET               (PHY_BASE+0x1C00CC)
#define DDRPHY_PPGC0_GENPRBSBYTE4_OFFSET               (PHY_BASE+0x1C00D0)
#define DDRPHY_PPGC0_GENPRBSBYTE5_OFFSET               (PHY_BASE+0x1C00D4)
#define DDRPHY_PPGC0_GENPRBSBYTE6_OFFSET               (PHY_BASE+0x1C00D8)
#define DDRPHY_PPGC0_GENPRBSBYTE7_OFFSET               (PHY_BASE+0x1C00DC)
#define DDRPHY_PPGC0_GENPRBSBYTE8_OFFSET               (PHY_BASE+0x1C00E0)
#define DDRPHY_PPGC0_GENPRBSBYTE9_OFFSET               (PHY_BASE+0x1C00E4)
#define DDRPHY_PPGC0_GENPRBSBYTE10_OFFSET              (PHY_BASE+0x1C00E8)
#define DDRPHY_PPGC0_GENPRBSBYTE11_OFFSET              (PHY_BASE+0x1C00EC)
#define DDRPHY_PPGC0_GENPRBSBYTE12_OFFSET              (PHY_BASE+0x1C00F0)
#define DDRPHY_PPGC0_GENPRBSBYTE13_OFFSET              (PHY_BASE+0x1C00F4)
#define DDRPHY_PPGC0_GENPRBSBYTE14_OFFSET              (PHY_BASE+0x1C00F8)
#define DDRPHY_PPGC0_GENPRBSBYTE15_OFFSET              (PHY_BASE+0x1C00FC)
#define DDRPHY_PPGC0_PRBSGENCTL_OFFSET                 (PHY_BASE+0x1C0180)
#define DDRPHY_PPGC0_PRBSGENSTATELO_OFFSET             (PHY_BASE+0x1C0184)
#define DDRPHY_PPGC0_PRBSGENSTATEHI_OFFSET             (PHY_BASE+0x1C0188)
#define DDRPHY_PPGC0_PRBSCHKSTATELO_OFFSET             (PHY_BASE+0x1C018C)
#define DDRPHY_PPGC0_PRBSCHKSTATEHI_OFFSET             (PHY_BASE+0x1C0190)
#define DDRPHY_PPGC0_PRBSGENCTL1_OFFSET                (PHY_BASE+0x1C0194)
#define DDRPHY_PPGC0_PRBSGENCTL2_OFFSET                (PHY_BASE+0x1C0198)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I1_OFFSET             (PHY_BASE+0x1C0490)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I1_OFFSET             (PHY_BASE+0x1C0494)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I1_OFFSET             (PHY_BASE+0x1C0498)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I1_OFFSET             (PHY_BASE+0x1C049C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I2_OFFSET             (PHY_BASE+0x1C0890)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I2_OFFSET             (PHY_BASE+0x1C0894)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I2_OFFSET             (PHY_BASE+0x1C0898)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I2_OFFSET             (PHY_BASE+0x1C089C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I3_OFFSET             (PHY_BASE+0x1C0C90)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I3_OFFSET             (PHY_BASE+0x1C0C94)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I3_OFFSET             (PHY_BASE+0x1C0C98)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I3_OFFSET             (PHY_BASE+0x1C0C9C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I4_OFFSET             (PHY_BASE+0x1C1090)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I4_OFFSET             (PHY_BASE+0x1C1094)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I4_OFFSET             (PHY_BASE+0x1C1098)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I4_OFFSET             (PHY_BASE+0x1C109C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I5_OFFSET             (PHY_BASE+0x1C1490)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I5_OFFSET             (PHY_BASE+0x1C1494)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I5_OFFSET             (PHY_BASE+0x1C1498)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I5_OFFSET             (PHY_BASE+0x1C149C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I6_OFFSET             (PHY_BASE+0x1C1890)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I6_OFFSET             (PHY_BASE+0x1C1894)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I6_OFFSET             (PHY_BASE+0x1C1898)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I6_OFFSET             (PHY_BASE+0x1C189C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I7_OFFSET             (PHY_BASE+0x1C1C90)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I7_OFFSET             (PHY_BASE+0x1C1C94)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I7_OFFSET             (PHY_BASE+0x1C1C98)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I7_OFFSET             (PHY_BASE+0x1C1C9C)
#define DDRPHY_PPGC0_PRBSTAPDLY0_I8_OFFSET             (PHY_BASE+0x1C2090)
#define DDRPHY_PPGC0_PRBSTAPDLY1_I8_OFFSET             (PHY_BASE+0x1C2094)
#define DDRPHY_PPGC0_PRBSTAPDLY2_I8_OFFSET             (PHY_BASE+0x1C2098)
#define DDRPHY_PPGC0_PRBSTAPDLY3_I8_OFFSET             (PHY_BASE+0x1C209C)
#define DDRPHY_INITENG0_SEQUENCEREG0B0S0_OFFSET        (PHY_BASE+0x240000)
#define DDRPHY_INITENG0_SEQUENCEREG0B0S1_OFFSET        (PHY_BASE+0x240004)
#define DDRPHY_INITENG0_SEQUENCEREG0B0S2_OFFSET        (PHY_BASE+0x240008)
#define DDRPHY_INITENG0_SEQUENCEREG0B1S0_OFFSET        (PHY_BASE+0x24000C)
#define DDRPHY_INITENG0_SEQUENCEREG0B1S1_OFFSET        (PHY_BASE+0x240010)
#define DDRPHY_INITENG0_SEQUENCEREG0B1S2_OFFSET        (PHY_BASE+0x240014)
#define DDRPHY_INITENG0_SEQUENCEREG0B2S0_OFFSET        (PHY_BASE+0x240018)
#define DDRPHY_INITENG0_SEQUENCEREG0B2S1_OFFSET        (PHY_BASE+0x24001C)
#define DDRPHY_INITENG0_SEQUENCEREG0B2S2_OFFSET        (PHY_BASE+0x240020)
#define DDRPHY_INITENG0_SEQUENCEREG0B3S0_OFFSET        (PHY_BASE+0x240024)
#define DDRPHY_INITENG0_SEQUENCEREG0B3S1_OFFSET        (PHY_BASE+0x240028)
#define DDRPHY_INITENG0_SEQUENCEREG0B3S2_OFFSET        (PHY_BASE+0x24002C)
#define DDRPHY_INITENG0_SEQUENCEREG0B4S0_OFFSET        (PHY_BASE+0x240030)
#define DDRPHY_INITENG0_SEQUENCEREG0B4S1_OFFSET        (PHY_BASE+0x240034)
#define DDRPHY_INITENG0_SEQUENCEREG0B4S2_OFFSET        (PHY_BASE+0x240038)
#define DDRPHY_INITENG0_SEQUENCEREG0B5S0_OFFSET        (PHY_BASE+0x24003C)
#define DDRPHY_INITENG0_SEQUENCEREG0B5S1_OFFSET        (PHY_BASE+0x240040)
#define DDRPHY_INITENG0_SEQUENCEREG0B5S2_OFFSET        (PHY_BASE+0x240044)
#define DDRPHY_INITENG0_SEQUENCEREG0B6S0_OFFSET        (PHY_BASE+0x240048)
#define DDRPHY_INITENG0_SEQUENCEREG0B6S1_OFFSET        (PHY_BASE+0x24004C)
#define DDRPHY_INITENG0_SEQUENCEREG0B6S2_OFFSET        (PHY_BASE+0x240050)
#define DDRPHY_INITENG0_SEQUENCEREG0B7S0_OFFSET        (PHY_BASE+0x240054)
#define DDRPHY_INITENG0_SEQUENCEREG0B7S1_OFFSET        (PHY_BASE+0x240058)
#define DDRPHY_INITENG0_SEQUENCEREG0B7S2_OFFSET        (PHY_BASE+0x24005C)
#define DDRPHY_INITENG0_SEQUENCEREG0B8S0_OFFSET        (PHY_BASE+0x240060)
#define DDRPHY_INITENG0_SEQUENCEREG0B8S1_OFFSET        (PHY_BASE+0x240064)
#define DDRPHY_INITENG0_SEQUENCEREG0B8S2_OFFSET        (PHY_BASE+0x240068)
#define DDRPHY_INITENG0_SEQUENCEREG0B9S0_OFFSET        (PHY_BASE+0x24006C)
#define DDRPHY_INITENG0_SEQUENCEREG0B9S1_OFFSET        (PHY_BASE+0x240070)
#define DDRPHY_INITENG0_SEQUENCEREG0B9S2_OFFSET        (PHY_BASE+0x240074)
#define DDRPHY_INITENG0_SEQUENCEREG0B10S0_OFFSET       (PHY_BASE+0x240078)
#define DDRPHY_INITENG0_SEQUENCEREG0B10S1_OFFSET       (PHY_BASE+0x24007C)
#define DDRPHY_INITENG0_SEQUENCEREG0B10S2_OFFSET       (PHY_BASE+0x240080)
#define DDRPHY_INITENG0_SEQUENCEREG0B11S0_OFFSET       (PHY_BASE+0x240084)
#define DDRPHY_INITENG0_SEQUENCEREG0B11S1_OFFSET       (PHY_BASE+0x240088)
#define DDRPHY_INITENG0_SEQUENCEREG0B11S2_OFFSET       (PHY_BASE+0x24008C)
#define DDRPHY_INITENG0_SEQUENCEREG0B12S0_OFFSET       (PHY_BASE+0x240090)
#define DDRPHY_INITENG0_SEQUENCEREG0B12S1_OFFSET       (PHY_BASE+0x240094)
#define DDRPHY_INITENG0_SEQUENCEREG0B12S2_OFFSET       (PHY_BASE+0x240098)
#define DDRPHY_INITENG0_SEQUENCEREG0B13S0_OFFSET       (PHY_BASE+0x24009C)
#define DDRPHY_INITENG0_SEQUENCEREG0B13S1_OFFSET       (PHY_BASE+0x2400A0)
#define DDRPHY_INITENG0_SEQUENCEREG0B13S2_OFFSET       (PHY_BASE+0x2400A4)
#define DDRPHY_INITENG0_SEQUENCEREG0B14S0_OFFSET       (PHY_BASE+0x2400A8)
#define DDRPHY_INITENG0_SEQUENCEREG0B14S1_OFFSET       (PHY_BASE+0x2400AC)
#define DDRPHY_INITENG0_SEQUENCEREG0B14S2_OFFSET       (PHY_BASE+0x2400B0)
#define DDRPHY_INITENG0_SEQUENCEREG0B15S0_OFFSET       (PHY_BASE+0x2400B4)
#define DDRPHY_INITENG0_SEQUENCEREG0B15S1_OFFSET       (PHY_BASE+0x2400B8)
#define DDRPHY_INITENG0_SEQUENCEREG0B15S2_OFFSET       (PHY_BASE+0x2400BC)
#define DDRPHY_INITENG0_SEQUENCEREG0B16S0_OFFSET       (PHY_BASE+0x2400C0)
#define DDRPHY_INITENG0_SEQUENCEREG0B16S1_OFFSET       (PHY_BASE+0x2400C4)
#define DDRPHY_INITENG0_SEQUENCEREG0B16S2_OFFSET       (PHY_BASE+0x2400C8)
#define DDRPHY_INITENG0_SEQUENCEREG0B17S0_OFFSET       (PHY_BASE+0x2400CC)
#define DDRPHY_INITENG0_SEQUENCEREG0B17S1_OFFSET       (PHY_BASE+0x2400D0)
#define DDRPHY_INITENG0_SEQUENCEREG0B17S2_OFFSET       (PHY_BASE+0x2400D4)
#define DDRPHY_INITENG0_SEQUENCEREG0B18S0_OFFSET       (PHY_BASE+0x2400D8)
#define DDRPHY_INITENG0_SEQUENCEREG0B18S1_OFFSET       (PHY_BASE+0x2400DC)
#define DDRPHY_INITENG0_SEQUENCEREG0B18S2_OFFSET       (PHY_BASE+0x2400E0)
#define DDRPHY_INITENG0_SEQUENCEREG0B19S0_OFFSET       (PHY_BASE+0x2400E4)
#define DDRPHY_INITENG0_SEQUENCEREG0B19S1_OFFSET       (PHY_BASE+0x2400E8)
#define DDRPHY_INITENG0_SEQUENCEREG0B19S2_OFFSET       (PHY_BASE+0x2400EC)
#define DDRPHY_INITENG0_SEQUENCEREG0B20S0_OFFSET       (PHY_BASE+0x2400F0)
#define DDRPHY_INITENG0_SEQUENCEREG0B20S1_OFFSET       (PHY_BASE+0x2400F4)
#define DDRPHY_INITENG0_SEQUENCEREG0B20S2_OFFSET       (PHY_BASE+0x2400F8)
#define DDRPHY_INITENG0_SEQUENCEREG0B21S0_OFFSET       (PHY_BASE+0x2400FC)
#define DDRPHY_INITENG0_SEQUENCEREG0B21S1_OFFSET       (PHY_BASE+0x240100)
#define DDRPHY_INITENG0_SEQUENCEREG0B21S2_OFFSET       (PHY_BASE+0x240104)
#define DDRPHY_INITENG0_SEQUENCEREG0B22S0_OFFSET       (PHY_BASE+0x240108)
#define DDRPHY_INITENG0_SEQUENCEREG0B22S1_OFFSET       (PHY_BASE+0x24010C)
#define DDRPHY_INITENG0_SEQUENCEREG0B22S2_OFFSET       (PHY_BASE+0x240110)
#define DDRPHY_INITENG0_SEQUENCEREG0B23S0_OFFSET       (PHY_BASE+0x240114)
#define DDRPHY_INITENG0_SEQUENCEREG0B23S1_OFFSET       (PHY_BASE+0x240118)
#define DDRPHY_INITENG0_SEQUENCEREG0B23S2_OFFSET       (PHY_BASE+0x24011C)
#define DDRPHY_INITENG0_SEQUENCEREG0B24S0_OFFSET       (PHY_BASE+0x240120)
#define DDRPHY_INITENG0_SEQUENCEREG0B24S1_OFFSET       (PHY_BASE+0x240124)
#define DDRPHY_INITENG0_SEQUENCEREG0B24S2_OFFSET       (PHY_BASE+0x240128)
#define DDRPHY_INITENG0_SEQUENCEREG0B25S0_OFFSET       (PHY_BASE+0x24012C)
#define DDRPHY_INITENG0_SEQUENCEREG0B25S1_OFFSET       (PHY_BASE+0x240130)
#define DDRPHY_INITENG0_SEQUENCEREG0B25S2_OFFSET       (PHY_BASE+0x240134)
#define DDRPHY_INITENG0_SEQUENCEREG0B26S0_OFFSET       (PHY_BASE+0x240138)
#define DDRPHY_INITENG0_SEQUENCEREG0B26S1_OFFSET       (PHY_BASE+0x24013C)
#define DDRPHY_INITENG0_SEQUENCEREG0B26S2_OFFSET       (PHY_BASE+0x240140)
#define DDRPHY_INITENG0_SEQUENCEREG0B27S0_OFFSET       (PHY_BASE+0x240144)
#define DDRPHY_INITENG0_SEQUENCEREG0B27S1_OFFSET       (PHY_BASE+0x240148)
#define DDRPHY_INITENG0_SEQUENCEREG0B27S2_OFFSET       (PHY_BASE+0x24014C)
#define DDRPHY_INITENG0_SEQUENCEREG0B28S0_OFFSET       (PHY_BASE+0x240150)
#define DDRPHY_INITENG0_SEQUENCEREG0B28S1_OFFSET       (PHY_BASE+0x240154)
#define DDRPHY_INITENG0_SEQUENCEREG0B28S2_OFFSET       (PHY_BASE+0x240158)
#define DDRPHY_INITENG0_SEQUENCEREG0B29S0_OFFSET       (PHY_BASE+0x24015C)
#define DDRPHY_INITENG0_SEQUENCEREG0B29S1_OFFSET       (PHY_BASE+0x240160)
#define DDRPHY_INITENG0_SEQUENCEREG0B29S2_OFFSET       (PHY_BASE+0x240164)
#define DDRPHY_INITENG0_SEQUENCEREG0B30S0_OFFSET       (PHY_BASE+0x240168)
#define DDRPHY_INITENG0_SEQUENCEREG0B30S1_OFFSET       (PHY_BASE+0x24016C)
#define DDRPHY_INITENG0_SEQUENCEREG0B30S2_OFFSET       (PHY_BASE+0x240170)
#define DDRPHY_INITENG0_SEQUENCEREG0B31S0_OFFSET       (PHY_BASE+0x240174)
#define DDRPHY_INITENG0_SEQUENCEREG0B31S1_OFFSET       (PHY_BASE+0x240178)
#define DDRPHY_INITENG0_SEQUENCEREG0B31S2_OFFSET       (PHY_BASE+0x24017C)
#define DDRPHY_INITENG0_SEQUENCEREG0B32S0_OFFSET       (PHY_BASE+0x240180)
#define DDRPHY_INITENG0_SEQUENCEREG0B32S1_OFFSET       (PHY_BASE+0x240184)
#define DDRPHY_INITENG0_SEQUENCEREG0B32S2_OFFSET       (PHY_BASE+0x240188)
#define DDRPHY_INITENG0_SEQUENCEREG0B33S0_OFFSET       (PHY_BASE+0x24018C)
#define DDRPHY_INITENG0_SEQUENCEREG0B33S1_OFFSET       (PHY_BASE+0x240190)
#define DDRPHY_INITENG0_SEQUENCEREG0B33S2_OFFSET       (PHY_BASE+0x240194)
#define DDRPHY_INITENG0_SEQUENCEREG0B34S0_OFFSET       (PHY_BASE+0x240198)
#define DDRPHY_INITENG0_SEQUENCEREG0B34S1_OFFSET       (PHY_BASE+0x24019C)
#define DDRPHY_INITENG0_SEQUENCEREG0B34S2_OFFSET       (PHY_BASE+0x2401A0)
#define DDRPHY_INITENG0_SEQUENCEREG0B35S0_OFFSET       (PHY_BASE+0x2401A4)
#define DDRPHY_INITENG0_SEQUENCEREG0B35S1_OFFSET       (PHY_BASE+0x2401A8)
#define DDRPHY_INITENG0_SEQUENCEREG0B35S2_OFFSET       (PHY_BASE+0x2401AC)
#define DDRPHY_INITENG0_SEQUENCEREG0B36S0_OFFSET       (PHY_BASE+0x2401B0)
#define DDRPHY_INITENG0_SEQUENCEREG0B36S1_OFFSET       (PHY_BASE+0x2401B4)
#define DDRPHY_INITENG0_SEQUENCEREG0B36S2_OFFSET       (PHY_BASE+0x2401B8)
#define DDRPHY_INITENG0_SEQUENCEREG0B37S0_OFFSET       (PHY_BASE+0x2401BC)
#define DDRPHY_INITENG0_SEQUENCEREG0B37S1_OFFSET       (PHY_BASE+0x2401C0)
#define DDRPHY_INITENG0_SEQUENCEREG0B37S2_OFFSET       (PHY_BASE+0x2401C4)
#define DDRPHY_INITENG0_SEQUENCEREG0B38S0_OFFSET       (PHY_BASE+0x2401C8)
#define DDRPHY_INITENG0_SEQUENCEREG0B38S1_OFFSET       (PHY_BASE+0x2401CC)
#define DDRPHY_INITENG0_SEQUENCEREG0B38S2_OFFSET       (PHY_BASE+0x2401D0)
#define DDRPHY_INITENG0_SEQUENCEREG0B39S0_OFFSET       (PHY_BASE+0x2401D4)
#define DDRPHY_INITENG0_SEQUENCEREG0B39S1_OFFSET       (PHY_BASE+0x2401D8)
#define DDRPHY_INITENG0_SEQUENCEREG0B39S2_OFFSET       (PHY_BASE+0x2401DC)
#define DDRPHY_INITENG0_SEQUENCEREG0B40S0_OFFSET       (PHY_BASE+0x2401E0)
#define DDRPHY_INITENG0_SEQUENCEREG0B40S1_OFFSET       (PHY_BASE+0x2401E4)
#define DDRPHY_INITENG0_SEQUENCEREG0B40S2_OFFSET       (PHY_BASE+0x2401E8)
#define DDRPHY_INITENG0_SEQUENCEREG0B41S0_OFFSET       (PHY_BASE+0x2401EC)
#define DDRPHY_INITENG0_SEQUENCEREG0B41S1_OFFSET       (PHY_BASE+0x2401F0)
#define DDRPHY_INITENG0_SEQUENCEREG0B41S2_OFFSET       (PHY_BASE+0x2401F4)
#define DDRPHY_INITENG0_SEQUENCEREG0B42S0_OFFSET       (PHY_BASE+0x2401F8)
#define DDRPHY_INITENG0_SEQUENCEREG0B42S1_OFFSET       (PHY_BASE+0x2401FC)
#define DDRPHY_INITENG0_SEQUENCEREG0B42S2_OFFSET       (PHY_BASE+0x240200)
#define DDRPHY_INITENG0_SEQUENCEREG0B43S0_OFFSET       (PHY_BASE+0x240204)
#define DDRPHY_INITENG0_SEQUENCEREG0B43S1_OFFSET       (PHY_BASE+0x240208)
#define DDRPHY_INITENG0_SEQUENCEREG0B43S2_OFFSET       (PHY_BASE+0x24020C)
#define DDRPHY_INITENG0_SEQUENCEREG0B44S0_OFFSET       (PHY_BASE+0x240210)
#define DDRPHY_INITENG0_SEQUENCEREG0B44S1_OFFSET       (PHY_BASE+0x240214)
#define DDRPHY_INITENG0_SEQUENCEREG0B44S2_OFFSET       (PHY_BASE+0x240218)
#define DDRPHY_INITENG0_SEQUENCEREG0B45S0_OFFSET       (PHY_BASE+0x24021C)
#define DDRPHY_INITENG0_SEQUENCEREG0B45S1_OFFSET       (PHY_BASE+0x240220)
#define DDRPHY_INITENG0_SEQUENCEREG0B45S2_OFFSET       (PHY_BASE+0x240224)
#define DDRPHY_INITENG0_SEQUENCEREG0B46S0_OFFSET       (PHY_BASE+0x240228)
#define DDRPHY_INITENG0_SEQUENCEREG0B46S1_OFFSET       (PHY_BASE+0x24022C)
#define DDRPHY_INITENG0_SEQUENCEREG0B46S2_OFFSET       (PHY_BASE+0x240230)
#define DDRPHY_INITENG0_SEQUENCEREG0B47S0_OFFSET       (PHY_BASE+0x240234)
#define DDRPHY_INITENG0_SEQUENCEREG0B47S1_OFFSET       (PHY_BASE+0x240238)
#define DDRPHY_INITENG0_SEQUENCEREG0B47S2_OFFSET       (PHY_BASE+0x24023C)
#define DDRPHY_INITENG0_SEQUENCEREG0B48S0_OFFSET       (PHY_BASE+0x240240)
#define DDRPHY_INITENG0_SEQUENCEREG0B48S1_OFFSET       (PHY_BASE+0x240244)
#define DDRPHY_INITENG0_SEQUENCEREG0B48S2_OFFSET       (PHY_BASE+0x240248)
#define DDRPHY_INITENG0_SEQUENCEREG0B49S0_OFFSET       (PHY_BASE+0x24024C)
#define DDRPHY_INITENG0_SEQUENCEREG0B49S1_OFFSET       (PHY_BASE+0x240250)
#define DDRPHY_INITENG0_SEQUENCEREG0B49S2_OFFSET       (PHY_BASE+0x240254)
#define DDRPHY_INITENG0_SEQUENCEREG0B50S0_OFFSET       (PHY_BASE+0x240258)
#define DDRPHY_INITENG0_SEQUENCEREG0B50S1_OFFSET       (PHY_BASE+0x24025C)
#define DDRPHY_INITENG0_SEQUENCEREG0B50S2_OFFSET       (PHY_BASE+0x240260)
#define DDRPHY_INITENG0_SEQUENCEREG0B51S0_OFFSET       (PHY_BASE+0x240264)
#define DDRPHY_INITENG0_SEQUENCEREG0B51S1_OFFSET       (PHY_BASE+0x240268)
#define DDRPHY_INITENG0_SEQUENCEREG0B51S2_OFFSET       (PHY_BASE+0x24026C)
#define DDRPHY_INITENG0_SEQUENCEREG0B52S0_OFFSET       (PHY_BASE+0x240270)
#define DDRPHY_INITENG0_SEQUENCEREG0B52S1_OFFSET       (PHY_BASE+0x240274)
#define DDRPHY_INITENG0_SEQUENCEREG0B52S2_OFFSET       (PHY_BASE+0x240278)
#define DDRPHY_INITENG0_SEQUENCEREG0B53S0_OFFSET       (PHY_BASE+0x24027C)
#define DDRPHY_INITENG0_SEQUENCEREG0B53S1_OFFSET       (PHY_BASE+0x240280)
#define DDRPHY_INITENG0_SEQUENCEREG0B53S2_OFFSET       (PHY_BASE+0x240284)
#define DDRPHY_INITENG0_SEQUENCEREG0B54S0_OFFSET       (PHY_BASE+0x240288)
#define DDRPHY_INITENG0_SEQUENCEREG0B54S1_OFFSET       (PHY_BASE+0x24028C)
#define DDRPHY_INITENG0_SEQUENCEREG0B54S2_OFFSET       (PHY_BASE+0x240290)
#define DDRPHY_INITENG0_SEQUENCEREG0B55S0_OFFSET       (PHY_BASE+0x240294)
#define DDRPHY_INITENG0_SEQUENCEREG0B55S1_OFFSET       (PHY_BASE+0x240298)
#define DDRPHY_INITENG0_SEQUENCEREG0B55S2_OFFSET       (PHY_BASE+0x24029C)
#define DDRPHY_INITENG0_SEQUENCEREG0B56S0_OFFSET       (PHY_BASE+0x2402A0)
#define DDRPHY_INITENG0_SEQUENCEREG0B56S1_OFFSET       (PHY_BASE+0x2402A4)
#define DDRPHY_INITENG0_SEQUENCEREG0B56S2_OFFSET       (PHY_BASE+0x2402A8)
#define DDRPHY_INITENG0_SEQUENCEREG0B57S0_OFFSET       (PHY_BASE+0x2402AC)
#define DDRPHY_INITENG0_SEQUENCEREG0B57S1_OFFSET       (PHY_BASE+0x2402B0)
#define DDRPHY_INITENG0_SEQUENCEREG0B57S2_OFFSET       (PHY_BASE+0x2402B4)
#define DDRPHY_INITENG0_SEQUENCEREG0B58S0_OFFSET       (PHY_BASE+0x2402B8)
#define DDRPHY_INITENG0_SEQUENCEREG0B58S1_OFFSET       (PHY_BASE+0x2402BC)
#define DDRPHY_INITENG0_SEQUENCEREG0B58S2_OFFSET       (PHY_BASE+0x2402C0)
#define DDRPHY_INITENG0_SEQUENCEREG0B59S0_OFFSET       (PHY_BASE+0x2402C4)
#define DDRPHY_INITENG0_SEQUENCEREG0B59S1_OFFSET       (PHY_BASE+0x2402C8)
#define DDRPHY_INITENG0_SEQUENCEREG0B59S2_OFFSET       (PHY_BASE+0x2402CC)
#define DDRPHY_INITENG0_SEQUENCEREG0B60S0_OFFSET       (PHY_BASE+0x2402D0)
#define DDRPHY_INITENG0_SEQUENCEREG0B60S1_OFFSET       (PHY_BASE+0x2402D4)
#define DDRPHY_INITENG0_SEQUENCEREG0B60S2_OFFSET       (PHY_BASE+0x2402D8)
#define DDRPHY_INITENG0_SEQUENCEREG0B61S0_OFFSET       (PHY_BASE+0x2402DC)
#define DDRPHY_INITENG0_SEQUENCEREG0B61S1_OFFSET       (PHY_BASE+0x2402E0)
#define DDRPHY_INITENG0_SEQUENCEREG0B61S2_OFFSET       (PHY_BASE+0x2402E4)
#define DDRPHY_INITENG0_SEQUENCEREG0B62S0_OFFSET       (PHY_BASE+0x2402E8)
#define DDRPHY_INITENG0_SEQUENCEREG0B62S1_OFFSET       (PHY_BASE+0x2402EC)
#define DDRPHY_INITENG0_SEQUENCEREG0B62S2_OFFSET       (PHY_BASE+0x2402F0)
#define DDRPHY_INITENG0_SEQUENCEREG0B63S0_OFFSET       (PHY_BASE+0x2402F4)
#define DDRPHY_INITENG0_SEQUENCEREG0B63S1_OFFSET       (PHY_BASE+0x2402F8)
#define DDRPHY_INITENG0_SEQUENCEREG0B63S2_OFFSET       (PHY_BASE+0x2402FC)
#define DDRPHY_INITENG0_SEQUENCEREG0B64S0_OFFSET       (PHY_BASE+0x240300)
#define DDRPHY_INITENG0_SEQUENCEREG0B64S1_OFFSET       (PHY_BASE+0x240304)
#define DDRPHY_INITENG0_SEQUENCEREG0B64S2_OFFSET       (PHY_BASE+0x240308)
#define DDRPHY_INITENG0_SEQUENCEREG0B65S0_OFFSET       (PHY_BASE+0x24030C)
#define DDRPHY_INITENG0_SEQUENCEREG0B65S1_OFFSET       (PHY_BASE+0x240310)
#define DDRPHY_INITENG0_SEQUENCEREG0B65S2_OFFSET       (PHY_BASE+0x240314)
#define DDRPHY_INITENG0_SEQUENCEREG0B66S0_OFFSET       (PHY_BASE+0x240318)
#define DDRPHY_INITENG0_SEQUENCEREG0B66S1_OFFSET       (PHY_BASE+0x24031C)
#define DDRPHY_INITENG0_SEQUENCEREG0B66S2_OFFSET       (PHY_BASE+0x240320)
#define DDRPHY_INITENG0_SEQUENCEREG0B67S0_OFFSET       (PHY_BASE+0x240324)
#define DDRPHY_INITENG0_SEQUENCEREG0B67S1_OFFSET       (PHY_BASE+0x240328)
#define DDRPHY_INITENG0_SEQUENCEREG0B67S2_OFFSET       (PHY_BASE+0x24032C)
#define DDRPHY_INITENG0_SEQUENCEREG0B68S0_OFFSET       (PHY_BASE+0x240330)
#define DDRPHY_INITENG0_SEQUENCEREG0B68S1_OFFSET       (PHY_BASE+0x240334)
#define DDRPHY_INITENG0_SEQUENCEREG0B68S2_OFFSET       (PHY_BASE+0x240338)
#define DDRPHY_INITENG0_SEQUENCEREG0B69S0_OFFSET       (PHY_BASE+0x24033C)
#define DDRPHY_INITENG0_SEQUENCEREG0B69S1_OFFSET       (PHY_BASE+0x240340)
#define DDRPHY_INITENG0_SEQUENCEREG0B69S2_OFFSET       (PHY_BASE+0x240344)
#define DDRPHY_INITENG0_SEQUENCEREG0B70S0_OFFSET       (PHY_BASE+0x240348)
#define DDRPHY_INITENG0_SEQUENCEREG0B70S1_OFFSET       (PHY_BASE+0x24034C)
#define DDRPHY_INITENG0_SEQUENCEREG0B70S2_OFFSET       (PHY_BASE+0x240350)
#define DDRPHY_INITENG0_SEQUENCEREG0B71S0_OFFSET       (PHY_BASE+0x240354)
#define DDRPHY_INITENG0_SEQUENCEREG0B71S1_OFFSET       (PHY_BASE+0x240358)
#define DDRPHY_INITENG0_SEQUENCEREG0B71S2_OFFSET       (PHY_BASE+0x24035C)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B0S0_OFFSET     (PHY_BASE+0x240360)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B0S1_OFFSET     (PHY_BASE+0x240364)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B0S2_OFFSET     (PHY_BASE+0x240368)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B1S0_OFFSET     (PHY_BASE+0x24036C)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B1S1_OFFSET     (PHY_BASE+0x240370)
#define DDRPHY_INITENG0_PRESEQUENCEREG0B1S2_OFFSET     (PHY_BASE+0x240374)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B0S0_OFFSET    (PHY_BASE+0x240378)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B0S1_OFFSET    (PHY_BASE+0x24037C)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B0S2_OFFSET    (PHY_BASE+0x240380)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B1S0_OFFSET    (PHY_BASE+0x240384)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B1S1_OFFSET    (PHY_BASE+0x240388)
#define DDRPHY_INITENG0_POSTSEQUENCEREG0B1S2_OFFSET    (PHY_BASE+0x24038C)
#define DDRPHY_INITENG0_SEQ0BWAITCONDSEL_OFFSET        (PHY_BASE+0x240390)
#define DDRPHY_INITENG0_SEQ0BGPR1_P0_OFFSET            (PHY_BASE+0x240394)
#define DDRPHY_INITENG0_SEQ0BGPR2_P0_OFFSET            (PHY_BASE+0x240398)
#define DDRPHY_INITENG0_SEQ0BGPR3_P0_OFFSET            (PHY_BASE+0x24039C)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG0_OFFSET       (PHY_BASE+0x2403A0)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG1_OFFSET       (PHY_BASE+0x2403A4)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG2_OFFSET       (PHY_BASE+0x2403A8)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG3_OFFSET       (PHY_BASE+0x2403AC)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG4_OFFSET       (PHY_BASE+0x2403B0)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG5_OFFSET       (PHY_BASE+0x2403B4)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG6_OFFSET       (PHY_BASE+0x2403B8)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG7_OFFSET       (PHY_BASE+0x2403BC)
#define DDRPHY_INITENG0_STARTVECTOR0B0_OFFSET          (PHY_BASE+0x2403C0)
#define DDRPHY_INITENG0_STARTVECTOR0B1_OFFSET          (PHY_BASE+0x2403C4)
#define DDRPHY_INITENG0_STARTVECTOR0B2_OFFSET          (PHY_BASE+0x2403C8)
#define DDRPHY_INITENG0_STARTVECTOR0B3_OFFSET          (PHY_BASE+0x2403CC)
#define DDRPHY_INITENG0_STARTVECTOR0B4_OFFSET          (PHY_BASE+0x2403D0)
#define DDRPHY_INITENG0_STARTVECTOR0B5_OFFSET          (PHY_BASE+0x2403D4)
#define DDRPHY_INITENG0_STARTVECTOR0B6_OFFSET          (PHY_BASE+0x2403D8)
#define DDRPHY_INITENG0_STARTVECTOR0B7_OFFSET          (PHY_BASE+0x2403DC)
#define DDRPHY_INITENG0_STARTVECTOR0B8_OFFSET          (PHY_BASE+0x2403E0)
#define DDRPHY_INITENG0_STARTVECTOR0B9_OFFSET          (PHY_BASE+0x2403E4)
#define DDRPHY_INITENG0_STARTVECTOR0B10_OFFSET         (PHY_BASE+0x2403E8)
#define DDRPHY_INITENG0_STARTVECTOR0B11_OFFSET         (PHY_BASE+0x2403EC)
#define DDRPHY_INITENG0_STARTVECTOR0B12_OFFSET         (PHY_BASE+0x2403F0)
#define DDRPHY_INITENG0_STARTVECTOR0B13_OFFSET         (PHY_BASE+0x2403F4)
#define DDRPHY_INITENG0_STARTVECTOR0B14_OFFSET         (PHY_BASE+0x2403F8)
#define DDRPHY_INITENG0_STARTVECTOR0B15_OFFSET         (PHY_BASE+0x2403FC)
#define DDRPHY_DRTUB0_DCTSHADOWREGS_OFFSET             (PHY_BASE+0x300010)
#define DDRPHY_DRTUB0_DCTWRITEONLYSHADOW_OFFSET        (PHY_BASE+0x3000C0)
#define DDRPHY_DRTUB0_UCTWRITEONLY_OFFSET              (PHY_BASE+0x3000C8)
#define DDRPHY_DRTUB0_UCTWRITEPROT_OFFSET              (PHY_BASE+0x3000CC)
#define DDRPHY_DRTUB0_UCTDATWRITEONLY_OFFSET           (PHY_BASE+0x3000D0)
#define DDRPHY_DRTUB0_UCTDATWRITEPROT_OFFSET           (PHY_BASE+0x3000D4)
#define DDRPHY_DRTUB0_UCTLERR_OFFSET                   (PHY_BASE+0x3000D8)
#define DDRPHY_DRTUB0_UCCLKHCLKENABLES_OFFSET          (PHY_BASE+0x300200)
#define DDRPHY_DRTUB0_CURPSTATE0B_OFFSET               (PHY_BASE+0x300204)
#define DDRPHY_DRTUB0_CLRWAKEUPSTICKY_OFFSET           (PHY_BASE+0x300254)
#define DDRPHY_DRTUB0_WAKEUPMASK_OFFSET                (PHY_BASE+0x300258)
#define DDRPHY_DRTUB0_CUSTPUBREV_OFFSET                (PHY_BASE+0x3003B4)
#define DDRPHY_DRTUB0_PUBREV_OFFSET                    (PHY_BASE+0x3003B8)
#define DDRPHY_APBONLY0_MICROCONTMUXSEL_OFFSET         (PHY_BASE+0x340000)
#define DDRPHY_APBONLY0_UCTSHADOWREGS_OFFSET           (PHY_BASE+0x340010)
#define DDRPHY_APBONLY0_DCTWRITEONLY_OFFSET            (PHY_BASE+0x3400C0)
#define DDRPHY_APBONLY0_DCTWRITEPROT_OFFSET            (PHY_BASE+0x3400C4)
#define DDRPHY_APBONLY0_UCTWRITEONLYSHADOW_OFFSET      (PHY_BASE+0x3400C8)
#define DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET   (PHY_BASE+0x3400D0)
#define DDRPHY_APBONLY0_NEVERGATECSRCLOCK_OFFSET       (PHY_BASE+0x3400D4)
#define DDRPHY_APBONLY0_DFICFGRDDATAVALIDTICKS_OFFSET  (PHY_BASE+0x3400DC)
#define DDRPHY_APBONLY0_MICRORESET_OFFSET              (PHY_BASE+0x340264)
#define DDRPHY_APBONLY0_SEQUENCEROVERRIDE_OFFSET       (PHY_BASE+0x34039C)
#define DDRPHY_APBONLY0_DFIINITCOMPLETESHADOW_OFFSET   (PHY_BASE+0x3403E8)
#define DDRPHY_ANIB0_ATXDLY_P1_OFFSET                  (PHY_BASE+0x400200)
#define DDRPHY_ANIB1_ATXDLY_P1_OFFSET                  (PHY_BASE+0x404200)
#define DDRPHY_ANIB2_ATXDLY_P1_OFFSET                  (PHY_BASE+0x408200)
#define DDRPHY_ANIB3_ATXDLY_P1_OFFSET                  (PHY_BASE+0x40C200)
#define DDRPHY_ANIB4_ATXDLY_P1_OFFSET                  (PHY_BASE+0x410200)
#define DDRPHY_ANIB5_ATXDLY_P1_OFFSET                  (PHY_BASE+0x414200)
#define DDRPHY_ANIB6_ATXDLY_P1_OFFSET                  (PHY_BASE+0x418200)
#define DDRPHY_ANIB7_ATXDLY_P1_OFFSET                  (PHY_BASE+0x41C200)
#define DDRPHY_ANIB8_ATXDLY_P1_OFFSET                  (PHY_BASE+0x420200)
#define DDRPHY_ANIB9_ATXDLY_P1_OFFSET                  (PHY_BASE+0x424200)
#define DDRPHY_ANIB10_ATXDLY_P1_OFFSET                 (PHY_BASE+0x428200)
#define DDRPHY_ANIB11_ATXDLY_P1_OFFSET                 (PHY_BASE+0x42C200)
#define DDRPHY_DBYTE0_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x440054)
#define DDRPHY_DBYTE0_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x440058)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x440104)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x44010C)
#define DDRPHY_DBYTE0_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x440120)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x440124)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x44012C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x440134)
#define DDRPHY_DBYTE0_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x44017C)
#define DDRPHY_DBYTE0_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x440200)
#define DDRPHY_DBYTE0_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x440204)
#define DDRPHY_DBYTE0_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x440208)
#define DDRPHY_DBYTE0_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x44020C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x440230)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x440234)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x440238)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44023C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x440300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x440304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x440308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x44030C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x440340)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x440344)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x440348)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44034C)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x440504)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x44050C)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x440524)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x44052C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x440534)
#define DDRPHY_DBYTE0_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x44057C)
#define DDRPHY_DBYTE0_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x440600)
#define DDRPHY_DBYTE0_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x440604)
#define DDRPHY_DBYTE0_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x440608)
#define DDRPHY_DBYTE0_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x44060C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x440630)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x440634)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x440638)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44063C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x440700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x440704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x440708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x44070C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x440740)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x440744)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x440748)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44074C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x440B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x440B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x440B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x440B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x440F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x440F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x440F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x440F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x441300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x441304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x441308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x44130C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x441700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x441704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x441708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x44170C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x441B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x441B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x441B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x441B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x441F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x441F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x441F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x441F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x442300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x442304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x442308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x44230C)
#define DDRPHY_DBYTE1_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x444054)
#define DDRPHY_DBYTE1_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x444058)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x444104)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x44410C)
#define DDRPHY_DBYTE1_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x444120)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x444124)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x44412C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x444134)
#define DDRPHY_DBYTE1_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x44417C)
#define DDRPHY_DBYTE1_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x444200)
#define DDRPHY_DBYTE1_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x444204)
#define DDRPHY_DBYTE1_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x444208)
#define DDRPHY_DBYTE1_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x44420C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x444230)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x444234)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x444238)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44423C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x444300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x444304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x444308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x44430C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x444340)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x444344)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x444348)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44434C)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x444504)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x44450C)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x444524)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x44452C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x444534)
#define DDRPHY_DBYTE1_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x44457C)
#define DDRPHY_DBYTE1_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x444600)
#define DDRPHY_DBYTE1_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x444604)
#define DDRPHY_DBYTE1_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x444608)
#define DDRPHY_DBYTE1_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x44460C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x444630)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x444634)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x444638)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44463C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x444700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x444704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x444708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x44470C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x444740)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x444744)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x444748)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44474C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x444B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x444B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x444B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x444B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x444F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x444F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x444F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x444F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x445300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x445304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x445308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x44530C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x445700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x445704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x445708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x44570C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x445B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x445B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x445B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x445B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x445F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x445F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x445F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x445F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x446300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x446304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x446308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x44630C)
#define DDRPHY_DBYTE2_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x448054)
#define DDRPHY_DBYTE2_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x448058)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x448104)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x44810C)
#define DDRPHY_DBYTE2_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x448120)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x448124)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x44812C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x448134)
#define DDRPHY_DBYTE2_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x44817C)
#define DDRPHY_DBYTE2_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x448200)
#define DDRPHY_DBYTE2_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x448204)
#define DDRPHY_DBYTE2_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x448208)
#define DDRPHY_DBYTE2_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x44820C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x448230)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x448234)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x448238)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44823C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x448300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x448304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x448308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x44830C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x448340)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x448344)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x448348)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44834C)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x448504)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x44850C)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x448524)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x44852C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x448534)
#define DDRPHY_DBYTE2_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x44857C)
#define DDRPHY_DBYTE2_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x448600)
#define DDRPHY_DBYTE2_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x448604)
#define DDRPHY_DBYTE2_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x448608)
#define DDRPHY_DBYTE2_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x44860C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x448630)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x448634)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x448638)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44863C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x448700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x448704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x448708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x44870C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x448740)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x448744)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x448748)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44874C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x448B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x448B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x448B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x448B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x448F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x448F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x448F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x448F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x449300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x449304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x449308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x44930C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x449700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x449704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x449708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x44970C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x449B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x449B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x449B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x449B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x449F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x449F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x449F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x449F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x44A300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x44A304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x44A308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x44A30C)
#define DDRPHY_DBYTE3_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x44C054)
#define DDRPHY_DBYTE3_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x44C058)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x44C104)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x44C10C)
#define DDRPHY_DBYTE3_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x44C120)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x44C124)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x44C12C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x44C134)
#define DDRPHY_DBYTE3_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x44C17C)
#define DDRPHY_DBYTE3_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x44C200)
#define DDRPHY_DBYTE3_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x44C204)
#define DDRPHY_DBYTE3_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x44C208)
#define DDRPHY_DBYTE3_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x44C20C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x44C230)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x44C234)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x44C238)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44C23C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x44C300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x44C304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x44C308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x44C30C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x44C340)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x44C344)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x44C348)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x44C34C)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x44C504)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x44C50C)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x44C524)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x44C52C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x44C534)
#define DDRPHY_DBYTE3_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x44C57C)
#define DDRPHY_DBYTE3_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x44C600)
#define DDRPHY_DBYTE3_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x44C604)
#define DDRPHY_DBYTE3_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x44C608)
#define DDRPHY_DBYTE3_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x44C60C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x44C630)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x44C634)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x44C638)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44C63C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x44C700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x44C704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x44C708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x44C70C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x44C740)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x44C744)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x44C748)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x44C74C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x44CB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x44CB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x44CB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x44CB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x44CF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x44CF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x44CF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x44CF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x44D300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x44D304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x44D308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x44D30C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x44D700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x44D704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x44D708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x44D70C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x44DB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x44DB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x44DB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x44DB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x44DF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x44DF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x44DF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x44DF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x44E300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x44E304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x44E308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x44E30C)
#define DDRPHY_DBYTE4_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x450054)
#define DDRPHY_DBYTE4_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x450058)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x450104)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x45010C)
#define DDRPHY_DBYTE4_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x450120)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x450124)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x45012C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x450134)
#define DDRPHY_DBYTE4_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x45017C)
#define DDRPHY_DBYTE4_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x450200)
#define DDRPHY_DBYTE4_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x450204)
#define DDRPHY_DBYTE4_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x450208)
#define DDRPHY_DBYTE4_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x45020C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x450230)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x450234)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x450238)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45023C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x450300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x450304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x450308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x45030C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x450340)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x450344)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x450348)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45034C)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x450504)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x45050C)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x450524)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x45052C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x450534)
#define DDRPHY_DBYTE4_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x45057C)
#define DDRPHY_DBYTE4_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x450600)
#define DDRPHY_DBYTE4_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x450604)
#define DDRPHY_DBYTE4_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x450608)
#define DDRPHY_DBYTE4_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x45060C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x450630)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x450634)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x450638)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45063C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x450700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x450704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x450708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x45070C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x450740)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x450744)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x450748)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45074C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x450B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x450B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x450B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x450B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x450F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x450F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x450F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x450F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x451300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x451304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x451308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x45130C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x451700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x451704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x451708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x45170C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x451B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x451B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x451B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x451B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x451F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x451F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x451F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x451F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x452300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x452304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x452308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x45230C)
#define DDRPHY_DBYTE5_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x454054)
#define DDRPHY_DBYTE5_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x454058)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x454104)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x45410C)
#define DDRPHY_DBYTE5_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x454120)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x454124)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x45412C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x454134)
#define DDRPHY_DBYTE5_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x45417C)
#define DDRPHY_DBYTE5_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x454200)
#define DDRPHY_DBYTE5_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x454204)
#define DDRPHY_DBYTE5_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x454208)
#define DDRPHY_DBYTE5_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x45420C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x454230)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x454234)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x454238)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45423C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x454300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x454304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x454308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x45430C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x454340)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x454344)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x454348)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45434C)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x454504)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x45450C)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x454524)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x45452C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x454534)
#define DDRPHY_DBYTE5_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x45457C)
#define DDRPHY_DBYTE5_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x454600)
#define DDRPHY_DBYTE5_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x454604)
#define DDRPHY_DBYTE5_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x454608)
#define DDRPHY_DBYTE5_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x45460C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x454630)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x454634)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x454638)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45463C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x454700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x454704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x454708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x45470C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x454740)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x454744)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x454748)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45474C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x454B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x454B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x454B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x454B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x454F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x454F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x454F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x454F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x455300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x455304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x455308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x45530C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x455700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x455704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x455708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x45570C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x455B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x455B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x455B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x455B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x455F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x455F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x455F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x455F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x456300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x456304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x456308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x45630C)
#define DDRPHY_DBYTE6_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x458054)
#define DDRPHY_DBYTE6_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x458058)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x458104)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x45810C)
#define DDRPHY_DBYTE6_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x458120)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x458124)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x45812C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x458134)
#define DDRPHY_DBYTE6_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x45817C)
#define DDRPHY_DBYTE6_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x458200)
#define DDRPHY_DBYTE6_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x458204)
#define DDRPHY_DBYTE6_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x458208)
#define DDRPHY_DBYTE6_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x45820C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x458230)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x458234)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x458238)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45823C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x458300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x458304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x458308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x45830C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x458340)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x458344)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x458348)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45834C)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x458504)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x45850C)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x458524)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x45852C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x458534)
#define DDRPHY_DBYTE6_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x45857C)
#define DDRPHY_DBYTE6_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x458600)
#define DDRPHY_DBYTE6_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x458604)
#define DDRPHY_DBYTE6_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x458608)
#define DDRPHY_DBYTE6_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x45860C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x458630)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x458634)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x458638)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45863C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x458700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x458704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x458708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x45870C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x458740)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x458744)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x458748)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45874C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x458B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x458B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x458B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x458B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x458F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x458F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x458F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x458F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x459300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x459304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x459308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x45930C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x459700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x459704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x459708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x45970C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x459B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x459B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x459B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x459B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x459F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x459F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x459F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x459F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x45A300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x45A304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x45A308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x45A30C)
#define DDRPHY_DBYTE7_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x45C054)
#define DDRPHY_DBYTE7_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x45C058)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x45C104)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x45C10C)
#define DDRPHY_DBYTE7_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x45C120)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x45C124)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x45C12C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x45C134)
#define DDRPHY_DBYTE7_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x45C17C)
#define DDRPHY_DBYTE7_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x45C200)
#define DDRPHY_DBYTE7_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x45C204)
#define DDRPHY_DBYTE7_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x45C208)
#define DDRPHY_DBYTE7_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x45C20C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x45C230)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x45C234)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x45C238)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45C23C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x45C300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x45C304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x45C308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x45C30C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x45C340)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x45C344)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x45C348)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x45C34C)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x45C504)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x45C50C)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x45C524)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x45C52C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x45C534)
#define DDRPHY_DBYTE7_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x45C57C)
#define DDRPHY_DBYTE7_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x45C600)
#define DDRPHY_DBYTE7_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x45C604)
#define DDRPHY_DBYTE7_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x45C608)
#define DDRPHY_DBYTE7_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x45C60C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x45C630)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x45C634)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x45C638)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45C63C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x45C700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x45C704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x45C708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x45C70C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x45C740)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x45C744)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x45C748)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x45C74C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x45CB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x45CB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x45CB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x45CB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x45CF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x45CF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x45CF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x45CF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x45D300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x45D304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x45D308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x45D30C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x45D700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x45D704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x45D708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x45D70C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x45DB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x45DB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x45DB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x45DB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x45DF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x45DF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x45DF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x45DF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x45E300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x45E304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x45E308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x45E30C)
#define DDRPHY_DBYTE8_PROCODTCTL_P1_OFFSET             (PHY_BASE+0x460054)
#define DDRPHY_DBYTE8_PROCODTTIMECTL_P1_OFFSET         (PHY_BASE+0x460058)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B0_P1_OFFSET       (PHY_BASE+0x460104)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B0_P1_OFFSET       (PHY_BASE+0x46010C)
#define DDRPHY_DBYTE8_TXEQUALIZATIONMODE_P1_OFFSET     (PHY_BASE+0x460120)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B0_P1_OFFSET     (PHY_BASE+0x460124)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B0_P1_OFFSET   (PHY_BASE+0x46012C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B0_P1_OFFSET       (PHY_BASE+0x460134)
#define DDRPHY_DBYTE8_TXSLEWRATE_B0_P1_OFFSET          (PHY_BASE+0x46017C)
#define DDRPHY_DBYTE8_RXENDLYD0_U0_P1_OFFSET           (PHY_BASE+0x460200)
#define DDRPHY_DBYTE8_RXENDLYD1_U0_P1_OFFSET           (PHY_BASE+0x460204)
#define DDRPHY_DBYTE8_RXENDLYD2_U0_P1_OFFSET           (PHY_BASE+0x460208)
#define DDRPHY_DBYTE8_RXENDLYD3_U0_P1_OFFSET           (PHY_BASE+0x46020C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U0_P1_OFFSET          (PHY_BASE+0x460230)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U0_P1_OFFSET          (PHY_BASE+0x460234)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U0_P1_OFFSET          (PHY_BASE+0x460238)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U0_P1_OFFSET          (PHY_BASE+0x46023C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R0_P1_OFFSET           (PHY_BASE+0x460300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R0_P1_OFFSET           (PHY_BASE+0x460304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R0_P1_OFFSET           (PHY_BASE+0x460308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R0_P1_OFFSET           (PHY_BASE+0x46030C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U0_P1_OFFSET          (PHY_BASE+0x460340)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U0_P1_OFFSET          (PHY_BASE+0x460344)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U0_P1_OFFSET          (PHY_BASE+0x460348)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U0_P1_OFFSET          (PHY_BASE+0x46034C)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B1_P1_OFFSET       (PHY_BASE+0x460504)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B1_P1_OFFSET       (PHY_BASE+0x46050C)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B1_P1_OFFSET     (PHY_BASE+0x460524)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B1_P1_OFFSET   (PHY_BASE+0x46052C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B1_P1_OFFSET       (PHY_BASE+0x460534)
#define DDRPHY_DBYTE8_TXSLEWRATE_B1_P1_OFFSET          (PHY_BASE+0x46057C)
#define DDRPHY_DBYTE8_RXENDLYD0_U1_P1_OFFSET           (PHY_BASE+0x460600)
#define DDRPHY_DBYTE8_RXENDLYD1_U1_P1_OFFSET           (PHY_BASE+0x460604)
#define DDRPHY_DBYTE8_RXENDLYD2_U1_P1_OFFSET           (PHY_BASE+0x460608)
#define DDRPHY_DBYTE8_RXENDLYD3_U1_P1_OFFSET           (PHY_BASE+0x46060C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U1_P1_OFFSET          (PHY_BASE+0x460630)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U1_P1_OFFSET          (PHY_BASE+0x460634)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U1_P1_OFFSET          (PHY_BASE+0x460638)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U1_P1_OFFSET          (PHY_BASE+0x46063C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R1_P1_OFFSET           (PHY_BASE+0x460700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R1_P1_OFFSET           (PHY_BASE+0x460704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R1_P1_OFFSET           (PHY_BASE+0x460708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R1_P1_OFFSET           (PHY_BASE+0x46070C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U1_P1_OFFSET          (PHY_BASE+0x460740)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U1_P1_OFFSET          (PHY_BASE+0x460744)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U1_P1_OFFSET          (PHY_BASE+0x460748)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U1_P1_OFFSET          (PHY_BASE+0x46074C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R2_P1_OFFSET           (PHY_BASE+0x460B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R2_P1_OFFSET           (PHY_BASE+0x460B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R2_P1_OFFSET           (PHY_BASE+0x460B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R2_P1_OFFSET           (PHY_BASE+0x460B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R3_P1_OFFSET           (PHY_BASE+0x460F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R3_P1_OFFSET           (PHY_BASE+0x460F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R3_P1_OFFSET           (PHY_BASE+0x460F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R3_P1_OFFSET           (PHY_BASE+0x460F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R4_P1_OFFSET           (PHY_BASE+0x461300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R4_P1_OFFSET           (PHY_BASE+0x461304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R4_P1_OFFSET           (PHY_BASE+0x461308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R4_P1_OFFSET           (PHY_BASE+0x46130C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R5_P1_OFFSET           (PHY_BASE+0x461700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R5_P1_OFFSET           (PHY_BASE+0x461704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R5_P1_OFFSET           (PHY_BASE+0x461708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R5_P1_OFFSET           (PHY_BASE+0x46170C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R6_P1_OFFSET           (PHY_BASE+0x461B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R6_P1_OFFSET           (PHY_BASE+0x461B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R6_P1_OFFSET           (PHY_BASE+0x461B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R6_P1_OFFSET           (PHY_BASE+0x461B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R7_P1_OFFSET           (PHY_BASE+0x461F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R7_P1_OFFSET           (PHY_BASE+0x461F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R7_P1_OFFSET           (PHY_BASE+0x461F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R7_P1_OFFSET           (PHY_BASE+0x461F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R8_P1_OFFSET           (PHY_BASE+0x462300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R8_P1_OFFSET           (PHY_BASE+0x462304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R8_P1_OFFSET           (PHY_BASE+0x462308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R8_P1_OFFSET           (PHY_BASE+0x46230C)
#define DDRPHY_MASTER0_CALUCLKINFO_P1_OFFSET           (PHY_BASE+0x480020)
#define DDRPHY_MASTER0_SEQ0BDLY0_P1_OFFSET             (PHY_BASE+0x48002C)
#define DDRPHY_MASTER0_SEQ0BDLY1_P1_OFFSET             (PHY_BASE+0x480030)
#define DDRPHY_MASTER0_SEQ0BDLY2_P1_OFFSET             (PHY_BASE+0x480034)
#define DDRPHY_MASTER0_SEQ0BDLY3_P1_OFFSET             (PHY_BASE+0x480038)
#define DDRPHY_MASTER0_TRISTATEMODECA_P1_OFFSET        (PHY_BASE+0x480064)
#define DDRPHY_MASTER0_DFIMRL_P1_OFFSET                (PHY_BASE+0x480080)
#define DDRPHY_MASTER0_DQSPREAMBLECONTROL_P1_OFFSET    (PHY_BASE+0x480090)
#define DDRPHY_MASTER0_ARDPTRINITVAL_P1_OFFSET         (PHY_BASE+0x4800B8)
#define DDRPHY_MASTER0_DLLGAINCTL_P1_OFFSET            (PHY_BASE+0x4801F0)
#define DDRPHY_MASTER0_DFIRDDATACSDESTMAP_P1_OFFSET    (PHY_BASE+0x4802C0)
#define DDRPHY_MASTER0_VREFINGLOBAL_P1_OFFSET          (PHY_BASE+0x4802C8)
#define DDRPHY_MASTER0_DFIWRDATACSDESTMAP_P1_OFFSET    (PHY_BASE+0x4802D0)
#define DDRPHY_MASTER0_PLLCTRL2_P1_OFFSET              (PHY_BASE+0x480314)
#define DDRPHY_MASTER0_PLLCTRL1_P1_OFFSET              (PHY_BASE+0x48031C)
#define DDRPHY_MASTER0_PLLTESTMODE_P1_OFFSET           (PHY_BASE+0x480328)
#define DDRPHY_MASTER0_PLLCTRL4_P1_OFFSET              (PHY_BASE+0x480330)
#define DDRPHY_INITENG0_SEQ0BGPR1_P1_OFFSET            (PHY_BASE+0x640394)
#define DDRPHY_INITENG0_SEQ0BGPR2_P1_OFFSET            (PHY_BASE+0x640398)
#define DDRPHY_INITENG0_SEQ0BGPR3_P1_OFFSET            (PHY_BASE+0x64039C)
#define DDRPHY_ANIB0_ATXDLY_P2_OFFSET                  (PHY_BASE+0x800200)
#define DDRPHY_ANIB1_ATXDLY_P2_OFFSET                  (PHY_BASE+0x804200)
#define DDRPHY_ANIB2_ATXDLY_P2_OFFSET                  (PHY_BASE+0x808200)
#define DDRPHY_ANIB3_ATXDLY_P2_OFFSET                  (PHY_BASE+0x80C200)
#define DDRPHY_ANIB4_ATXDLY_P2_OFFSET                  (PHY_BASE+0x810200)
#define DDRPHY_ANIB5_ATXDLY_P2_OFFSET                  (PHY_BASE+0x814200)
#define DDRPHY_ANIB6_ATXDLY_P2_OFFSET                  (PHY_BASE+0x818200)
#define DDRPHY_ANIB7_ATXDLY_P2_OFFSET                  (PHY_BASE+0x81C200)
#define DDRPHY_ANIB8_ATXDLY_P2_OFFSET                  (PHY_BASE+0x820200)
#define DDRPHY_ANIB9_ATXDLY_P2_OFFSET                  (PHY_BASE+0x824200)
#define DDRPHY_ANIB10_ATXDLY_P2_OFFSET                 (PHY_BASE+0x828200)
#define DDRPHY_ANIB11_ATXDLY_P2_OFFSET                 (PHY_BASE+0x82C200)
#define DDRPHY_DBYTE0_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x840054)
#define DDRPHY_DBYTE0_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x840058)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x840104)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x84010C)
#define DDRPHY_DBYTE0_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x840120)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x840124)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x84012C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x840134)
#define DDRPHY_DBYTE0_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x84017C)
#define DDRPHY_DBYTE0_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x840200)
#define DDRPHY_DBYTE0_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x840204)
#define DDRPHY_DBYTE0_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x840208)
#define DDRPHY_DBYTE0_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x84020C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x840230)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x840234)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x840238)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84023C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x840300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x840304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x840308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x84030C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x840340)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x840344)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x840348)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84034C)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x840504)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x84050C)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x840524)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x84052C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x840534)
#define DDRPHY_DBYTE0_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x84057C)
#define DDRPHY_DBYTE0_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x840600)
#define DDRPHY_DBYTE0_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x840604)
#define DDRPHY_DBYTE0_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x840608)
#define DDRPHY_DBYTE0_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x84060C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x840630)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x840634)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x840638)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84063C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x840700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x840704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x840708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x84070C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x840740)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x840744)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x840748)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84074C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x840B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x840B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x840B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x840B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x840F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x840F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x840F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x840F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x841300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x841304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x841308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x84130C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x841700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x841704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x841708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x84170C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x841B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x841B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x841B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x841B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x841F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x841F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x841F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x841F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x842300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x842304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x842308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x84230C)
#define DDRPHY_DBYTE1_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x844054)
#define DDRPHY_DBYTE1_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x844058)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x844104)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x84410C)
#define DDRPHY_DBYTE1_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x844120)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x844124)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x84412C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x844134)
#define DDRPHY_DBYTE1_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x84417C)
#define DDRPHY_DBYTE1_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x844200)
#define DDRPHY_DBYTE1_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x844204)
#define DDRPHY_DBYTE1_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x844208)
#define DDRPHY_DBYTE1_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x84420C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x844230)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x844234)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x844238)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84423C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x844300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x844304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x844308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x84430C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x844340)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x844344)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x844348)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84434C)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x844504)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x84450C)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x844524)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x84452C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x844534)
#define DDRPHY_DBYTE1_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x84457C)
#define DDRPHY_DBYTE1_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x844600)
#define DDRPHY_DBYTE1_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x844604)
#define DDRPHY_DBYTE1_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x844608)
#define DDRPHY_DBYTE1_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x84460C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x844630)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x844634)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x844638)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84463C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x844700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x844704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x844708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x84470C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x844740)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x844744)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x844748)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84474C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x844B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x844B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x844B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x844B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x844F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x844F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x844F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x844F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x845300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x845304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x845308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x84530C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x845700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x845704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x845708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x84570C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x845B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x845B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x845B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x845B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x845F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x845F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x845F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x845F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x846300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x846304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x846308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x84630C)
#define DDRPHY_DBYTE2_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x848054)
#define DDRPHY_DBYTE2_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x848058)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x848104)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x84810C)
#define DDRPHY_DBYTE2_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x848120)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x848124)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x84812C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x848134)
#define DDRPHY_DBYTE2_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x84817C)
#define DDRPHY_DBYTE2_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x848200)
#define DDRPHY_DBYTE2_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x848204)
#define DDRPHY_DBYTE2_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x848208)
#define DDRPHY_DBYTE2_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x84820C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x848230)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x848234)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x848238)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84823C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x848300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x848304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x848308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x84830C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x848340)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x848344)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x848348)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84834C)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x848504)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x84850C)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x848524)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x84852C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x848534)
#define DDRPHY_DBYTE2_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x84857C)
#define DDRPHY_DBYTE2_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x848600)
#define DDRPHY_DBYTE2_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x848604)
#define DDRPHY_DBYTE2_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x848608)
#define DDRPHY_DBYTE2_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x84860C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x848630)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x848634)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x848638)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84863C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x848700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x848704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x848708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x84870C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x848740)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x848744)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x848748)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84874C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x848B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x848B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x848B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x848B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x848F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x848F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x848F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x848F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x849300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x849304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x849308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x84930C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x849700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x849704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x849708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x84970C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x849B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x849B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x849B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x849B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x849F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x849F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x849F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x849F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x84A300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x84A304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x84A308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x84A30C)
#define DDRPHY_DBYTE3_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x84C054)
#define DDRPHY_DBYTE3_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x84C058)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x84C104)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x84C10C)
#define DDRPHY_DBYTE3_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x84C120)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x84C124)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x84C12C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x84C134)
#define DDRPHY_DBYTE3_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x84C17C)
#define DDRPHY_DBYTE3_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x84C200)
#define DDRPHY_DBYTE3_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x84C204)
#define DDRPHY_DBYTE3_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x84C208)
#define DDRPHY_DBYTE3_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x84C20C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x84C230)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x84C234)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x84C238)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84C23C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x84C300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x84C304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x84C308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x84C30C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x84C340)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x84C344)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x84C348)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x84C34C)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x84C504)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x84C50C)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x84C524)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x84C52C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x84C534)
#define DDRPHY_DBYTE3_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x84C57C)
#define DDRPHY_DBYTE3_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x84C600)
#define DDRPHY_DBYTE3_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x84C604)
#define DDRPHY_DBYTE3_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x84C608)
#define DDRPHY_DBYTE3_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x84C60C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x84C630)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x84C634)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x84C638)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84C63C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x84C700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x84C704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x84C708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x84C70C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x84C740)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x84C744)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x84C748)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x84C74C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x84CB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x84CB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x84CB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x84CB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x84CF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x84CF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x84CF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x84CF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x84D300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x84D304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x84D308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x84D30C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x84D700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x84D704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x84D708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x84D70C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x84DB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x84DB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x84DB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x84DB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x84DF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x84DF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x84DF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x84DF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x84E300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x84E304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x84E308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x84E30C)
#define DDRPHY_DBYTE4_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x850054)
#define DDRPHY_DBYTE4_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x850058)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x850104)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x85010C)
#define DDRPHY_DBYTE4_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x850120)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x850124)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x85012C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x850134)
#define DDRPHY_DBYTE4_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x85017C)
#define DDRPHY_DBYTE4_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x850200)
#define DDRPHY_DBYTE4_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x850204)
#define DDRPHY_DBYTE4_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x850208)
#define DDRPHY_DBYTE4_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x85020C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x850230)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x850234)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x850238)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85023C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x850300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x850304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x850308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x85030C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x850340)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x850344)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x850348)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85034C)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x850504)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x85050C)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x850524)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x85052C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x850534)
#define DDRPHY_DBYTE4_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x85057C)
#define DDRPHY_DBYTE4_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x850600)
#define DDRPHY_DBYTE4_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x850604)
#define DDRPHY_DBYTE4_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x850608)
#define DDRPHY_DBYTE4_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x85060C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x850630)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x850634)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x850638)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85063C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x850700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x850704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x850708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x85070C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x850740)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x850744)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x850748)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85074C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x850B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x850B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x850B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x850B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x850F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x850F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x850F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x850F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x851300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x851304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x851308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x85130C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x851700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x851704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x851708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x85170C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x851B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x851B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x851B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x851B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x851F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x851F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x851F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x851F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x852300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x852304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x852308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x85230C)
#define DDRPHY_DBYTE5_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x854054)
#define DDRPHY_DBYTE5_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x854058)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x854104)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x85410C)
#define DDRPHY_DBYTE5_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x854120)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x854124)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x85412C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x854134)
#define DDRPHY_DBYTE5_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x85417C)
#define DDRPHY_DBYTE5_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x854200)
#define DDRPHY_DBYTE5_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x854204)
#define DDRPHY_DBYTE5_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x854208)
#define DDRPHY_DBYTE5_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x85420C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x854230)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x854234)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x854238)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85423C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x854300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x854304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x854308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x85430C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x854340)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x854344)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x854348)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85434C)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x854504)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x85450C)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x854524)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x85452C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x854534)
#define DDRPHY_DBYTE5_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x85457C)
#define DDRPHY_DBYTE5_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x854600)
#define DDRPHY_DBYTE5_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x854604)
#define DDRPHY_DBYTE5_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x854608)
#define DDRPHY_DBYTE5_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x85460C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x854630)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x854634)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x854638)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85463C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x854700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x854704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x854708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x85470C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x854740)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x854744)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x854748)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85474C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x854B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x854B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x854B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x854B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x854F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x854F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x854F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x854F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x855300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x855304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x855308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x85530C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x855700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x855704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x855708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x85570C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x855B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x855B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x855B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x855B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x855F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x855F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x855F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x855F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x856300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x856304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x856308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x85630C)
#define DDRPHY_DBYTE6_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x858054)
#define DDRPHY_DBYTE6_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x858058)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x858104)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x85810C)
#define DDRPHY_DBYTE6_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x858120)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x858124)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x85812C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x858134)
#define DDRPHY_DBYTE6_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x85817C)
#define DDRPHY_DBYTE6_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x858200)
#define DDRPHY_DBYTE6_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x858204)
#define DDRPHY_DBYTE6_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x858208)
#define DDRPHY_DBYTE6_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x85820C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x858230)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x858234)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x858238)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85823C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x858300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x858304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x858308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x85830C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x858340)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x858344)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x858348)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85834C)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x858504)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x85850C)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x858524)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x85852C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x858534)
#define DDRPHY_DBYTE6_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x85857C)
#define DDRPHY_DBYTE6_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x858600)
#define DDRPHY_DBYTE6_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x858604)
#define DDRPHY_DBYTE6_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x858608)
#define DDRPHY_DBYTE6_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x85860C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x858630)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x858634)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x858638)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85863C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x858700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x858704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x858708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x85870C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x858740)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x858744)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x858748)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85874C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x858B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x858B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x858B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x858B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x858F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x858F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x858F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x858F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x859300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x859304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x859308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x85930C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x859700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x859704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x859708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x85970C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x859B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x859B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x859B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x859B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x859F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x859F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x859F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x859F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x85A300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x85A304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x85A308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x85A30C)
#define DDRPHY_DBYTE7_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x85C054)
#define DDRPHY_DBYTE7_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x85C058)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x85C104)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x85C10C)
#define DDRPHY_DBYTE7_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x85C120)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x85C124)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x85C12C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x85C134)
#define DDRPHY_DBYTE7_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x85C17C)
#define DDRPHY_DBYTE7_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x85C200)
#define DDRPHY_DBYTE7_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x85C204)
#define DDRPHY_DBYTE7_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x85C208)
#define DDRPHY_DBYTE7_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x85C20C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x85C230)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x85C234)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x85C238)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85C23C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x85C300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x85C304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x85C308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x85C30C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x85C340)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x85C344)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x85C348)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x85C34C)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x85C504)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x85C50C)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x85C524)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x85C52C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x85C534)
#define DDRPHY_DBYTE7_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x85C57C)
#define DDRPHY_DBYTE7_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x85C600)
#define DDRPHY_DBYTE7_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x85C604)
#define DDRPHY_DBYTE7_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x85C608)
#define DDRPHY_DBYTE7_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x85C60C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x85C630)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x85C634)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x85C638)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85C63C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x85C700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x85C704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x85C708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x85C70C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x85C740)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x85C744)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x85C748)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x85C74C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x85CB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x85CB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x85CB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x85CB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x85CF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x85CF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x85CF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x85CF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x85D300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x85D304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x85D308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x85D30C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x85D700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x85D704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x85D708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x85D70C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x85DB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x85DB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x85DB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x85DB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x85DF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x85DF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x85DF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x85DF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x85E300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x85E304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x85E308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x85E30C)
#define DDRPHY_DBYTE8_PROCODTCTL_P2_OFFSET             (PHY_BASE+0x860054)
#define DDRPHY_DBYTE8_PROCODTTIMECTL_P2_OFFSET         (PHY_BASE+0x860058)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B0_P2_OFFSET       (PHY_BASE+0x860104)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B0_P2_OFFSET       (PHY_BASE+0x86010C)
#define DDRPHY_DBYTE8_TXEQUALIZATIONMODE_P2_OFFSET     (PHY_BASE+0x860120)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B0_P2_OFFSET     (PHY_BASE+0x860124)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B0_P2_OFFSET   (PHY_BASE+0x86012C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B0_P2_OFFSET       (PHY_BASE+0x860134)
#define DDRPHY_DBYTE8_TXSLEWRATE_B0_P2_OFFSET          (PHY_BASE+0x86017C)
#define DDRPHY_DBYTE8_RXENDLYD0_U0_P2_OFFSET           (PHY_BASE+0x860200)
#define DDRPHY_DBYTE8_RXENDLYD1_U0_P2_OFFSET           (PHY_BASE+0x860204)
#define DDRPHY_DBYTE8_RXENDLYD2_U0_P2_OFFSET           (PHY_BASE+0x860208)
#define DDRPHY_DBYTE8_RXENDLYD3_U0_P2_OFFSET           (PHY_BASE+0x86020C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U0_P2_OFFSET          (PHY_BASE+0x860230)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U0_P2_OFFSET          (PHY_BASE+0x860234)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U0_P2_OFFSET          (PHY_BASE+0x860238)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U0_P2_OFFSET          (PHY_BASE+0x86023C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R0_P2_OFFSET           (PHY_BASE+0x860300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R0_P2_OFFSET           (PHY_BASE+0x860304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R0_P2_OFFSET           (PHY_BASE+0x860308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R0_P2_OFFSET           (PHY_BASE+0x86030C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U0_P2_OFFSET          (PHY_BASE+0x860340)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U0_P2_OFFSET          (PHY_BASE+0x860344)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U0_P2_OFFSET          (PHY_BASE+0x860348)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U0_P2_OFFSET          (PHY_BASE+0x86034C)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B1_P2_OFFSET       (PHY_BASE+0x860504)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B1_P2_OFFSET       (PHY_BASE+0x86050C)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B1_P2_OFFSET     (PHY_BASE+0x860524)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B1_P2_OFFSET   (PHY_BASE+0x86052C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B1_P2_OFFSET       (PHY_BASE+0x860534)
#define DDRPHY_DBYTE8_TXSLEWRATE_B1_P2_OFFSET          (PHY_BASE+0x86057C)
#define DDRPHY_DBYTE8_RXENDLYD0_U1_P2_OFFSET           (PHY_BASE+0x860600)
#define DDRPHY_DBYTE8_RXENDLYD1_U1_P2_OFFSET           (PHY_BASE+0x860604)
#define DDRPHY_DBYTE8_RXENDLYD2_U1_P2_OFFSET           (PHY_BASE+0x860608)
#define DDRPHY_DBYTE8_RXENDLYD3_U1_P2_OFFSET           (PHY_BASE+0x86060C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U1_P2_OFFSET          (PHY_BASE+0x860630)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U1_P2_OFFSET          (PHY_BASE+0x860634)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U1_P2_OFFSET          (PHY_BASE+0x860638)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U1_P2_OFFSET          (PHY_BASE+0x86063C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R1_P2_OFFSET           (PHY_BASE+0x860700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R1_P2_OFFSET           (PHY_BASE+0x860704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R1_P2_OFFSET           (PHY_BASE+0x860708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R1_P2_OFFSET           (PHY_BASE+0x86070C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U1_P2_OFFSET          (PHY_BASE+0x860740)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U1_P2_OFFSET          (PHY_BASE+0x860744)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U1_P2_OFFSET          (PHY_BASE+0x860748)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U1_P2_OFFSET          (PHY_BASE+0x86074C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R2_P2_OFFSET           (PHY_BASE+0x860B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R2_P2_OFFSET           (PHY_BASE+0x860B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R2_P2_OFFSET           (PHY_BASE+0x860B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R2_P2_OFFSET           (PHY_BASE+0x860B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R3_P2_OFFSET           (PHY_BASE+0x860F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R3_P2_OFFSET           (PHY_BASE+0x860F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R3_P2_OFFSET           (PHY_BASE+0x860F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R3_P2_OFFSET           (PHY_BASE+0x860F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R4_P2_OFFSET           (PHY_BASE+0x861300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R4_P2_OFFSET           (PHY_BASE+0x861304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R4_P2_OFFSET           (PHY_BASE+0x861308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R4_P2_OFFSET           (PHY_BASE+0x86130C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R5_P2_OFFSET           (PHY_BASE+0x861700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R5_P2_OFFSET           (PHY_BASE+0x861704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R5_P2_OFFSET           (PHY_BASE+0x861708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R5_P2_OFFSET           (PHY_BASE+0x86170C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R6_P2_OFFSET           (PHY_BASE+0x861B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R6_P2_OFFSET           (PHY_BASE+0x861B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R6_P2_OFFSET           (PHY_BASE+0x861B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R6_P2_OFFSET           (PHY_BASE+0x861B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R7_P2_OFFSET           (PHY_BASE+0x861F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R7_P2_OFFSET           (PHY_BASE+0x861F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R7_P2_OFFSET           (PHY_BASE+0x861F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R7_P2_OFFSET           (PHY_BASE+0x861F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R8_P2_OFFSET           (PHY_BASE+0x862300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R8_P2_OFFSET           (PHY_BASE+0x862304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R8_P2_OFFSET           (PHY_BASE+0x862308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R8_P2_OFFSET           (PHY_BASE+0x86230C)
#define DDRPHY_MASTER0_CALUCLKINFO_P2_OFFSET           (PHY_BASE+0x880020)
#define DDRPHY_MASTER0_SEQ0BDLY0_P2_OFFSET             (PHY_BASE+0x88002C)
#define DDRPHY_MASTER0_SEQ0BDLY1_P2_OFFSET             (PHY_BASE+0x880030)
#define DDRPHY_MASTER0_SEQ0BDLY2_P2_OFFSET             (PHY_BASE+0x880034)
#define DDRPHY_MASTER0_SEQ0BDLY3_P2_OFFSET             (PHY_BASE+0x880038)
#define DDRPHY_MASTER0_TRISTATEMODECA_P2_OFFSET        (PHY_BASE+0x880064)
#define DDRPHY_MASTER0_DFIMRL_P2_OFFSET                (PHY_BASE+0x880080)
#define DDRPHY_MASTER0_DQSPREAMBLECONTROL_P2_OFFSET    (PHY_BASE+0x880090)
#define DDRPHY_MASTER0_ARDPTRINITVAL_P2_OFFSET         (PHY_BASE+0x8800B8)
#define DDRPHY_MASTER0_DLLGAINCTL_P2_OFFSET            (PHY_BASE+0x8801F0)
#define DDRPHY_MASTER0_DFIRDDATACSDESTMAP_P2_OFFSET    (PHY_BASE+0x8802C0)
#define DDRPHY_MASTER0_VREFINGLOBAL_P2_OFFSET          (PHY_BASE+0x8802C8)
#define DDRPHY_MASTER0_DFIWRDATACSDESTMAP_P2_OFFSET    (PHY_BASE+0x8802D0)
#define DDRPHY_MASTER0_PLLCTRL2_P2_OFFSET              (PHY_BASE+0x880314)
#define DDRPHY_MASTER0_PLLCTRL1_P2_OFFSET              (PHY_BASE+0x88031C)
#define DDRPHY_MASTER0_PLLTESTMODE_P2_OFFSET           (PHY_BASE+0x880328)
#define DDRPHY_MASTER0_PLLCTRL4_P2_OFFSET              (PHY_BASE+0x880330)
#define DDRPHY_INITENG0_SEQ0BGPR1_P2_OFFSET            (PHY_BASE+0xA40394)
#define DDRPHY_INITENG0_SEQ0BGPR2_P2_OFFSET            (PHY_BASE+0xA40398)
#define DDRPHY_INITENG0_SEQ0BGPR3_P2_OFFSET            (PHY_BASE+0xA4039C)
#define DDRPHY_ANIB0_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC00200)
#define DDRPHY_ANIB1_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC04200)
#define DDRPHY_ANIB2_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC08200)
#define DDRPHY_ANIB3_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC0C200)
#define DDRPHY_ANIB4_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC10200)
#define DDRPHY_ANIB5_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC14200)
#define DDRPHY_ANIB6_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC18200)
#define DDRPHY_ANIB7_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC1C200)
#define DDRPHY_ANIB8_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC20200)
#define DDRPHY_ANIB9_ATXDLY_P3_OFFSET                  (PHY_BASE+0xC24200)
#define DDRPHY_ANIB10_ATXDLY_P3_OFFSET                 (PHY_BASE+0xC28200)
#define DDRPHY_ANIB11_ATXDLY_P3_OFFSET                 (PHY_BASE+0xC2C200)
#define DDRPHY_DBYTE0_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC40054)
#define DDRPHY_DBYTE0_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC40058)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC40104)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC4010C)
#define DDRPHY_DBYTE0_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC40120)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC40124)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC4012C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC40134)
#define DDRPHY_DBYTE0_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC4017C)
#define DDRPHY_DBYTE0_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC40200)
#define DDRPHY_DBYTE0_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC40204)
#define DDRPHY_DBYTE0_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC40208)
#define DDRPHY_DBYTE0_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC4020C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC40230)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC40234)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC40238)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4023C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC40300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC40304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC40308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC4030C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC40340)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC40344)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC40348)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4034C)
#define DDRPHY_DBYTE0_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC40504)
#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC4050C)
#define DDRPHY_DBYTE0_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC40524)
#define DDRPHY_DBYTE0_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC4052C)
#define DDRPHY_DBYTE0_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC40534)
#define DDRPHY_DBYTE0_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC4057C)
#define DDRPHY_DBYTE0_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC40600)
#define DDRPHY_DBYTE0_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC40604)
#define DDRPHY_DBYTE0_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC40608)
#define DDRPHY_DBYTE0_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC4060C)
#define DDRPHY_DBYTE0_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC40630)
#define DDRPHY_DBYTE0_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC40634)
#define DDRPHY_DBYTE0_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC40638)
#define DDRPHY_DBYTE0_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4063C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC40700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC40704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC40708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC4070C)
#define DDRPHY_DBYTE0_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC40740)
#define DDRPHY_DBYTE0_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC40744)
#define DDRPHY_DBYTE0_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC40748)
#define DDRPHY_DBYTE0_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4074C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC40B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC40B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC40B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC40B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC40F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC40F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC40F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC40F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC41300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC41304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC41308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC4130C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC41700)
#define DDRPHY_DBYTE0_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC41704)
#define DDRPHY_DBYTE0_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC41708)
#define DDRPHY_DBYTE0_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC4170C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC41B00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC41B04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC41B08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC41B0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC41F00)
#define DDRPHY_DBYTE0_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC41F04)
#define DDRPHY_DBYTE0_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC41F08)
#define DDRPHY_DBYTE0_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC41F0C)
#define DDRPHY_DBYTE0_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC42300)
#define DDRPHY_DBYTE0_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC42304)
#define DDRPHY_DBYTE0_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC42308)
#define DDRPHY_DBYTE0_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC4230C)
#define DDRPHY_DBYTE1_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC44054)
#define DDRPHY_DBYTE1_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC44058)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC44104)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC4410C)
#define DDRPHY_DBYTE1_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC44120)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC44124)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC4412C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC44134)
#define DDRPHY_DBYTE1_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC4417C)
#define DDRPHY_DBYTE1_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC44200)
#define DDRPHY_DBYTE1_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC44204)
#define DDRPHY_DBYTE1_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC44208)
#define DDRPHY_DBYTE1_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC4420C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC44230)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC44234)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC44238)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4423C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC44300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC44304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC44308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC4430C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC44340)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC44344)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC44348)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4434C)
#define DDRPHY_DBYTE1_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC44504)
#define DDRPHY_DBYTE1_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC4450C)
#define DDRPHY_DBYTE1_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC44524)
#define DDRPHY_DBYTE1_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC4452C)
#define DDRPHY_DBYTE1_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC44534)
#define DDRPHY_DBYTE1_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC4457C)
#define DDRPHY_DBYTE1_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC44600)
#define DDRPHY_DBYTE1_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC44604)
#define DDRPHY_DBYTE1_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC44608)
#define DDRPHY_DBYTE1_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC4460C)
#define DDRPHY_DBYTE1_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC44630)
#define DDRPHY_DBYTE1_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC44634)
#define DDRPHY_DBYTE1_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC44638)
#define DDRPHY_DBYTE1_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4463C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC44700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC44704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC44708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC4470C)
#define DDRPHY_DBYTE1_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC44740)
#define DDRPHY_DBYTE1_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC44744)
#define DDRPHY_DBYTE1_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC44748)
#define DDRPHY_DBYTE1_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4474C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC44B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC44B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC44B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC44B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC44F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC44F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC44F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC44F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC45300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC45304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC45308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC4530C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC45700)
#define DDRPHY_DBYTE1_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC45704)
#define DDRPHY_DBYTE1_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC45708)
#define DDRPHY_DBYTE1_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC4570C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC45B00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC45B04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC45B08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC45B0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC45F00)
#define DDRPHY_DBYTE1_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC45F04)
#define DDRPHY_DBYTE1_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC45F08)
#define DDRPHY_DBYTE1_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC45F0C)
#define DDRPHY_DBYTE1_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC46300)
#define DDRPHY_DBYTE1_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC46304)
#define DDRPHY_DBYTE1_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC46308)
#define DDRPHY_DBYTE1_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC4630C)
#define DDRPHY_DBYTE2_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC48054)
#define DDRPHY_DBYTE2_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC48058)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC48104)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC4810C)
#define DDRPHY_DBYTE2_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC48120)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC48124)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC4812C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC48134)
#define DDRPHY_DBYTE2_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC4817C)
#define DDRPHY_DBYTE2_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC48200)
#define DDRPHY_DBYTE2_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC48204)
#define DDRPHY_DBYTE2_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC48208)
#define DDRPHY_DBYTE2_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC4820C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC48230)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC48234)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC48238)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4823C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC48300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC48304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC48308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC4830C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC48340)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC48344)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC48348)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4834C)
#define DDRPHY_DBYTE2_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC48504)
#define DDRPHY_DBYTE2_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC4850C)
#define DDRPHY_DBYTE2_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC48524)
#define DDRPHY_DBYTE2_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC4852C)
#define DDRPHY_DBYTE2_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC48534)
#define DDRPHY_DBYTE2_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC4857C)
#define DDRPHY_DBYTE2_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC48600)
#define DDRPHY_DBYTE2_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC48604)
#define DDRPHY_DBYTE2_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC48608)
#define DDRPHY_DBYTE2_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC4860C)
#define DDRPHY_DBYTE2_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC48630)
#define DDRPHY_DBYTE2_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC48634)
#define DDRPHY_DBYTE2_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC48638)
#define DDRPHY_DBYTE2_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4863C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC48700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC48704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC48708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC4870C)
#define DDRPHY_DBYTE2_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC48740)
#define DDRPHY_DBYTE2_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC48744)
#define DDRPHY_DBYTE2_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC48748)
#define DDRPHY_DBYTE2_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4874C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC48B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC48B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC48B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC48B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC48F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC48F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC48F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC48F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC49300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC49304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC49308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC4930C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC49700)
#define DDRPHY_DBYTE2_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC49704)
#define DDRPHY_DBYTE2_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC49708)
#define DDRPHY_DBYTE2_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC4970C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC49B00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC49B04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC49B08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC49B0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC49F00)
#define DDRPHY_DBYTE2_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC49F04)
#define DDRPHY_DBYTE2_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC49F08)
#define DDRPHY_DBYTE2_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC49F0C)
#define DDRPHY_DBYTE2_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC4A300)
#define DDRPHY_DBYTE2_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC4A304)
#define DDRPHY_DBYTE2_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC4A308)
#define DDRPHY_DBYTE2_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC4A30C)
#define DDRPHY_DBYTE3_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC4C054)
#define DDRPHY_DBYTE3_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC4C058)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC4C104)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC4C10C)
#define DDRPHY_DBYTE3_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC4C120)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC4C124)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC4C12C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC4C134)
#define DDRPHY_DBYTE3_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC4C17C)
#define DDRPHY_DBYTE3_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC4C200)
#define DDRPHY_DBYTE3_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC4C204)
#define DDRPHY_DBYTE3_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC4C208)
#define DDRPHY_DBYTE3_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC4C20C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC4C230)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC4C234)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC4C238)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4C23C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC4C300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC4C304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC4C308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC4C30C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC4C340)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC4C344)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC4C348)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC4C34C)
#define DDRPHY_DBYTE3_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC4C504)
#define DDRPHY_DBYTE3_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC4C50C)
#define DDRPHY_DBYTE3_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC4C524)
#define DDRPHY_DBYTE3_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC4C52C)
#define DDRPHY_DBYTE3_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC4C534)
#define DDRPHY_DBYTE3_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC4C57C)
#define DDRPHY_DBYTE3_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC4C600)
#define DDRPHY_DBYTE3_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC4C604)
#define DDRPHY_DBYTE3_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC4C608)
#define DDRPHY_DBYTE3_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC4C60C)
#define DDRPHY_DBYTE3_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC4C630)
#define DDRPHY_DBYTE3_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC4C634)
#define DDRPHY_DBYTE3_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC4C638)
#define DDRPHY_DBYTE3_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4C63C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC4C700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC4C704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC4C708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC4C70C)
#define DDRPHY_DBYTE3_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC4C740)
#define DDRPHY_DBYTE3_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC4C744)
#define DDRPHY_DBYTE3_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC4C748)
#define DDRPHY_DBYTE3_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC4C74C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC4CB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC4CB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC4CB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC4CB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC4CF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC4CF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC4CF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC4CF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC4D300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC4D304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC4D308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC4D30C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC4D700)
#define DDRPHY_DBYTE3_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC4D704)
#define DDRPHY_DBYTE3_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC4D708)
#define DDRPHY_DBYTE3_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC4D70C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC4DB00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC4DB04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC4DB08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC4DB0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC4DF00)
#define DDRPHY_DBYTE3_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC4DF04)
#define DDRPHY_DBYTE3_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC4DF08)
#define DDRPHY_DBYTE3_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC4DF0C)
#define DDRPHY_DBYTE3_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC4E300)
#define DDRPHY_DBYTE3_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC4E304)
#define DDRPHY_DBYTE3_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC4E308)
#define DDRPHY_DBYTE3_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC4E30C)
#define DDRPHY_DBYTE4_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC50054)
#define DDRPHY_DBYTE4_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC50058)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC50104)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC5010C)
#define DDRPHY_DBYTE4_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC50120)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC50124)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC5012C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC50134)
#define DDRPHY_DBYTE4_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC5017C)
#define DDRPHY_DBYTE4_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC50200)
#define DDRPHY_DBYTE4_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC50204)
#define DDRPHY_DBYTE4_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC50208)
#define DDRPHY_DBYTE4_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC5020C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC50230)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC50234)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC50238)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5023C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC50300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC50304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC50308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC5030C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC50340)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC50344)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC50348)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5034C)
#define DDRPHY_DBYTE4_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC50504)
#define DDRPHY_DBYTE4_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC5050C)
#define DDRPHY_DBYTE4_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC50524)
#define DDRPHY_DBYTE4_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC5052C)
#define DDRPHY_DBYTE4_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC50534)
#define DDRPHY_DBYTE4_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC5057C)
#define DDRPHY_DBYTE4_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC50600)
#define DDRPHY_DBYTE4_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC50604)
#define DDRPHY_DBYTE4_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC50608)
#define DDRPHY_DBYTE4_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC5060C)
#define DDRPHY_DBYTE4_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC50630)
#define DDRPHY_DBYTE4_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC50634)
#define DDRPHY_DBYTE4_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC50638)
#define DDRPHY_DBYTE4_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5063C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC50700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC50704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC50708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC5070C)
#define DDRPHY_DBYTE4_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC50740)
#define DDRPHY_DBYTE4_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC50744)
#define DDRPHY_DBYTE4_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC50748)
#define DDRPHY_DBYTE4_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5074C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC50B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC50B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC50B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC50B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC50F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC50F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC50F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC50F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC51300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC51304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC51308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC5130C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC51700)
#define DDRPHY_DBYTE4_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC51704)
#define DDRPHY_DBYTE4_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC51708)
#define DDRPHY_DBYTE4_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC5170C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC51B00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC51B04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC51B08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC51B0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC51F00)
#define DDRPHY_DBYTE4_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC51F04)
#define DDRPHY_DBYTE4_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC51F08)
#define DDRPHY_DBYTE4_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC51F0C)
#define DDRPHY_DBYTE4_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC52300)
#define DDRPHY_DBYTE4_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC52304)
#define DDRPHY_DBYTE4_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC52308)
#define DDRPHY_DBYTE4_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC5230C)
#define DDRPHY_DBYTE5_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC54054)
#define DDRPHY_DBYTE5_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC54058)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC54104)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC5410C)
#define DDRPHY_DBYTE5_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC54120)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC54124)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC5412C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC54134)
#define DDRPHY_DBYTE5_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC5417C)
#define DDRPHY_DBYTE5_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC54200)
#define DDRPHY_DBYTE5_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC54204)
#define DDRPHY_DBYTE5_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC54208)
#define DDRPHY_DBYTE5_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC5420C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC54230)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC54234)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC54238)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5423C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC54300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC54304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC54308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC5430C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC54340)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC54344)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC54348)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5434C)
#define DDRPHY_DBYTE5_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC54504)
#define DDRPHY_DBYTE5_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC5450C)
#define DDRPHY_DBYTE5_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC54524)
#define DDRPHY_DBYTE5_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC5452C)
#define DDRPHY_DBYTE5_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC54534)
#define DDRPHY_DBYTE5_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC5457C)
#define DDRPHY_DBYTE5_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC54600)
#define DDRPHY_DBYTE5_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC54604)
#define DDRPHY_DBYTE5_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC54608)
#define DDRPHY_DBYTE5_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC5460C)
#define DDRPHY_DBYTE5_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC54630)
#define DDRPHY_DBYTE5_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC54634)
#define DDRPHY_DBYTE5_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC54638)
#define DDRPHY_DBYTE5_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5463C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC54700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC54704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC54708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC5470C)
#define DDRPHY_DBYTE5_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC54740)
#define DDRPHY_DBYTE5_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC54744)
#define DDRPHY_DBYTE5_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC54748)
#define DDRPHY_DBYTE5_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5474C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC54B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC54B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC54B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC54B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC54F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC54F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC54F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC54F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC55300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC55304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC55308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC5530C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC55700)
#define DDRPHY_DBYTE5_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC55704)
#define DDRPHY_DBYTE5_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC55708)
#define DDRPHY_DBYTE5_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC5570C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC55B00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC55B04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC55B08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC55B0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC55F00)
#define DDRPHY_DBYTE5_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC55F04)
#define DDRPHY_DBYTE5_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC55F08)
#define DDRPHY_DBYTE5_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC55F0C)
#define DDRPHY_DBYTE5_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC56300)
#define DDRPHY_DBYTE5_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC56304)
#define DDRPHY_DBYTE5_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC56308)
#define DDRPHY_DBYTE5_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC5630C)
#define DDRPHY_DBYTE6_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC58054)
#define DDRPHY_DBYTE6_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC58058)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC58104)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC5810C)
#define DDRPHY_DBYTE6_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC58120)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC58124)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC5812C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC58134)
#define DDRPHY_DBYTE6_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC5817C)
#define DDRPHY_DBYTE6_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC58200)
#define DDRPHY_DBYTE6_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC58204)
#define DDRPHY_DBYTE6_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC58208)
#define DDRPHY_DBYTE6_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC5820C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC58230)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC58234)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC58238)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5823C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC58300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC58304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC58308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC5830C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC58340)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC58344)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC58348)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5834C)
#define DDRPHY_DBYTE6_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC58504)
#define DDRPHY_DBYTE6_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC5850C)
#define DDRPHY_DBYTE6_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC58524)
#define DDRPHY_DBYTE6_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC5852C)
#define DDRPHY_DBYTE6_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC58534)
#define DDRPHY_DBYTE6_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC5857C)
#define DDRPHY_DBYTE6_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC58600)
#define DDRPHY_DBYTE6_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC58604)
#define DDRPHY_DBYTE6_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC58608)
#define DDRPHY_DBYTE6_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC5860C)
#define DDRPHY_DBYTE6_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC58630)
#define DDRPHY_DBYTE6_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC58634)
#define DDRPHY_DBYTE6_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC58638)
#define DDRPHY_DBYTE6_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5863C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC58700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC58704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC58708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC5870C)
#define DDRPHY_DBYTE6_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC58740)
#define DDRPHY_DBYTE6_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC58744)
#define DDRPHY_DBYTE6_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC58748)
#define DDRPHY_DBYTE6_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5874C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC58B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC58B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC58B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC58B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC58F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC58F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC58F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC58F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC59300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC59304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC59308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC5930C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC59700)
#define DDRPHY_DBYTE6_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC59704)
#define DDRPHY_DBYTE6_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC59708)
#define DDRPHY_DBYTE6_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC5970C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC59B00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC59B04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC59B08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC59B0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC59F00)
#define DDRPHY_DBYTE6_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC59F04)
#define DDRPHY_DBYTE6_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC59F08)
#define DDRPHY_DBYTE6_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC59F0C)
#define DDRPHY_DBYTE6_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC5A300)
#define DDRPHY_DBYTE6_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC5A304)
#define DDRPHY_DBYTE6_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC5A308)
#define DDRPHY_DBYTE6_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC5A30C)
#define DDRPHY_DBYTE7_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC5C054)
#define DDRPHY_DBYTE7_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC5C058)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC5C104)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC5C10C)
#define DDRPHY_DBYTE7_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC5C120)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC5C124)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC5C12C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC5C134)
#define DDRPHY_DBYTE7_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC5C17C)
#define DDRPHY_DBYTE7_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC5C200)
#define DDRPHY_DBYTE7_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC5C204)
#define DDRPHY_DBYTE7_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC5C208)
#define DDRPHY_DBYTE7_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC5C20C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC5C230)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC5C234)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC5C238)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5C23C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC5C300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC5C304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC5C308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC5C30C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC5C340)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC5C344)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC5C348)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC5C34C)
#define DDRPHY_DBYTE7_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC5C504)
#define DDRPHY_DBYTE7_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC5C50C)
#define DDRPHY_DBYTE7_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC5C524)
#define DDRPHY_DBYTE7_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC5C52C)
#define DDRPHY_DBYTE7_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC5C534)
#define DDRPHY_DBYTE7_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC5C57C)
#define DDRPHY_DBYTE7_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC5C600)
#define DDRPHY_DBYTE7_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC5C604)
#define DDRPHY_DBYTE7_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC5C608)
#define DDRPHY_DBYTE7_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC5C60C)
#define DDRPHY_DBYTE7_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC5C630)
#define DDRPHY_DBYTE7_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC5C634)
#define DDRPHY_DBYTE7_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC5C638)
#define DDRPHY_DBYTE7_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5C63C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC5C700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC5C704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC5C708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC5C70C)
#define DDRPHY_DBYTE7_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC5C740)
#define DDRPHY_DBYTE7_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC5C744)
#define DDRPHY_DBYTE7_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC5C748)
#define DDRPHY_DBYTE7_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC5C74C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC5CB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC5CB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC5CB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC5CB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC5CF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC5CF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC5CF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC5CF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC5D300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC5D304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC5D308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC5D30C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC5D700)
#define DDRPHY_DBYTE7_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC5D704)
#define DDRPHY_DBYTE7_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC5D708)
#define DDRPHY_DBYTE7_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC5D70C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC5DB00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC5DB04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC5DB08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC5DB0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC5DF00)
#define DDRPHY_DBYTE7_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC5DF04)
#define DDRPHY_DBYTE7_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC5DF08)
#define DDRPHY_DBYTE7_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC5DF0C)
#define DDRPHY_DBYTE7_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC5E300)
#define DDRPHY_DBYTE7_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC5E304)
#define DDRPHY_DBYTE7_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC5E308)
#define DDRPHY_DBYTE7_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC5E30C)
#define DDRPHY_DBYTE8_PROCODTCTL_P3_OFFSET             (PHY_BASE+0xC60054)
#define DDRPHY_DBYTE8_PROCODTTIMECTL_P3_OFFSET         (PHY_BASE+0xC60058)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B0_P3_OFFSET       (PHY_BASE+0xC60104)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B0_P3_OFFSET       (PHY_BASE+0xC6010C)
#define DDRPHY_DBYTE8_TXEQUALIZATIONMODE_P3_OFFSET     (PHY_BASE+0xC60120)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B0_P3_OFFSET     (PHY_BASE+0xC60124)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B0_P3_OFFSET   (PHY_BASE+0xC6012C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B0_P3_OFFSET       (PHY_BASE+0xC60134)
#define DDRPHY_DBYTE8_TXSLEWRATE_B0_P3_OFFSET          (PHY_BASE+0xC6017C)
#define DDRPHY_DBYTE8_RXENDLYD0_U0_P3_OFFSET           (PHY_BASE+0xC60200)
#define DDRPHY_DBYTE8_RXENDLYD1_U0_P3_OFFSET           (PHY_BASE+0xC60204)
#define DDRPHY_DBYTE8_RXENDLYD2_U0_P3_OFFSET           (PHY_BASE+0xC60208)
#define DDRPHY_DBYTE8_RXENDLYD3_U0_P3_OFFSET           (PHY_BASE+0xC6020C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC60230)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC60234)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC60238)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC6023C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R0_P3_OFFSET           (PHY_BASE+0xC60300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R0_P3_OFFSET           (PHY_BASE+0xC60304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R0_P3_OFFSET           (PHY_BASE+0xC60308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R0_P3_OFFSET           (PHY_BASE+0xC6030C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U0_P3_OFFSET          (PHY_BASE+0xC60340)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U0_P3_OFFSET          (PHY_BASE+0xC60344)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U0_P3_OFFSET          (PHY_BASE+0xC60348)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U0_P3_OFFSET          (PHY_BASE+0xC6034C)
#define DDRPHY_DBYTE8_TXIMPEDANCEDQ_B1_P3_OFFSET       (PHY_BASE+0xC60504)
#define DDRPHY_DBYTE8_DQDQSRCVCNTRL_B1_P3_OFFSET       (PHY_BASE+0xC6050C)
#define DDRPHY_DBYTE8_TXEQIMPEDANCEDQ_B1_P3_OFFSET     (PHY_BASE+0xC60524)
#define DDRPHY_DBYTE8_TXEQHIIMPEDANCEDQ_B1_P3_OFFSET   (PHY_BASE+0xC6052C)
#define DDRPHY_DBYTE8_TXODTDRVSTREN_B1_P3_OFFSET       (PHY_BASE+0xC60534)
#define DDRPHY_DBYTE8_TXSLEWRATE_B1_P3_OFFSET          (PHY_BASE+0xC6057C)
#define DDRPHY_DBYTE8_RXENDLYD0_U1_P3_OFFSET           (PHY_BASE+0xC60600)
#define DDRPHY_DBYTE8_RXENDLYD1_U1_P3_OFFSET           (PHY_BASE+0xC60604)
#define DDRPHY_DBYTE8_RXENDLYD2_U1_P3_OFFSET           (PHY_BASE+0xC60608)
#define DDRPHY_DBYTE8_RXENDLYD3_U1_P3_OFFSET           (PHY_BASE+0xC6060C)
#define DDRPHY_DBYTE8_RXCLKDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC60630)
#define DDRPHY_DBYTE8_RXCLKDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC60634)
#define DDRPHY_DBYTE8_RXCLKDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC60638)
#define DDRPHY_DBYTE8_RXCLKDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC6063C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R1_P3_OFFSET           (PHY_BASE+0xC60700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R1_P3_OFFSET           (PHY_BASE+0xC60704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R1_P3_OFFSET           (PHY_BASE+0xC60708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R1_P3_OFFSET           (PHY_BASE+0xC6070C)
#define DDRPHY_DBYTE8_TXDQSDLYD0_U1_P3_OFFSET          (PHY_BASE+0xC60740)
#define DDRPHY_DBYTE8_TXDQSDLYD1_U1_P3_OFFSET          (PHY_BASE+0xC60744)
#define DDRPHY_DBYTE8_TXDQSDLYD2_U1_P3_OFFSET          (PHY_BASE+0xC60748)
#define DDRPHY_DBYTE8_TXDQSDLYD3_U1_P3_OFFSET          (PHY_BASE+0xC6074C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R2_P3_OFFSET           (PHY_BASE+0xC60B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R2_P3_OFFSET           (PHY_BASE+0xC60B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R2_P3_OFFSET           (PHY_BASE+0xC60B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R2_P3_OFFSET           (PHY_BASE+0xC60B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R3_P3_OFFSET           (PHY_BASE+0xC60F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R3_P3_OFFSET           (PHY_BASE+0xC60F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R3_P3_OFFSET           (PHY_BASE+0xC60F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R3_P3_OFFSET           (PHY_BASE+0xC60F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R4_P3_OFFSET           (PHY_BASE+0xC61300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R4_P3_OFFSET           (PHY_BASE+0xC61304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R4_P3_OFFSET           (PHY_BASE+0xC61308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R4_P3_OFFSET           (PHY_BASE+0xC6130C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R5_P3_OFFSET           (PHY_BASE+0xC61700)
#define DDRPHY_DBYTE8_TXDQDLYD1_R5_P3_OFFSET           (PHY_BASE+0xC61704)
#define DDRPHY_DBYTE8_TXDQDLYD2_R5_P3_OFFSET           (PHY_BASE+0xC61708)
#define DDRPHY_DBYTE8_TXDQDLYD3_R5_P3_OFFSET           (PHY_BASE+0xC6170C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R6_P3_OFFSET           (PHY_BASE+0xC61B00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R6_P3_OFFSET           (PHY_BASE+0xC61B04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R6_P3_OFFSET           (PHY_BASE+0xC61B08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R6_P3_OFFSET           (PHY_BASE+0xC61B0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R7_P3_OFFSET           (PHY_BASE+0xC61F00)
#define DDRPHY_DBYTE8_TXDQDLYD1_R7_P3_OFFSET           (PHY_BASE+0xC61F04)
#define DDRPHY_DBYTE8_TXDQDLYD2_R7_P3_OFFSET           (PHY_BASE+0xC61F08)
#define DDRPHY_DBYTE8_TXDQDLYD3_R7_P3_OFFSET           (PHY_BASE+0xC61F0C)
#define DDRPHY_DBYTE8_TXDQDLYD0_R8_P3_OFFSET           (PHY_BASE+0xC62300)
#define DDRPHY_DBYTE8_TXDQDLYD1_R8_P3_OFFSET           (PHY_BASE+0xC62304)
#define DDRPHY_DBYTE8_TXDQDLYD2_R8_P3_OFFSET           (PHY_BASE+0xC62308)
#define DDRPHY_DBYTE8_TXDQDLYD3_R8_P3_OFFSET           (PHY_BASE+0xC6230C)
#define DDRPHY_MASTER0_CALUCLKINFO_P3_OFFSET           (PHY_BASE+0xC80020)
#define DDRPHY_MASTER0_SEQ0BDLY0_P3_OFFSET             (PHY_BASE+0xC8002C)
#define DDRPHY_MASTER0_SEQ0BDLY1_P3_OFFSET             (PHY_BASE+0xC80030)
#define DDRPHY_MASTER0_SEQ0BDLY2_P3_OFFSET             (PHY_BASE+0xC80034)
#define DDRPHY_MASTER0_SEQ0BDLY3_P3_OFFSET             (PHY_BASE+0xC80038)
#define DDRPHY_MASTER0_TRISTATEMODECA_P3_OFFSET        (PHY_BASE+0xC80064)
#define DDRPHY_MASTER0_DFIMRL_P3_OFFSET                (PHY_BASE+0xC80080)
#define DDRPHY_MASTER0_DQSPREAMBLECONTROL_P3_OFFSET    (PHY_BASE+0xC80090)
#define DDRPHY_MASTER0_ARDPTRINITVAL_P3_OFFSET         (PHY_BASE+0xC800B8)
#define DDRPHY_MASTER0_DLLGAINCTL_P3_OFFSET            (PHY_BASE+0xC801F0)
#define DDRPHY_MASTER0_DFIRDDATACSDESTMAP_P3_OFFSET    (PHY_BASE+0xC802C0)
#define DDRPHY_MASTER0_VREFINGLOBAL_P3_OFFSET          (PHY_BASE+0xC802C8)
#define DDRPHY_MASTER0_DFIWRDATACSDESTMAP_P3_OFFSET    (PHY_BASE+0xC802D0)
#define DDRPHY_MASTER0_PLLCTRL2_P3_OFFSET              (PHY_BASE+0xC80314)
#define DDRPHY_MASTER0_PLLCTRL1_P3_OFFSET              (PHY_BASE+0xC8031C)
#define DDRPHY_MASTER0_PLLTESTMODE_P3_OFFSET           (PHY_BASE+0xC80328)
#define DDRPHY_MASTER0_PLLCTRL4_P3_OFFSET              (PHY_BASE+0xC80330)
#define DDRPHY_INITENG0_SEQ0BGPR1_P3_OFFSET            (PHY_BASE+0xE40394)
#define DDRPHY_INITENG0_SEQ0BGPR2_P3_OFFSET            (PHY_BASE+0xE40398)
#define DDRPHY_INITENG0_SEQ0BGPR3_P3_OFFSET            (PHY_BASE+0xE4039C)

// creating just the ones we need
#define DDRPHY_UCTL_IMEM_0_OFFSET                      (PHY_BASE+0x140000)

#define DDRPHY_UCTL_DMEM_0_OFFSET                      (PHY_BASE+0x150000)
#define DDRPHY_UCTL_DMEM_1_OFFSET                      (PHY_BASE+0x150004)
#define DDRPHY_UCTL_DMEM_2_OFFSET                      (PHY_BASE+0x150008)
#define DDRPHY_UCTL_DMEM_3_OFFSET                      (PHY_BASE+0x15000C)
#define DDRPHY_UCTL_DMEM_4_OFFSET                      (PHY_BASE+0x150010)
#define DDRPHY_UCTL_DMEM_5_OFFSET                      (PHY_BASE+0x150014)
#define DDRPHY_UCTL_DMEM_6_OFFSET                      (PHY_BASE+0x150018)
#define DDRPHY_UCTL_DMEM_7_OFFSET                      (PHY_BASE+0x15001C)
#define DDRPHY_UCTL_DMEM_8_OFFSET                      (PHY_BASE+0x150020)
#define DDRPHY_UCTL_DMEM_9_OFFSET                      (PHY_BASE+0x150024)
#define DDRPHY_UCTL_DMEM_10_OFFSET                     (PHY_BASE+0x150028)
#define DDRPHY_UCTL_DMEM_11_OFFSET                     (PHY_BASE+0x15002C)
#define DDRPHY_UCTL_DMEM_12_OFFSET                     (PHY_BASE+0x150030)
#define DDRPHY_UCTL_DMEM_13_OFFSET                     (PHY_BASE+0x150034)
#define DDRPHY_UCTL_DMEM_14_OFFSET                     (PHY_BASE+0x150038)
#define DDRPHY_UCTL_DMEM_15_OFFSET                     (PHY_BASE+0x15003C)
#define DDRPHY_UCTL_DMEM_16_OFFSET                     (PHY_BASE+0x150040)
#define DDRPHY_UCTL_DMEM_17_OFFSET                     (PHY_BASE+0x150044)
#define DDRPHY_UCTL_DMEM_18_OFFSET                     (PHY_BASE+0x150048)
#define DDRPHY_UCTL_DMEM_19_OFFSET                     (PHY_BASE+0x15004C)
#define DDRPHY_UCTL_DMEM_20_OFFSET                     (PHY_BASE+0x150050)
#define DDRPHY_UCTL_DMEM_21_OFFSET                     (PHY_BASE+0x150054)
#define DDRPHY_UCTL_DMEM_22_OFFSET                     (PHY_BASE+0x150058)
#define DDRPHY_UCTL_DMEM_23_OFFSET                     (PHY_BASE+0x15005C)
#define DDRPHY_UCTL_DMEM_24_OFFSET                     (PHY_BASE+0x150060)
#define DDRPHY_UCTL_DMEM_25_OFFSET                     (PHY_BASE+0x150064)
#define DDRPHY_UCTL_DMEM_26_OFFSET                     (PHY_BASE+0x150068)
#define DDRPHY_UCTL_DMEM_27_OFFSET                     (PHY_BASE+0x15006C)
#define DDRPHY_UCTL_DMEM_28_OFFSET                     (PHY_BASE+0x150070)
#define DDRPHY_UCTL_DMEM_29_OFFSET                     (PHY_BASE+0x150074)
#define DDRPHY_UCTL_DMEM_30_OFFSET                     (PHY_BASE+0x150078)
#define DDRPHY_UCTL_DMEM_31_OFFSET                     (PHY_BASE+0x15007C)
#define DDRPHY_UCTL_DMEM_32_OFFSET                     (PHY_BASE+0x150080)
#define DDRPHY_UCTL_DMEM_33_OFFSET                     (PHY_BASE+0x150084)
#define DDRPHY_UCTL_DMEM_34_OFFSET                     (PHY_BASE+0x150088)
#define DDRPHY_UCTL_DMEM_35_OFFSET                     (PHY_BASE+0x15008C)
#define DDRPHY_UCTL_DMEM_36_OFFSET                     (PHY_BASE+0x150090)
#define DDRPHY_UCTL_DMEM_37_OFFSET                     (PHY_BASE+0x150094)
#define DDRPHY_UCTL_DMEM_38_OFFSET                     (PHY_BASE+0x150098)
#define DDRPHY_UCTL_DMEM_39_OFFSET                     (PHY_BASE+0x15009C)
#define DDRPHY_UCTL_DMEM_40_OFFSET                     (PHY_BASE+0x1500A0)
#define DDRPHY_UCTL_DMEM_41_OFFSET                     (PHY_BASE+0x1500A4)
#define DDRPHY_UCTL_DMEM_42_OFFSET                     (PHY_BASE+0x1500A8)
#define DDRPHY_UCTL_DMEM_43_OFFSET                     (PHY_BASE+0x1500AC)
#define DDRPHY_UCTL_DMEM_44_OFFSET                     (PHY_BASE+0x1500B0)
#define DDRPHY_UCTL_DMEM_45_OFFSET                     (PHY_BASE+0x1500B4)
#define DDRPHY_UCTL_DMEM_46_OFFSET                     (PHY_BASE+0x1500B8)
#define DDRPHY_UCTL_DMEM_47_OFFSET                     (PHY_BASE+0x1500BC)
#define DDRPHY_UCTL_DMEM_48_OFFSET                     (PHY_BASE+0x1500C0)
#define DDRPHY_UCTL_DMEM_49_OFFSET                     (PHY_BASE+0x1500C4)
#define DDRPHY_UCTL_DMEM_50_OFFSET                     (PHY_BASE+0x1500C8)
#define DDRPHY_UCTL_DMEM_51_OFFSET                     (PHY_BASE+0x1500CC)
#define DDRPHY_UCTL_DMEM_52_OFFSET                     (PHY_BASE+0x1500D0)
#define DDRPHY_UCTL_DMEM_53_OFFSET                     (PHY_BASE+0x1500D4)
#define DDRPHY_UCTL_DMEM_54_OFFSET                     (PHY_BASE+0x1500D8)
#define DDRPHY_UCTL_DMEM_55_OFFSET                     (PHY_BASE+0x1500DC)
#define DDRPHY_UCTL_DMEM_56_OFFSET                     (PHY_BASE+0x1500E0)
#define DDRPHY_UCTL_DMEM_57_OFFSET                     (PHY_BASE+0x1500E4)
#define DDRPHY_UCTL_DMEM_58_OFFSET                     (PHY_BASE+0x1500E8)
#define DDRPHY_UCTL_DMEM_59_OFFSET                     (PHY_BASE+0x1500EC)
#define DDRPHY_UCTL_DMEM_60_OFFSET                     (PHY_BASE+0x1500F0)
#define DDRPHY_UCTL_DMEM_61_OFFSET                     (PHY_BASE+0x1500F4)
#define DDRPHY_UCTL_DMEM_62_OFFSET                     (PHY_BASE+0x1500F8)
#define DDRPHY_UCTL_DMEM_63_OFFSET                     (PHY_BASE+0x1500FC)
#define DDRPHY_UCTL_DMEM_64_OFFSET                     (PHY_BASE+0x150100)
#define DDRPHY_UCTL_DMEM_65_OFFSET                     (PHY_BASE+0x150104)
#define DDRPHY_UCTL_DMEM_66_OFFSET                     (PHY_BASE+0x150108)
#define DDRPHY_UCTL_DMEM_67_OFFSET                     (PHY_BASE+0x15010C)
#define DDRPHY_UCTL_DMEM_68_OFFSET                     (PHY_BASE+0x150110)
#define DDRPHY_UCTL_DMEM_69_OFFSET                     (PHY_BASE+0x150114)
#define DDRPHY_UCTL_DMEM_70_OFFSET                     (PHY_BASE+0x150118)
#define DDRPHY_UCTL_DMEM_71_OFFSET                     (PHY_BASE+0x15011C)
#define DDRPHY_UCTL_DMEM_72_OFFSET                     (PHY_BASE+0x150120)
#define DDRPHY_UCTL_DMEM_73_OFFSET                     (PHY_BASE+0x150124)
#define DDRPHY_UCTL_DMEM_74_OFFSET                     (PHY_BASE+0x150128)
#define DDRPHY_UCTL_DMEM_75_OFFSET                     (PHY_BASE+0x15012C)
#define DDRPHY_UCTL_DMEM_76_OFFSET                     (PHY_BASE+0x150130)
#define DDRPHY_UCTL_DMEM_77_OFFSET                     (PHY_BASE+0x150134)
#define DDRPHY_UCTL_DMEM_78_OFFSET                     (PHY_BASE+0x150138)
#define DDRPHY_UCTL_DMEM_79_OFFSET                     (PHY_BASE+0x15013C)
#define DDRPHY_UCTL_DMEM_80_OFFSET                     (PHY_BASE+0x150140)
#define DDRPHY_UCTL_DMEM_81_OFFSET                     (PHY_BASE+0x150144)
#define DDRPHY_UCTL_DMEM_82_OFFSET                     (PHY_BASE+0x150148)
#define DDRPHY_UCTL_DMEM_83_OFFSET                     (PHY_BASE+0x15014C)
#define DDRPHY_UCTL_DMEM_84_OFFSET                     (PHY_BASE+0x150150)
#define DDRPHY_UCTL_DMEM_85_OFFSET                     (PHY_BASE+0x150154)
#define DDRPHY_UCTL_DMEM_86_OFFSET                     (PHY_BASE+0x150158)
#define DDRPHY_UCTL_DMEM_87_OFFSET                     (PHY_BASE+0x15015C)
#define DDRPHY_UCTL_DMEM_88_OFFSET                     (PHY_BASE+0x150160)
#define DDRPHY_UCTL_DMEM_89_OFFSET                     (PHY_BASE+0x150164)
#define DDRPHY_UCTL_DMEM_90_OFFSET                     (PHY_BASE+0x150168)
#define DDRPHY_UCTL_DMEM_91_OFFSET                     (PHY_BASE+0x15016C)
#define DDRPHY_UCTL_DMEM_92_OFFSET                     (PHY_BASE+0x150170)
#define DDRPHY_UCTL_DMEM_93_OFFSET                     (PHY_BASE+0x150174)
#define DDRPHY_UCTL_DMEM_94_OFFSET                     (PHY_BASE+0x150178)
#define DDRPHY_UCTL_DMEM_95_OFFSET                     (PHY_BASE+0x15017C)
#define DDRPHY_UCTL_DMEM_96_OFFSET                     (PHY_BASE+0x150180)
#define DDRPHY_UCTL_DMEM_97_OFFSET                     (PHY_BASE+0x150184)
#define DDRPHY_UCTL_DMEM_98_OFFSET                     (PHY_BASE+0x150188)
#define DDRPHY_UCTL_DMEM_99_OFFSET                     (PHY_BASE+0x15018C)
#define DDRPHY_UCTL_DMEM_100_OFFSET                    (PHY_BASE+0x150190)
#define DDRPHY_UCTL_DMEM_101_OFFSET                    (PHY_BASE+0x150194)
#define DDRPHY_UCTL_DMEM_102_OFFSET                    (PHY_BASE+0x150198)
#define DDRPHY_UCTL_DMEM_103_OFFSET                    (PHY_BASE+0x15019C)
#define DDRPHY_UCTL_DMEM_104_OFFSET                    (PHY_BASE+0x1501A0)
#define DDRPHY_UCTL_DMEM_105_OFFSET                    (PHY_BASE+0x1501A4)
#define DDRPHY_UCTL_DMEM_106_OFFSET                    (PHY_BASE+0x1501A8)
#define DDRPHY_UCTL_DMEM_107_OFFSET                    (PHY_BASE+0x1501AC)
#define DDRPHY_UCTL_DMEM_108_OFFSET                    (PHY_BASE+0x1501B0)
#define DDRPHY_UCTL_DMEM_109_OFFSET                    (PHY_BASE+0x1501B4)
#define DDRPHY_UCTL_DMEM_110_OFFSET                    (PHY_BASE+0x1501B8)
#define DDRPHY_UCTL_DMEM_111_OFFSET                    (PHY_BASE+0x1501BC)
#define DDRPHY_UCTL_DMEM_112_OFFSET                    (PHY_BASE+0x1501C0)
#define DDRPHY_UCTL_DMEM_113_OFFSET                    (PHY_BASE+0x1501C4)
#define DDRPHY_UCTL_DMEM_114_OFFSET                    (PHY_BASE+0x1501C8)
#define DDRPHY_UCTL_DMEM_115_OFFSET                    (PHY_BASE+0x1501CC)
#define DDRPHY_UCTL_DMEM_116_OFFSET                    (PHY_BASE+0x1501D0)
#define DDRPHY_UCTL_DMEM_117_OFFSET                    (PHY_BASE+0x1501D4)
#define DDRPHY_UCTL_DMEM_118_OFFSET                    (PHY_BASE+0x1501D8)
#define DDRPHY_UCTL_DMEM_119_OFFSET                    (PHY_BASE+0x1501DC)
#define DDRPHY_UCTL_DMEM_120_OFFSET                    (PHY_BASE+0x1501E0)
#define DDRPHY_UCTL_DMEM_121_OFFSET                    (PHY_BASE+0x1501E4)
#define DDRPHY_UCTL_DMEM_122_OFFSET                    (PHY_BASE+0x1501E8)
#define DDRPHY_UCTL_DMEM_123_OFFSET                    (PHY_BASE+0x1501EC)
#define DDRPHY_UCTL_DMEM_124_OFFSET                    (PHY_BASE+0x1501F0)
#define DDRPHY_UCTL_DMEM_125_OFFSET                    (PHY_BASE+0x1501F4)
#define DDRPHY_UCTL_DMEM_126_OFFSET                    (PHY_BASE+0x1501F8)
#define DDRPHY_UCTL_DMEM_127_OFFSET                    (PHY_BASE+0x1501FC)
#define DDRPHY_UCTL_DMEM_128_OFFSET                    (PHY_BASE+0x150200)
#define DDRPHY_UCTL_DMEM_129_OFFSET                    (PHY_BASE+0x150204)
#define DDRPHY_UCTL_DMEM_130_OFFSET                    (PHY_BASE+0x150208)
#define DDRPHY_UCTL_DMEM_131_OFFSET                    (PHY_BASE+0x15020C)
#define DDRPHY_UCTL_DMEM_132_OFFSET                    (PHY_BASE+0x150210)
#define DDRPHY_UCTL_DMEM_133_OFFSET                    (PHY_BASE+0x150214)
#define DDRPHY_UCTL_DMEM_134_OFFSET                    (PHY_BASE+0x150218)
#define DDRPHY_UCTL_DMEM_135_OFFSET                    (PHY_BASE+0x15021C)
#define DDRPHY_UCTL_DMEM_136_OFFSET                    (PHY_BASE+0x150220)
#define DDRPHY_UCTL_DMEM_137_OFFSET                    (PHY_BASE+0x150224)
#define DDRPHY_UCTL_DMEM_138_OFFSET                    (PHY_BASE+0x150228)
#define DDRPHY_UCTL_DMEM_139_OFFSET                    (PHY_BASE+0x15022C)
#define DDRPHY_UCTL_DMEM_140_OFFSET                    (PHY_BASE+0x150230)
#define DDRPHY_UCTL_DMEM_141_OFFSET                    (PHY_BASE+0x150234)
#define DDRPHY_UCTL_DMEM_142_OFFSET                    (PHY_BASE+0x150238)
#define DDRPHY_UCTL_DMEM_143_OFFSET                    (PHY_BASE+0x15023C)
#define DDRPHY_UCTL_DMEM_144_OFFSET                    (PHY_BASE+0x150240)
#define DDRPHY_UCTL_DMEM_145_OFFSET                    (PHY_BASE+0x150244)
#define DDRPHY_UCTL_DMEM_146_OFFSET                    (PHY_BASE+0x150248)
#define DDRPHY_UCTL_DMEM_147_OFFSET                    (PHY_BASE+0x15024C)
#define DDRPHY_UCTL_DMEM_148_OFFSET                    (PHY_BASE+0x150250)
#define DDRPHY_UCTL_DMEM_149_OFFSET                    (PHY_BASE+0x150254)
#define DDRPHY_UCTL_DMEM_150_OFFSET                    (PHY_BASE+0x150258)
#define DDRPHY_UCTL_DMEM_151_OFFSET                    (PHY_BASE+0x15025C)
#define DDRPHY_UCTL_DMEM_152_OFFSET                    (PHY_BASE+0x150260)
#define DDRPHY_UCTL_DMEM_153_OFFSET                    (PHY_BASE+0x150264)
#define DDRPHY_UCTL_DMEM_154_OFFSET                    (PHY_BASE+0x150268)
#define DDRPHY_UCTL_DMEM_155_OFFSET                    (PHY_BASE+0x15026C)
#define DDRPHY_UCTL_DMEM_156_OFFSET                    (PHY_BASE+0x150270)
#define DDRPHY_UCTL_DMEM_157_OFFSET                    (PHY_BASE+0x150274)
#define DDRPHY_UCTL_DMEM_158_OFFSET                    (PHY_BASE+0x150278)
#define DDRPHY_UCTL_DMEM_159_OFFSET                    (PHY_BASE+0x15027C)
#define DDRPHY_UCTL_DMEM_160_OFFSET                    (PHY_BASE+0x150280)
#define DDRPHY_UCTL_DMEM_161_OFFSET                    (PHY_BASE+0x150284)
#define DDRPHY_UCTL_DMEM_162_OFFSET                    (PHY_BASE+0x150288)
#define DDRPHY_UCTL_DMEM_163_OFFSET                    (PHY_BASE+0x15028C)
#define DDRPHY_UCTL_DMEM_164_OFFSET                    (PHY_BASE+0x150290)
#define DDRPHY_UCTL_DMEM_165_OFFSET                    (PHY_BASE+0x150294)
#define DDRPHY_UCTL_DMEM_166_OFFSET                    (PHY_BASE+0x150298)
#define DDRPHY_UCTL_DMEM_167_OFFSET                    (PHY_BASE+0x15029C)
#define DDRPHY_UCTL_DMEM_168_OFFSET                    (PHY_BASE+0x1502A0)
#define DDRPHY_UCTL_DMEM_169_OFFSET                    (PHY_BASE+0x1502A4)
#define DDRPHY_UCTL_DMEM_170_OFFSET                    (PHY_BASE+0x1502A8)
#define DDRPHY_UCTL_DMEM_171_OFFSET                    (PHY_BASE+0x1502AC)
#define DDRPHY_UCTL_DMEM_172_OFFSET                    (PHY_BASE+0x1502B0)
#define DDRPHY_UCTL_DMEM_173_OFFSET                    (PHY_BASE+0x1502B4)
#define DDRPHY_UCTL_DMEM_174_OFFSET                    (PHY_BASE+0x1502B8)
#define DDRPHY_UCTL_DMEM_175_OFFSET                    (PHY_BASE+0x1502BC)
#define DDRPHY_UCTL_DMEM_176_OFFSET                    (PHY_BASE+0x1502C0)
#define DDRPHY_UCTL_DMEM_177_OFFSET                    (PHY_BASE+0x1502C4)
#define DDRPHY_UCTL_DMEM_178_OFFSET                    (PHY_BASE+0x1502C8)
#define DDRPHY_UCTL_DMEM_179_OFFSET                    (PHY_BASE+0x1502CC)
#define DDRPHY_UCTL_DMEM_180_OFFSET                    (PHY_BASE+0x1502D0)
#define DDRPHY_UCTL_DMEM_181_OFFSET                    (PHY_BASE+0x1502D4)
#define DDRPHY_UCTL_DMEM_182_OFFSET                    (PHY_BASE+0x1502D8)
#define DDRPHY_UCTL_DMEM_183_OFFSET                    (PHY_BASE+0x1502DC)
#define DDRPHY_UCTL_DMEM_184_OFFSET                    (PHY_BASE+0x1502E0)
#define DDRPHY_UCTL_DMEM_185_OFFSET                    (PHY_BASE+0x1502E4)
#define DDRPHY_UCTL_DMEM_186_OFFSET                    (PHY_BASE+0x1502E8)
#define DDRPHY_UCTL_DMEM_187_OFFSET                    (PHY_BASE+0x1502EC)
#define DDRPHY_UCTL_DMEM_188_OFFSET                    (PHY_BASE+0x1502F0)
#define DDRPHY_UCTL_DMEM_189_OFFSET                    (PHY_BASE+0x1502F4)
#define DDRPHY_UCTL_DMEM_190_OFFSET                    (PHY_BASE+0x1502F8)
#define DDRPHY_UCTL_DMEM_191_OFFSET                    (PHY_BASE+0x1502FC)
#define DDRPHY_UCTL_DMEM_192_OFFSET                    (PHY_BASE+0x150300)
#define DDRPHY_UCTL_DMEM_193_OFFSET                    (PHY_BASE+0x150304)
#define DDRPHY_UCTL_DMEM_194_OFFSET                    (PHY_BASE+0x150308)
#define DDRPHY_UCTL_DMEM_195_OFFSET                    (PHY_BASE+0x15030C)
#define DDRPHY_UCTL_DMEM_196_OFFSET                    (PHY_BASE+0x150310)
#define DDRPHY_UCTL_DMEM_197_OFFSET                    (PHY_BASE+0x150314)
#define DDRPHY_UCTL_DMEM_198_OFFSET                    (PHY_BASE+0x150318)
#define DDRPHY_UCTL_DMEM_199_OFFSET                    (PHY_BASE+0x15031C)
#define DDRPHY_UCTL_DMEM_200_OFFSET                    (PHY_BASE+0x150320)
#define DDRPHY_UCTL_DMEM_201_OFFSET                    (PHY_BASE+0x150324)
#define DDRPHY_UCTL_DMEM_202_OFFSET                    (PHY_BASE+0x150328)
#define DDRPHY_UCTL_DMEM_203_OFFSET                    (PHY_BASE+0x15032C)
#define DDRPHY_UCTL_DMEM_204_OFFSET                    (PHY_BASE+0x150330)
#define DDRPHY_UCTL_DMEM_205_OFFSET                    (PHY_BASE+0x150334)
#define DDRPHY_UCTL_DMEM_206_OFFSET                    (PHY_BASE+0x150338)
#define DDRPHY_UCTL_DMEM_207_OFFSET                    (PHY_BASE+0x15033C)
#define DDRPHY_UCTL_DMEM_208_OFFSET                    (PHY_BASE+0x150340)
#define DDRPHY_UCTL_DMEM_209_OFFSET                    (PHY_BASE+0x150344)
#define DDRPHY_UCTL_DMEM_210_OFFSET                    (PHY_BASE+0x150348)
#define DDRPHY_UCTL_DMEM_211_OFFSET                    (PHY_BASE+0x15034C)
#define DDRPHY_UCTL_DMEM_212_OFFSET                    (PHY_BASE+0x150350)
#define DDRPHY_UCTL_DMEM_213_OFFSET                    (PHY_BASE+0x150354)
#define DDRPHY_UCTL_DMEM_214_OFFSET                    (PHY_BASE+0x150358)
#define DDRPHY_UCTL_DMEM_215_OFFSET                    (PHY_BASE+0x15035C)
#define DDRPHY_UCTL_DMEM_216_OFFSET                    (PHY_BASE+0x150360)
#define DDRPHY_UCTL_DMEM_217_OFFSET                    (PHY_BASE+0x150364)
#define DDRPHY_UCTL_DMEM_218_OFFSET                    (PHY_BASE+0x150368)
#define DDRPHY_UCTL_DMEM_219_OFFSET                    (PHY_BASE+0x15036C)
#define DDRPHY_UCTL_DMEM_220_OFFSET                    (PHY_BASE+0x150370)
#define DDRPHY_UCTL_DMEM_221_OFFSET                    (PHY_BASE+0x150374)
#define DDRPHY_UCTL_DMEM_222_OFFSET                    (PHY_BASE+0x150378)
#define DDRPHY_UCTL_DMEM_223_OFFSET                    (PHY_BASE+0x15037C)
#define DDRPHY_UCTL_DMEM_224_OFFSET                    (PHY_BASE+0x150380)
#define DDRPHY_UCTL_DMEM_225_OFFSET                    (PHY_BASE+0x150384)
#define DDRPHY_UCTL_DMEM_226_OFFSET                    (PHY_BASE+0x150388)
#define DDRPHY_UCTL_DMEM_227_OFFSET                    (PHY_BASE+0x15038C)
#define DDRPHY_UCTL_DMEM_228_OFFSET                    (PHY_BASE+0x150390)
#define DDRPHY_UCTL_DMEM_229_OFFSET                    (PHY_BASE+0x150394)
#define DDRPHY_UCTL_DMEM_230_OFFSET                    (PHY_BASE+0x150398)
#define DDRPHY_UCTL_DMEM_231_OFFSET                    (PHY_BASE+0x15039C)
#define DDRPHY_UCTL_DMEM_232_OFFSET                    (PHY_BASE+0x1503A0)
#define DDRPHY_UCTL_DMEM_233_OFFSET                    (PHY_BASE+0x1503A4)
#define DDRPHY_UCTL_DMEM_234_OFFSET                    (PHY_BASE+0x1503A8)
#define DDRPHY_UCTL_DMEM_235_OFFSET                    (PHY_BASE+0x1503AC)
#define DDRPHY_UCTL_DMEM_236_OFFSET                    (PHY_BASE+0x1503B0)
#define DDRPHY_UCTL_DMEM_237_OFFSET                    (PHY_BASE+0x1503B4)
#define DDRPHY_UCTL_DMEM_238_OFFSET                    (PHY_BASE+0x1503B8)
#define DDRPHY_UCTL_DMEM_239_OFFSET                    (PHY_BASE+0x1503BC)
#define DDRPHY_UCTL_DMEM_240_OFFSET                    (PHY_BASE+0x1503C0)
#define DDRPHY_UCTL_DMEM_241_OFFSET                    (PHY_BASE+0x1503C4)
#define DDRPHY_UCTL_DMEM_242_OFFSET                    (PHY_BASE+0x1503C8)
#define DDRPHY_UCTL_DMEM_243_OFFSET                    (PHY_BASE+0x1503CC)
#define DDRPHY_UCTL_DMEM_244_OFFSET                    (PHY_BASE+0x1503D0)
#define DDRPHY_UCTL_DMEM_245_OFFSET                    (PHY_BASE+0x1503D4)
#define DDRPHY_UCTL_DMEM_246_OFFSET                    (PHY_BASE+0x1503D8)
#define DDRPHY_UCTL_DMEM_247_OFFSET                    (PHY_BASE+0x1503DC)
#define DDRPHY_UCTL_DMEM_248_OFFSET                    (PHY_BASE+0x1503E0)
#define DDRPHY_UCTL_DMEM_249_OFFSET                    (PHY_BASE+0x1503E4)
#define DDRPHY_UCTL_DMEM_250_OFFSET                    (PHY_BASE+0x1503E8)
#define DDRPHY_UCTL_DMEM_251_OFFSET                    (PHY_BASE+0x1503EC)
#define DDRPHY_UCTL_DMEM_252_OFFSET                    (PHY_BASE+0x1503F0)
#define DDRPHY_UCTL_DMEM_253_OFFSET                    (PHY_BASE+0x1503F4)
#define DDRPHY_UCTL_DMEM_254_OFFSET                    (PHY_BASE+0x1503F8)
#define DDRPHY_UCTL_DMEM_255_OFFSET                    (PHY_BASE+0x1503FC)
#define DDRPHY_UCTL_DMEM_256_OFFSET                    (PHY_BASE+0x150400)
#define DDRPHY_UCTL_DMEM_257_OFFSET                    (PHY_BASE+0x150404)
#define DDRPHY_UCTL_DMEM_258_OFFSET                    (PHY_BASE+0x150408)
#define DDRPHY_UCTL_DMEM_259_OFFSET                    (PHY_BASE+0x15040C)
#define DDRPHY_UCTL_DMEM_260_OFFSET                    (PHY_BASE+0x150410)
#define DDRPHY_UCTL_DMEM_261_OFFSET                    (PHY_BASE+0x150414)
#define DDRPHY_UCTL_DMEM_262_OFFSET                    (PHY_BASE+0x150418)
#define DDRPHY_UCTL_DMEM_263_OFFSET                    (PHY_BASE+0x15041C)
#define DDRPHY_UCTL_DMEM_264_OFFSET                    (PHY_BASE+0x150420)
#define DDRPHY_UCTL_DMEM_265_OFFSET                    (PHY_BASE+0x150424)
#define DDRPHY_UCTL_DMEM_266_OFFSET                    (PHY_BASE+0x150428)
#define DDRPHY_UCTL_DMEM_267_OFFSET                    (PHY_BASE+0x15042C)
#define DDRPHY_UCTL_DMEM_268_OFFSET                    (PHY_BASE+0x150430)
#define DDRPHY_UCTL_DMEM_269_OFFSET                    (PHY_BASE+0x150434)
#define DDRPHY_UCTL_DMEM_270_OFFSET                    (PHY_BASE+0x150438)
#define DDRPHY_UCTL_DMEM_271_OFFSET                    (PHY_BASE+0x15043C)
#define DDRPHY_UCTL_DMEM_272_OFFSET                    (PHY_BASE+0x150440)
#define DDRPHY_UCTL_DMEM_273_OFFSET                    (PHY_BASE+0x150444)
#define DDRPHY_UCTL_DMEM_274_OFFSET                    (PHY_BASE+0x150448)
#define DDRPHY_UCTL_DMEM_275_OFFSET                    (PHY_BASE+0x15044C)
#define DDRPHY_UCTL_DMEM_276_OFFSET                    (PHY_BASE+0x150450)
#define DDRPHY_UCTL_DMEM_277_OFFSET                    (PHY_BASE+0x150454)
#define DDRPHY_UCTL_DMEM_278_OFFSET                    (PHY_BASE+0x150458)
#define DDRPHY_UCTL_DMEM_279_OFFSET                    (PHY_BASE+0x15045C)
#define DDRPHY_UCTL_DMEM_280_OFFSET                    (PHY_BASE+0x150460)
#define DDRPHY_UCTL_DMEM_281_OFFSET                    (PHY_BASE+0x150464)
#define DDRPHY_UCTL_DMEM_282_OFFSET                    (PHY_BASE+0x150468)
#define DDRPHY_UCTL_DMEM_283_OFFSET                    (PHY_BASE+0x15046C)
#define DDRPHY_UCTL_DMEM_284_OFFSET                    (PHY_BASE+0x150470)
#define DDRPHY_UCTL_DMEM_285_OFFSET                    (PHY_BASE+0x150474)
#define DDRPHY_UCTL_DMEM_286_OFFSET                    (PHY_BASE+0x150478)
#define DDRPHY_UCTL_DMEM_287_OFFSET                    (PHY_BASE+0x15047C)
#define DDRPHY_UCTL_DMEM_288_OFFSET                    (PHY_BASE+0x150480)
#define DDRPHY_UCTL_DMEM_289_OFFSET                    (PHY_BASE+0x150484)
#define DDRPHY_UCTL_DMEM_290_OFFSET                    (PHY_BASE+0x150488)
#define DDRPHY_UCTL_DMEM_291_OFFSET                    (PHY_BASE+0x15048C)
#define DDRPHY_UCTL_DMEM_292_OFFSET                    (PHY_BASE+0x150490)
#define DDRPHY_UCTL_DMEM_293_OFFSET                    (PHY_BASE+0x150494)
#define DDRPHY_UCTL_DMEM_294_OFFSET                    (PHY_BASE+0x150498)
#define DDRPHY_UCTL_DMEM_295_OFFSET                    (PHY_BASE+0x15049C)
#define DDRPHY_UCTL_DMEM_296_OFFSET                    (PHY_BASE+0x1504A0)
#define DDRPHY_UCTL_DMEM_297_OFFSET                    (PHY_BASE+0x1504A4)
#define DDRPHY_UCTL_DMEM_298_OFFSET                    (PHY_BASE+0x1504A8)
#define DDRPHY_UCTL_DMEM_299_OFFSET                    (PHY_BASE+0x1504AC)
#define DDRPHY_UCTL_DMEM_300_OFFSET                    (PHY_BASE+0x1504B0)
#define DDRPHY_UCTL_DMEM_301_OFFSET                    (PHY_BASE+0x1504B4)
#define DDRPHY_UCTL_DMEM_302_OFFSET                    (PHY_BASE+0x1504B8)
#define DDRPHY_UCTL_DMEM_303_OFFSET                    (PHY_BASE+0x1504BC)
#define DDRPHY_UCTL_DMEM_304_OFFSET                    (PHY_BASE+0x1504C0)
#define DDRPHY_UCTL_DMEM_305_OFFSET                    (PHY_BASE+0x1504C4)
#define DDRPHY_UCTL_DMEM_306_OFFSET                    (PHY_BASE+0x1504C8)
#define DDRPHY_UCTL_DMEM_307_OFFSET                    (PHY_BASE+0x1504CC)
#define DDRPHY_UCTL_DMEM_308_OFFSET                    (PHY_BASE+0x1504D0)
#define DDRPHY_UCTL_DMEM_309_OFFSET                    (PHY_BASE+0x1504D4)
#define DDRPHY_UCTL_DMEM_310_OFFSET                    (PHY_BASE+0x1504D8)
#define DDRPHY_UCTL_DMEM_311_OFFSET                    (PHY_BASE+0x1504DC)
#define DDRPHY_UCTL_DMEM_312_OFFSET                    (PHY_BASE+0x1504E0)
#define DDRPHY_UCTL_DMEM_313_OFFSET                    (PHY_BASE+0x1504E4)
#define DDRPHY_UCTL_DMEM_314_OFFSET                    (PHY_BASE+0x1504E8)
#define DDRPHY_UCTL_DMEM_315_OFFSET                    (PHY_BASE+0x1504EC)
#define DDRPHY_UCTL_DMEM_316_OFFSET                    (PHY_BASE+0x1504F0)
#define DDRPHY_UCTL_DMEM_317_OFFSET                    (PHY_BASE+0x1504F4)
#define DDRPHY_UCTL_DMEM_318_OFFSET                    (PHY_BASE+0x1504F8)
#define DDRPHY_UCTL_DMEM_319_OFFSET                    (PHY_BASE+0x1504FC)
#define DDRPHY_UCTL_DMEM_320_OFFSET                    (PHY_BASE+0x150500)
#define DDRPHY_UCTL_DMEM_321_OFFSET                    (PHY_BASE+0x150504)
#define DDRPHY_UCTL_DMEM_322_OFFSET                    (PHY_BASE+0x150508)
#define DDRPHY_UCTL_DMEM_323_OFFSET                    (PHY_BASE+0x15050C)
#define DDRPHY_UCTL_DMEM_324_OFFSET                    (PHY_BASE+0x150510)
#define DDRPHY_UCTL_DMEM_325_OFFSET                    (PHY_BASE+0x150514)
#define DDRPHY_UCTL_DMEM_326_OFFSET                    (PHY_BASE+0x150518)
#define DDRPHY_UCTL_DMEM_327_OFFSET                    (PHY_BASE+0x15051C)
#define DDRPHY_UCTL_DMEM_328_OFFSET                    (PHY_BASE+0x150520)
#define DDRPHY_UCTL_DMEM_329_OFFSET                    (PHY_BASE+0x150524)
#define DDRPHY_UCTL_DMEM_330_OFFSET                    (PHY_BASE+0x150528)
#define DDRPHY_UCTL_DMEM_331_OFFSET                    (PHY_BASE+0x15052C)
#define DDRPHY_UCTL_DMEM_332_OFFSET                    (PHY_BASE+0x150530)
#define DDRPHY_UCTL_DMEM_333_OFFSET                    (PHY_BASE+0x150534)
#define DDRPHY_UCTL_DMEM_334_OFFSET                    (PHY_BASE+0x150538)
#define DDRPHY_UCTL_DMEM_335_OFFSET                    (PHY_BASE+0x15053C)
#define DDRPHY_UCTL_DMEM_336_OFFSET                    (PHY_BASE+0x150540)
#define DDRPHY_UCTL_DMEM_337_OFFSET                    (PHY_BASE+0x150544)
#define DDRPHY_UCTL_DMEM_338_OFFSET                    (PHY_BASE+0x150548)
#define DDRPHY_UCTL_DMEM_339_OFFSET                    (PHY_BASE+0x15054C)
#define DDRPHY_UCTL_DMEM_340_OFFSET                    (PHY_BASE+0x150550)
#define DDRPHY_UCTL_DMEM_487_OFFSET                    (PHY_BASE+0x15079C)
#define DDRPHY_UCTL_DMEM_504_OFFSET                    (PHY_BASE+0x1507E0)
#define DDRPHY_UCTL_DMEM_505_OFFSET                    (PHY_BASE+0x1507E4)
#define DDRPHY_UCTL_DMEM_3584_OFFSET                   (PHY_BASE+0x153800)

#define DDRPHY_DIAG_IMEM_0_OFFSET                       0x1140000
#define DDRPHY_DIAG_DMEM_3584_OFFSET                    0x1153800

#define DDRPHY_DIAG_MSG_0_OFFSET                        0x11537FC // offset 0x54DFF
#define DDRPHY_DIAG_MSG_1_OFFSET                        0x11537F8 // offset 0x54DFE
#define DDRPHY_DIAG_MSG_2_OFFSET                        0x11537F4 // offset 0x54DFD
#define DDRPHY_DIAG_MSG_3_OFFSET                        0x11537F0 // offset 0x54DFC
#define DDRPHY_DIAG_MSG_4_OFFSET                        0x11537EC // offset 0x54DFB
#define DDRPHY_DIAG_MSG_5_OFFSET                        0x11537E8 // offset 0x54DFA
#define DDRPHY_DIAG_MSG_6_OFFSET                        0x11537E4 // offset 0x54DF9
#define DDRPHY_DIAG_MSG_7_OFFSET                        0x11537E0 // offset 0x54DF8
#define DDRPHY_DIAG_MSG_8_OFFSET                        0x11537DC // offset 0x54DF7
#define DDRPHY_DIAG_MSG_9_OFFSET                        0x11537D8 // offset 0x54DF6
#define DDRPHY_DIAG_MSG_10_OFFSET                       0x11537D4 // offset 0x54DF5
#define DDRPHY_DIAG_MSG_11_OFFSET                       0x11537D0 // offset 0x54DF4

#define DDRPHY_DIAG_RSLT_0_OFFSET                       0x1150800 // offset 0x54200
#define DDRPHY_DIAG_RSLT_1_OFFSET                       0x1150804 // offset 0x54201
#define DDRPHY_DIAG_RSLT_2_OFFSET                       0x1150808 // offset 0x54202
#define DDRPHY_DIAG_RSLT_3_OFFSET                       0x115080C // offset 0x54203

#define DDRPHY_DIAG_MSG_TESTRUN_ADDR(x)                ((x) + DDRPHY_DIAG_MSG_0_OFFSET)
#define DDRPHY_DIAG_MSG_TESTRUN_TESTRUN_RMSK            0xFF
#define DDRPHY_DIAG_MSG_TESTRUN_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_TESTRUN_ADDR(x),v)

#define DDRPHY_DIAG_MSG_CONFIG0_ADDR(x)                ((x) + DDRPHY_DIAG_MSG_1_OFFSET)
#define DDRPHY_DIAG_MSG_CONFIG0_PBRS_RMSK               0xF
#define DDRPHY_DIAG_MSG_CONFIG0_PBRS_SHFT               0xC
#define DDRPHY_DIAG_MSG_CONFIG0_CS_RMSK                 0xF
#define DDRPHY_DIAG_MSG_CONFIG0_CS_SHFT                 0x8
#define DDRPHY_DIAG_MSG_CONFIG0_RCOUNT_RMSK             0xFF
#define DDRPHY_DIAG_MSG_CONFIG0_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_CONFIG0_ADDR(x),v)

#define DDRPHY_DIAG_MSG_CONFIG1_ADDR(x)                ((x) + DDRPHY_DIAG_MSG_2_OFFSET)
#define DDRPHY_DIAG_MSG_CONFIG1_LCOUNT_RMSK             0xFF
#define DDRPHY_DIAG_MSG_CONFIG1_LCOUNT_SHFT             0x8
#define DDRPHY_DIAG_MSG_CONFIG1_BIT_RMSK                0xF
#define DDRPHY_DIAG_MSG_CONFIG1_BIT_SHFT                0x4
#define DDRPHY_DIAG_MSG_CONFIG1_BYTE_RMSK               0xF
#define DDRPHY_DIAG_MSG_CONFIG1_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_CONFIG1_ADDR(x),v)


#define DDRPHY_DIAG_MSG_CONFIG2_ADDR(x)                ((x) + DDRPHY_DIAG_MSG_3_OFFSET)
#define DDRPHY_DIAG_MSG_CONFIG2_BG1_RMSK                0x3
#define DDRPHY_DIAG_MSG_CONFIG2_BG1_SHFT                0x6
#define DDRPHY_DIAG_MSG_CONFIG2_BA1_RMSK                0x3
#define DDRPHY_DIAG_MSG_CONFIG2_BA1_SHFT                0x4
#define DDRPHY_DIAG_MSG_CONFIG2_BG0_RMSK                0x3
#define DDRPHY_DIAG_MSG_CONFIG2_BG0_SHFT                0x2
#define DDRPHY_DIAG_MSG_CONFIG2_BA0_RMSK                0x3
#define DDRPHY_DIAG_MSG_CONFIG2_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_CONFIG2_ADDR(x),v)

#define DDRPHY_DIAG_MSG_VSTEP_ADDR(x)                  ((x) + DDRPHY_DIAG_MSG_4_OFFSET)
#define DDRPHY_DIAG_MSG_VSTEP_VSTEP_RMSK                0xFF
#define DDRPHY_DIAG_MSG_VSTEP_VSTEP_SHFT                0x8
#define DDRPHY_DIAG_MSG_VSTEP_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_VSTEP_ADDR(x),v)

#define DDRPHY_DIAG_MSG_DOZQCAL_ADDR(x)                ((x) + DDRPHY_DIAG_MSG_5_OFFSET)
#define DDRPHY_DIAG_MSG_DOZQCAL_DOZQCAL_RMSK            0x1
#define DDRPHY_DIAG_MSG_DOZQCAL_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_DOZQCAL_ADDR(x),v)

#define DDRPHY_DIAG_MSG_XCNT_ADDR(x)                   ((x) + DDRPHY_DIAG_MSG_6_OFFSET)
#define DDRPHY_DIAG_MSG_XCNT_XCNT_RMSK                  0xFFFF
#define DDRPHY_DIAG_MSG_XCNT_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_XCNT_ADDR(x),v)

#define DDRPHY_DIAG_MSG_ADDRHI_ADDR(x)                 ((x) + DDRPHY_DIAG_MSG_7_OFFSET)
#define DDRPHY_DIAG_MSG_ADDRHI_ADDR_RMSK                0xFFFF
#define DDRPHY_DIAG_MSG_ADDRHI_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_ADDRHI_ADDR(x),v)

#define DDRPHY_DIAG_MSG_ADDRLO_ADDR(x)                 ((x) + DDRPHY_DIAG_MSG_8_OFFSET)
#define DDRPHY_DIAG_MSG_ADDRLO_ADDR_RMSK                0xFFFF
#define DDRPHY_DIAG_MSG_ADDRLO_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_ADDRLO_ADDR(x),v)

#define DDRPHY_DIAG_MSG_SEEDHI_ADDR(x)                 ((x) + DDRPHY_DIAG_MSG_9_OFFSET)
#define DDRPHY_DIAG_MSG_SEEDHI_SEED_RMSK                0xFFFF
#define DDRPHY_DIAG_MSG_SEEDHI_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_SEEDHI_ADDR(x),v)

#define DDRPHY_DIAG_MSG_SEEDLO_ADDR(x)                 ((x) + DDRPHY_DIAG_MSG_10_OFFSET)
#define DDRPHY_DIAG_MSG_SEEDLO_SEED_RMSK                0xFFFF
#define DDRPHY_DIAG_MSG_SEEDLO_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_SEEDLO_ADDR(x),v)

#define DDRPHY_DIAG_MSG_LOOP_ADDR(x)                   ((x) + DDRPHY_DIAG_MSG_11_OFFSET)
#define DDRPHY_DIAG_MSG_LOOP_CONST_RMSK                 0x2
#define DDRPHY_DIAG_MSG_LOOP_CONST_SHFT                 0x1
#define DDRPHY_DIAG_MSG_LOOP_INFINITY_RMSK              0x1
#define DDRPHY_DIAG_MSG_LOOP_OUT(x, v)      \
        out_dword(DDRPHY_DIAG_MSG_LOOP_ADDR(x),v)

#define DDRPHY_ANIB0_MTESTMUXSEL_ADDR(x)               ((x) + DDRPHY_ANIB0_MTESTMUXSEL_OFFSET)
#define DDRPHY_ANIBn_MTESTMUXSEL_OUT(x, n, v)      \
        out_dword(DDRPHY_ANIB0_MTESTMUXSEL_ADDR(x)+ n*0x4000,v)

#define DDRPHY_DBYTE0_MTESTMUXSEL_ADDR(x)              ((x) + DDRPHY_DBYTE0_MTESTMUXSEL_OFFSET)
#define DDRPHY_DBYTEn_MTESTMUXSEL_OUT(x, b, v)      \
        out_dword(DDRPHY_DBYTE0_MTESTMUXSEL_ADDR(x)+ b*0x4000 ,v)

#define DDRPHY_DBYTE0_VREFDAC1_R0_ADDR(x)              ((x) + DDRPHY_DBYTE0_VREFDAC1_R0_OFFSET)
#define DDRPHY_DBYTEn_VREFDACn_Rn_OUT(x, n, i, j, v)      \
        out_dword(DDRPHY_DBYTE0_VREFDAC1_R0_ADDR(x)+ n*0x4000 + (1-i)*0x40 + j*0x400 ,v)

#define DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P0_ADDR(x)      ((x) + DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFFSET)
#define DDRPHY_DBYTEn_DQDQSRCVCNTRL_Bn_Pn_OUT(x, n, j, k, v)      \
        out_dword(DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P0_ADDR(x) + n*0x4000 + j*0x400 + k*0x400000,v)
#define DDRPHY_DBYTEn_DQDQSRCVCNTRL_Bn_Pn_IN(x, n, j, k)      \
        in_dword(DDRPHY_DBYTE0_DQDQSRCVCNTRL_B0_P0_ADDR(x) + n*0x4000 + j*0x400 + k*0x400000)

#define DDRPHY_MASTER0_CALUCLKINFO_P0_ADDR(x)          ((x) + DDRPHY_MASTER0_CALUCLKINFO_P0_OFFSET)
#define DDRPHY_MASTER0_CALUCLKINFO_P0_OUT(x, v)      \
        out_dword(DDRPHY_MASTER0_CALUCLKINFO_P0_ADDR(x),v)
#define DDRPHY_MASTER0_CALUCLKINFO_Pn_IN(x,p)      \
        in_dword(DDRPHY_MASTER0_CALUCLKINFO_P0_ADDR(x)+p*0x400000)

#define DDRPHY_MASTER0_MTESTMUXSEL_ADDR(x)             ((x) + DDRPHY_MASTER0_MTESTMUXSEL_OFFSET)
#define DDRPHY_MASTER0_MTESTMUXSEL_OUT(x, v)      \
        out_dword(DDRPHY_MASTER0_MTESTMUXSEL_ADDR(x),v)

#define DDRPHY_MASTER0_MASTERX4CONFIG_ADDR(x)          ((x) + DDRPHY_MASTER0_MASTERX4CONFIG_OFFSET)
#define DDRPHY_MASTER0_MASTERX4CONFIG_OUT(x, v)      \
        out_dword(DDRPHY_MASTER0_MASTERX4CONFIG_ADDR(x),v)
#define DDRPHY_MASTER0_MASTERX4CONFIG_IN(x)      \
        in_dword(DDRPHY_MASTER0_MASTERX4CONFIG_ADDR(x))

#define DDRPHY_MASTER0_PSTATE_ADDR(x)                  ((x) + DDRPHY_MASTER0_PSTATE_OFFSET)
#define DDRPHY_MASTER0_PSTATE_OUT(x, v)      \
        out_dword(DDRPHY_MASTER0_PSTATE_ADDR(x),v)
#define DDRPHY_MASTER0_PSTATE_IN(x)      \
        in_dword(DDRPHY_MASTER0_PSTATE_ADDR(x))

#define DDRPHY_MASTER0_VREFINGLOBAL_P0_ADDR(x)         ((x) + DDRPHY_MASTER0_VREFINGLOBAL_P0_OFFSET)
#define DDRPHY_MASTER0_VREFINGLOBAL_Pn_IN(x, p)      \
        in_dword(DDRPHY_MASTER0_VREFINGLOBAL_P0_ADDR(x)+p*0x400000)

#define DDRPHY_INITENG0_SEQ0BDISABLEFLAG0_ADDR(x)      ((x) + DDRPHY_INITENG0_SEQ0BDISABLEFLAG0_OFFSET)
#define DDRPHY_INITENG0_SEQ0BDISABLEFLAGn_OUT(x, n, v)      \
        out_dword(DDRPHY_INITENG0_SEQ0BDISABLEFLAG0_ADDR(x) + n*4, v)

#define DDRPHY_DRTUB0_UCTWRITEPROT_ADDR(x)             ((x) + DDRPHY_DRTUB0_UCTWRITEPROT_OFFSET)
#define DDRPHY_DRTUB0_UCTWRITEPROT_OUT(x, v)      \
        out_dword(DDRPHY_DRTUB0_UCTWRITEPROT_ADDR(x),v)

#define DDRPHY_DRTUB0_UCCLKHCLKENABLES_ADDR(x)         ((x) + DDRPHY_DRTUB0_UCCLKHCLKENABLES_OFFSET)
#define DDRPHY_DRTUB0_UCCLKHCLKENABLES_OUT(x, v)      \
        out_dword(DDRPHY_DRTUB0_UCCLKHCLKENABLES_ADDR(x),v)

#define DDRPHY_DRTUB0_PUBREV_ADDR(x)                   ((x) + DDRPHY_DRTUB0_PUBREV_OFFSET)
#define DDRPHY_DRTUB0_PUBREV_IN(x)      \
        in_dword(DDRPHY_DRTUB0_PUBREV_ADDR(x))

#define DDRPHY_APBONLY0_MICROCONTMUXSEL_ADDR(x)        ((x) + DDRPHY_APBONLY0_MICROCONTMUXSEL_OFFSET)
#define DDRPHY_APBONLY0_MICROCONTMUXSEL_OUT(x, v)      \
        out_dword(DDRPHY_APBONLY0_MICROCONTMUXSEL_ADDR(x),v)

#define DDRPHY_APBONLY0_UCTSHADOWREGS_ADDR(x)          ((x) + DDRPHY_APBONLY0_UCTSHADOWREGS_OFFSET)
#define DDRPHY_APBONLY0_UCTSHADOWREGS_IN(x)      \
        in_dword(DDRPHY_APBONLY0_UCTSHADOWREGS_ADDR(x))

#define DDRPHY_APBONLY0_DCTWRITEPROT_ADDR(x)           ((x) + DDRPHY_APBONLY0_DCTWRITEPROT_OFFSET)
#define DDRPHY_APBONLY0_DCTWRITEPROT_OUT(x, v)      \
        out_dword(DDRPHY_APBONLY0_DCTWRITEPROT_ADDR(x),v)

#define DDRPHY_APBONLY0_UCTWRITEONLYSHADOW_ADDR(x)     ((x) + DDRPHY_APBONLY0_UCTWRITEONLYSHADOW_OFFSET)
#define DDRPHY_APBONLY0_UCTWRITEONLYSHADOW_IN(x)      \
        in_dword(DDRPHY_APBONLY0_UCTWRITEONLYSHADOW_ADDR(x))

#define DDRPHY_APBONLY0_MICRORESET_ADDR(x)             ((x) + DDRPHY_APBONLY0_MICRORESET_OFFSET)
#define DDRPHY_APBONLY0_MICRORESET_OUT(x, v)      \
        out_dword(DDRPHY_APBONLY0_MICRORESET_ADDR(x),v)

#define DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_ADDR(x)  ((x) + DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_OFFSET)
#define DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_OUT(x, v)      \
        out_dword(DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_ADDR(x),v)
#define DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_IN(x)      \
        in_dword(DDRPHY_APBONLY0_UCTDATWRITEONLYSHADOW_ADDR(x))

#define DDRPHY_APBONLY0_SEQUENCEROVERRIDE_ADDR(x)      ((x) + DDRPHY_APBONLY0_SEQUENCEROVERRIDE_OFFSET)
#define DDRPHY_APBONLY0_SEQUENCEROVERRIDE_OUT(x, v)      \
        out_dword(DDRPHY_APBONLY0_SEQUENCEROVERRIDE_ADDR(x),v)

#define DDRPHY_DIAG_RSLT_0_ADDR(x)                     ((x) + DDRPHY_DIAG_RSLT_0_OFFSET)
#define DDRPHY_DIAG_RSLT_0_RMSK                         0xFF00
#define DDRPHY_DIAG_RSLT_0_IN(x)      \
        in_dword(DDRPHY_DIAG_RSLT_0_ADDR(x))

#define DDRPHY_DIAG_RSLT_1_ADDR(x)                     ((x) + DDRPHY_DIAG_RSLT_1_OFFSET)
#define DDRPHY_DIAG_RSLT_1_IN(x)      \
        in_dword(DDRPHY_DIAG_RSLT_1_ADDR(x))

#define DDRPHY_DIAG_RSLT_2_ADDR(x)                     ((x) + DDRPHY_DIAG_RSLT_2_OFFSET)
#define DDRPHY_DIAG_RSLT_2_IN(x)      \
        in_dword(DDRPHY_DIAG_RSLT_2_ADDR(x))

#define DDRPHY_DIAG_RSLT_3_ADDR(x)                     ((x) + DDRPHY_DIAG_RSLT_3_OFFSET)
#define DDRPHY_DIAG_RSLT_3_IN(x, v)      \
        in_dword(DDRPHY_DIAG_RSLT_3_ADDR(x) + v)
#endif
