{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764242120924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764242120925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 13:15:20 2025 " "Processing started: Thu Nov 27 13:15:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764242120925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242120925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242120925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764242121695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764242121695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baudrate " "Found entity 1: Baudrate" {  } { { "Baudrate.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/Baudrate.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764242128153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242128153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_FSM " "Found entity 1: TX_FSM" {  } { { "TX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/TX_FSM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764242128154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242128154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_FSM " "Found entity 1: RX_FSM" {  } { { "RX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/RX_FSM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764242128156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242128156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/UART.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764242128157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242128157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764242128241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baudrate Baudrate:Baud_uut " "Elaborating entity \"Baudrate\" for hierarchy \"Baudrate:Baud_uut\"" {  } { { "UART.v" "Baud_uut" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/UART.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764242128253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Baudrate.v(51) " "Verilog HDL assignment warning at Baudrate.v(51): truncated value with size 32 to match size of target (13)" {  } { { "Baudrate.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/Baudrate.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128254 "|UART|Baudrate:Baud_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Baudrate.v(67) " "Verilog HDL assignment warning at Baudrate.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Baudrate.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/Baudrate.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128254 "|UART|Baudrate:Baud_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_FSM TX_FSM:TX_uut " "Elaborating entity \"TX_FSM\" for hierarchy \"TX_FSM:TX_uut\"" {  } { { "UART.v" "TX_uut" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/UART.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764242128263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TX_FSM.v(96) " "Verilog HDL assignment warning at TX_FSM.v(96): truncated value with size 32 to match size of target (3)" {  } { { "TX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/TX_FSM.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128264 "|UART|TX_FSM:TX_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FSM RX_FSM:RX_uut " "Elaborating entity \"RX_FSM\" for hierarchy \"RX_FSM:RX_uut\"" {  } { { "UART.v" "RX_uut" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/UART.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764242128281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX_FSM.v(126) " "Verilog HDL assignment warning at RX_FSM.v(126): truncated value with size 32 to match size of target (4)" {  } { { "RX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/RX_FSM.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128282 "|UART|RX_FSM:RX_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RX_FSM.v(140) " "Verilog HDL assignment warning at RX_FSM.v(140): truncated value with size 32 to match size of target (3)" {  } { { "RX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/RX_FSM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128282 "|UART|RX_FSM:RX_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX_FSM.v(143) " "Verilog HDL assignment warning at RX_FSM.v(143): truncated value with size 32 to match size of target (4)" {  } { { "RX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/RX_FSM.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128282 "|UART|RX_FSM:RX_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX_FSM.v(162) " "Verilog HDL assignment warning at RX_FSM.v(162): truncated value with size 32 to match size of target (4)" {  } { { "RX_FSM.v" "" { Text "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART_Module/UART_quartus/UART/RX_FSM.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764242128282 "|UART|RX_FSM:RX_uut"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764242128726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764242128859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764242128963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764242128963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764242129020 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764242129020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764242129020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764242129020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764242129043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 13:15:29 2025 " "Processing ended: Thu Nov 27 13:15:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764242129043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764242129043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764242129043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764242129043 ""}
