design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project_6,TopModule,RUN_2025.06.15_17.38.49,flow completed,0h15m54s0ms,0h2m12s0ms,347037.037037037,2.7,1041.111111111111,-1,3.0218,1542.82,2559,0,0,0,0,0,0,0,4,4,0,0,135965,21922,0.0,-0.23,0.0,0.0,-5.36,0.0,-1.37,0.0,0.0,-737.02,106842417.0,0.0,1.6,1.71,0.13,0.22,0.0,4326,5611,63,1348,0,0,0,5324,9,0,25,28,365,85,43,2320,1031,1066,28,188014,37662,1997,38828,2811,269312,2643920.7295999997,0.00603,0.00617,1.98e-05,0.00746,0.00784,1.75e-07,0.00841,0.00925,1.87e-07,5.3,15.36,65.10416666666667,10,1,0.3,30,30,0.3,1,10,0.2,1,sky130_fd_sc_hd,AREA 0
