
STM32L412KBx_CID_REG_SSD1306_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b38  08000190  08000190  00010190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 ccmram        0000018c  08004cc8  08004cc8  00014cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008e4  08004e54  08004e54  00014e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08005738  08005738  00020090  2**0
                  CONTENTS
  5 .ARM          00000000  08005738  08005738  00020090  2**0
                  CONTENTS
  6 .preinit_array 00000000  08005738  08005738  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08005738  08005738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000008  08005740  08005740  00015740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000090  20000000  08005748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000584  20000090  080057d8  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000614  080057d8  00020614  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ea6  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028f8  00000000  00000000  00035f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000838  00000000  00000000  00038860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000710  00000000  00000000  00039098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001390d  00000000  00000000  000397a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000baaf  00000000  00000000  0004d0b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006a0bc  00000000  00000000  00058b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c2c20  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000220c  00000000  00000000  000c2c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004cac 	.word	0x08004cac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08004cac 	.word	0x08004cac

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2f>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab0:	bf24      	itt	cs
 8000ab2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ab6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aba:	d90d      	bls.n	8000ad8 <__aeabi_d2f+0x30>
 8000abc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000acc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad0:	bf08      	it	eq
 8000ad2:	f020 0001 	biceq.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000adc:	d121      	bne.n	8000b22 <__aeabi_d2f+0x7a>
 8000ade:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ae2:	bfbc      	itt	lt
 8000ae4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	4770      	bxlt	lr
 8000aea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af2:	f1c2 0218 	rsb	r2, r2, #24
 8000af6:	f1c2 0c20 	rsb	ip, r2, #32
 8000afa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afe:	fa20 f002 	lsr.w	r0, r0, r2
 8000b02:	bf18      	it	ne
 8000b04:	f040 0001 	orrne.w	r0, r0, #1
 8000b08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b14:	ea40 000c 	orr.w	r0, r0, ip
 8000b18:	fa23 f302 	lsr.w	r3, r3, r2
 8000b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b20:	e7cc      	b.n	8000abc <__aeabi_d2f+0x14>
 8000b22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b26:	d107      	bne.n	8000b38 <__aeabi_d2f+0x90>
 8000b28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b2c:	bf1e      	ittt	ne
 8000b2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b36:	4770      	bxne	lr
 8000b38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <main>:
FONT_INFO CurrentFont;

uint8_t zmienna1, zmienna2, zmienna3;
void key_proc1(void);

int main(void) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	SystemClock_Config();
 8000b4c:	f002 f8e8 	bl	8002d20 <SystemClock_Config>
	RCC_gpio_init();
 8000b50:	f002 fb7a 	bl	8003248 <RCC_gpio_init>
	sw_led_debug_init();
 8000b54:	f002 fbd2 	bl	80032fc <sw_led_debug_init>
	sw_softTimers_init( 1, MICRO_SEC );
 8000b58:	2102      	movs	r1, #2
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	f003 f9e7 	bl	8003f2e <sw_softTimers_init>

	sw_i2c_simple_init();
 8000b60:	f001 f9d6 	bl	8001f10 <sw_i2c_simple_init>
	delay_ms(100);
 8000b64:	2064      	movs	r0, #100	; 0x64
 8000b66:	f003 fa81 	bl	800406c <delay_ms>

	sw_ssd1306_init();
 8000b6a:	f002 fcd9 	bl	8003520 <sw_ssd1306_init>
	delay_ms(100);
 8000b6e:	2064      	movs	r0, #100	; 0x64
 8000b70:	f003 fa7c 	bl	800406c <delay_ms>

//	VL53L0X__setup();
	delay_ms(100);
 8000b74:	2064      	movs	r0, #100	; 0x64
 8000b76:	f003 fa79 	bl	800406c <delay_ms>

	if ( vcnl4010_init() ) {
 8000b7a:	f002 fa71 	bl	8003060 <vcnl4010_init>
//		glcd_puts( 0, 0, "VCNL4010 initialized", 1 );

	} else {
//		glcd_puts( 0, 0, "ERROR", 1 );
	}
	delay_ms(100);
 8000b7e:	2064      	movs	r0, #100	; 0x64
 8000b80:	f003 fa74 	bl	800406c <delay_ms>
	mpu6050_test_init();
 8000b84:	f000 f92a 	bl	8000ddc <mpu6050_test_init>
	MPU6050__setThreshold(3);
 8000b88:	2003      	movs	r0, #3
 8000b8a:	f001 fe9d 	bl	80028c8 <MPU6050__setThreshold>
	MPU6050__calibrateGyro(50);
 8000b8e:	2032      	movs	r0, #50	; 0x32
 8000b90:	f001 fef4 	bl	800297c <MPU6050__calibrateGyro>
//	MPU6050_calibration();

//	I2CSTATUS status = sw_i2c_IsDeviceReady( ADDRESS_DEFAULT << 1, 3, 3 );
//	sw_i2c_slave_test( ADDRESS_DEFAULT << 1 );

	softTimer3 = 200;
 8000b94:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <main+0xa0>)
 8000b96:	22c8      	movs	r2, #200	; 0xc8
 8000b98:	801a      	strh	r2, [r3, #0]
	register_measure_callback( pomiar );
 8000b9a:	4814      	ldr	r0, [pc, #80]	; (8000bec <main+0xa4>)
 8000b9c:	f002 f9f4 	bl	8002f88 <register_measure_callback>

//	paj7620_init( fps_120 );
	delay_ms(100);
 8000ba0:	2064      	movs	r0, #100	; 0x64
 8000ba2:	f003 fa63 	bl	800406c <delay_ms>

//    register_gesture_callback( my_gesture, NULL );
	gpio_pin_cfg( PORTB, PB4, gpio_mode_in_PU );
 8000ba6:	2210      	movs	r2, #16
 8000ba8:	2110      	movs	r1, #16
 8000baa:	4811      	ldr	r0, [pc, #68]	; (8000bf0 <main+0xa8>)
 8000bac:	f002 faba 	bl	8003124 <gpio_pin_cfg>
	register_keyboard_callback(keyboard);
 8000bb0:	4810      	ldr	r0, [pc, #64]	; (8000bf4 <main+0xac>)
 8000bb2:	f000 fb63 	bl	800127c <register_keyboard_callback>

	softTimer3 = 500;
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <main+0xa0>)
 8000bb8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000bbc:	801a      	strh	r2, [r3, #0]
	while(1) {
		key_proc1();
 8000bbe:	f000 f81d 	bl	8000bfc <key_proc1>


//		SW_VCNL4010_MEASURE_EVENT();
//		PAJ7620_EVENT();

		if (softTimer2 == 0) {
 8000bc2:	4b0d      	ldr	r3, [pc, #52]	; (8000bf8 <main+0xb0>)
 8000bc4:	881b      	ldrh	r3, [r3, #0]
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <main+0x8a>
			softTimer2 = 200;
 8000bcc:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <main+0xb0>)
 8000bce:	22c8      	movs	r2, #200	; 0xc8
 8000bd0:	801a      	strh	r2, [r3, #0]
//			sw_led_xor();

//			mpu6050_test_loop();
//			VL53L0X__loop();
		}
		if ( !softTimer3 ) {
 8000bd2:	4b05      	ldr	r3, [pc, #20]	; (8000be8 <main+0xa0>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d1f0      	bne.n	8000bbe <main+0x76>
			sw_ssd1306_display();
 8000bdc:	f002 fc2a 	bl	8003434 <sw_ssd1306_display>
			softTimer3 = 100;
 8000be0:	4b01      	ldr	r3, [pc, #4]	; (8000be8 <main+0xa0>)
 8000be2:	2264      	movs	r2, #100	; 0x64
 8000be4:	801a      	strh	r2, [r3, #0]
		key_proc1();
 8000be6:	e7ea      	b.n	8000bbe <main+0x76>
 8000be8:	20000606 	.word	0x20000606
 8000bec:	08000e6d 	.word	0x08000e6d
 8000bf0:	48000400 	.word	0x48000400
 8000bf4:	08000cc9 	.word	0x08000cc9
 8000bf8:	200005f2 	.word	0x200005f2

08000bfc <key_proc1>:
		}
	}
}

void key_proc1(void) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	if ( StateKey == 1 ) {
 8000c00:	4b2a      	ldr	r3, [pc, #168]	; (8000cac <key_proc1+0xb0>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d116      	bne.n	8000c38 <key_proc1+0x3c>
		zmienna1++;
 8000c0a:	4b29      	ldr	r3, [pc, #164]	; (8000cb0 <key_proc1+0xb4>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b27      	ldr	r3, [pc, #156]	; (8000cb0 <key_proc1+0xb4>)
 8000c14:	701a      	strb	r2, [r3, #0]
		StateKey = 0;
 8000c16:	4b25      	ldr	r3, [pc, #148]	; (8000cac <key_proc1+0xb0>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	701a      	strb	r2, [r3, #0]
//		sw_led_blink();
		TEXT_display_float( 0, 0,  zmienna1, &TextX );
 8000c1c:	4b24      	ldr	r3, [pc, #144]	; (8000cb0 <key_proc1+0xb4>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	ee07 3a90 	vmov	s15, r3
 8000c24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c28:	4a22      	ldr	r2, [pc, #136]	; (8000cb4 <key_proc1+0xb8>)
 8000c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f003 f815 	bl	8003c60 <TEXT_display_float>
	if ( StateKey == 3 ) {
		zmienna2++;
		StateKey = 0;
		TEXT_display_float( 0, 32,  zmienna3, &TextZ );
	}
}
 8000c36:	e036      	b.n	8000ca6 <key_proc1+0xaa>
	if ( StateKey == 2 ) {
 8000c38:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <key_proc1+0xb0>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d116      	bne.n	8000c70 <key_proc1+0x74>
		zmienna2++;
 8000c42:	4b1d      	ldr	r3, [pc, #116]	; (8000cb8 <key_proc1+0xbc>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	3301      	adds	r3, #1
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <key_proc1+0xbc>)
 8000c4c:	701a      	strb	r2, [r3, #0]
		StateKey = 0;
 8000c4e:	4b17      	ldr	r3, [pc, #92]	; (8000cac <key_proc1+0xb0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
		TEXT_display_float( 0, 16,  zmienna2, &TextY );
 8000c54:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <key_proc1+0xbc>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	ee07 3a90 	vmov	s15, r3
 8000c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c60:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <key_proc1+0xc0>)
 8000c62:	eeb0 0a67 	vmov.f32	s0, s15
 8000c66:	2110      	movs	r1, #16
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f002 fff9 	bl	8003c60 <TEXT_display_float>
}
 8000c6e:	e01a      	b.n	8000ca6 <key_proc1+0xaa>
	if ( StateKey == 3 ) {
 8000c70:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <key_proc1+0xb0>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	2b03      	cmp	r3, #3
 8000c78:	d115      	bne.n	8000ca6 <key_proc1+0xaa>
		zmienna2++;
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <key_proc1+0xbc>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	4b0d      	ldr	r3, [pc, #52]	; (8000cb8 <key_proc1+0xbc>)
 8000c84:	701a      	strb	r2, [r3, #0]
		StateKey = 0;
 8000c86:	4b09      	ldr	r3, [pc, #36]	; (8000cac <key_proc1+0xb0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
		TEXT_display_float( 0, 32,  zmienna3, &TextZ );
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <key_proc1+0xc4>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	ee07 3a90 	vmov	s15, r3
 8000c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c98:	4a0a      	ldr	r2, [pc, #40]	; (8000cc4 <key_proc1+0xc8>)
 8000c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f002 ffdd 	bl	8003c60 <TEXT_display_float>
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	2000010e 	.word	0x2000010e
 8000cb0:	20000568 	.word	0x20000568
 8000cb4:	200005a4 	.word	0x200005a4
 8000cb8:	2000059c 	.word	0x2000059c
 8000cbc:	20000584 	.word	0x20000584
 8000cc0:	200005bc 	.word	0x200005bc
 8000cc4:	20000538 	.word	0x20000538

08000cc8 <keyboard>:


void keyboard(void) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	static uint8_t counter;
	if ( keyboard_ptr()->pressType == SHORT ) {
 8000ccc:	f000 facc 	bl	8001268 <keyboard_ptr>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d113      	bne.n	8000d00 <keyboard+0x38>
//		sw_led_on();
//		sw_led_start_blinking( 2, 100 );
		TEXT_display_float( 0, 0,  ++counter,  	&TextX );
 8000cd8:	4b1b      	ldr	r3, [pc, #108]	; (8000d48 <keyboard+0x80>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b19      	ldr	r3, [pc, #100]	; (8000d48 <keyboard+0x80>)
 8000ce2:	701a      	strb	r2, [r3, #0]
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <keyboard+0x80>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	ee07 3a90 	vmov	s15, r3
 8000cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cf0:	4a16      	ldr	r2, [pc, #88]	; (8000d4c <keyboard+0x84>)
 8000cf2:	eeb0 0a67 	vmov.f32	s0, s15
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f002 ffb1 	bl	8003c60 <TEXT_display_float>
		TEXT_display_float( 0, 0,  --counter,  	&TextX );
	} else
	if ( keyboard_ptr()->pressType == REPEAT ) {
		sw_led_xor();
	}
}
 8000cfe:	e021      	b.n	8000d44 <keyboard+0x7c>
	if ( keyboard_ptr()->pressType == LONG ) {
 8000d00:	f000 fab2 	bl	8001268 <keyboard_ptr>
 8000d04:	4603      	mov	r3, r0
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d113      	bne.n	8000d34 <keyboard+0x6c>
		TEXT_display_float( 0, 0,  --counter,  	&TextX );
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <keyboard+0x80>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	3b01      	subs	r3, #1
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <keyboard+0x80>)
 8000d16:	701a      	strb	r2, [r3, #0]
 8000d18:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <keyboard+0x80>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	ee07 3a90 	vmov	s15, r3
 8000d20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d24:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <keyboard+0x84>)
 8000d26:	eeb0 0a67 	vmov.f32	s0, s15
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f002 ff97 	bl	8003c60 <TEXT_display_float>
}
 8000d32:	e007      	b.n	8000d44 <keyboard+0x7c>
	if ( keyboard_ptr()->pressType == REPEAT ) {
 8000d34:	f000 fa98 	bl	8001268 <keyboard_ptr>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b03      	cmp	r3, #3
 8000d3e:	d101      	bne.n	8000d44 <keyboard+0x7c>
		sw_led_xor();
 8000d40:	f002 fac6 	bl	80032d0 <sw_led_xor>
}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	200000ac 	.word	0x200000ac
 8000d4c:	200005a4 	.word	0x200005a4

08000d50 <srednia1>:



#define MEDIAL	20
static float32_t srednia1( float32_t wartosc ) {
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	ed87 0a01 	vstr	s0, [r7, #4]
	static float32_t bufor1[MEDIAL] 		= {0};
	static uint16_t kolejny_pomiar = 0;
	bufor1[ kolejny_pomiar++ ] = wartosc;
 8000d5a:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <srednia1+0x84>)
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	1c5a      	adds	r2, r3, #1
 8000d60:	b291      	uxth	r1, r2
 8000d62:	4a1c      	ldr	r2, [pc, #112]	; (8000dd4 <srednia1+0x84>)
 8000d64:	8011      	strh	r1, [r2, #0]
 8000d66:	4a1c      	ldr	r2, [pc, #112]	; (8000dd8 <srednia1+0x88>)
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	4413      	add	r3, r2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	601a      	str	r2, [r3, #0]
	if (kolejny_pomiar == MEDIAL) {
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <srednia1+0x84>)
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	2b14      	cmp	r3, #20
 8000d76:	d102      	bne.n	8000d7e <srednia1+0x2e>
		kolejny_pomiar = 0;
 8000d78:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <srednia1+0x84>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	801a      	strh	r2, [r3, #0]
	}

	float32_t wynik = 0;
 8000d7e:	f04f 0300 	mov.w	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 8000d84:	2300      	movs	r3, #0
 8000d86:	72fb      	strb	r3, [r7, #11]
 8000d88:	e00e      	b.n	8000da8 <srednia1+0x58>
		wynik = wynik + bufor1[i];
 8000d8a:	7afb      	ldrb	r3, [r7, #11]
 8000d8c:	4a12      	ldr	r2, [pc, #72]	; (8000dd8 <srednia1+0x88>)
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	4413      	add	r3, r2
 8000d92:	edd3 7a00 	vldr	s15, [r3]
 8000d96:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d9e:	edc7 7a03 	vstr	s15, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 8000da2:	7afb      	ldrb	r3, [r7, #11]
 8000da4:	3301      	adds	r3, #1
 8000da6:	72fb      	strb	r3, [r7, #11]
 8000da8:	7afb      	ldrb	r3, [r7, #11]
 8000daa:	2b13      	cmp	r3, #19
 8000dac:	d9ed      	bls.n	8000d8a <srednia1+0x3a>
	}
	wynik = (float32_t)wynik / MEDIAL;
 8000dae:	ed97 7a03 	vldr	s14, [r7, #12]
 8000db2:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8000db6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dba:	edc7 7a03 	vstr	s15, [r7, #12]
	return wynik;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	ee07 3a90 	vmov	s15, r3
}
 8000dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	200000ae 	.word	0x200000ae
 8000dd8:	200000b0 	.word	0x200000b0

08000ddc <mpu6050_test_init>:
bool mpu6050_test_init(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
//		return false;
//	}
//	MPU6050__calibrateGyro( 5 );	// Kalibracja yroskopu
//	MPU6050__setThreshold( 3 );		// Ustawienie czuoci

	sw_mpu6050_test_init();
 8000de0:	f001 ff1e 	bl	8002c20 <sw_mpu6050_test_init>

	return true;
 8000de4:	2301      	movs	r3, #1
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <srednia2>:

}

// ------------ Definicje funkcji --------------

static uint16_t srednia2( uint16_t wartosc ) {
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	80fb      	strh	r3, [r7, #6]
	static uint16_t bufor2[5] = {0,0,0,0,0};
	static uint8_t kolejny_pomiar = 0;
	bufor2 [ kolejny_pomiar++ ] = wartosc;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <srednia2+0x74>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	1c5a      	adds	r2, r3, #1
 8000dfc:	b2d1      	uxtb	r1, r2
 8000dfe:	4a18      	ldr	r2, [pc, #96]	; (8000e60 <srednia2+0x74>)
 8000e00:	7011      	strb	r1, [r2, #0]
 8000e02:	4619      	mov	r1, r3
 8000e04:	4a17      	ldr	r2, [pc, #92]	; (8000e64 <srednia2+0x78>)
 8000e06:	88fb      	ldrh	r3, [r7, #6]
 8000e08:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	if (kolejny_pomiar == 5) {
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <srednia2+0x74>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b05      	cmp	r3, #5
 8000e12:	d102      	bne.n	8000e1a <srednia2+0x2e>
		kolejny_pomiar = 0;
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <srednia2+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
	}

	uint32_t wynik = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000e1e:	2300      	movs	r3, #0
 8000e20:	72fb      	strb	r3, [r7, #11]
 8000e22:	e00a      	b.n	8000e3a <srednia2+0x4e>
		wynik = wynik + bufor2[i];
 8000e24:	7afb      	ldrb	r3, [r7, #11]
 8000e26:	4a0f      	ldr	r2, [pc, #60]	; (8000e64 <srednia2+0x78>)
 8000e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	4413      	add	r3, r2
 8000e32:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000e34:	7afb      	ldrb	r3, [r7, #11]
 8000e36:	3301      	adds	r3, #1
 8000e38:	72fb      	strb	r3, [r7, #11]
 8000e3a:	7afb      	ldrb	r3, [r7, #11]
 8000e3c:	2b04      	cmp	r3, #4
 8000e3e:	d9f1      	bls.n	8000e24 <srednia2+0x38>
	}
	wynik = (uint16_t)wynik / 5;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	4a08      	ldr	r2, [pc, #32]	; (8000e68 <srednia2+0x7c>)
 8000e46:	fba2 2303 	umull	r2, r3, r2, r3
 8000e4a:	089b      	lsrs	r3, r3, #2
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	60fb      	str	r3, [r7, #12]
	return wynik;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	b29b      	uxth	r3, r3
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	20000100 	.word	0x20000100
 8000e64:	20000104 	.word	0x20000104
 8000e68:	cccccccd 	.word	0xcccccccd

08000e6c <pomiar>:


void pomiar( T_RESULTS *pomiar1 ) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
	uint16_t result;

	// Skadamy wynik 16 bitowy z 8 bitowych
	result = ( (uint16_t)pomiar1->proximityHigh<<8 ) | pomiar1->proximityLow;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	789b      	ldrb	r3, [r3, #2]
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	b21a      	sxth	r2, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	78db      	ldrb	r3, [r3, #3]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	81fb      	strh	r3, [r7, #14]
	proximityAverage = srednia1(result ),
 8000e88:	89fb      	ldrh	r3, [r7, #14]
 8000e8a:	ee07 3a90 	vmov	s15, r3
 8000e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff ff5b 	bl	8000d50 <srednia1>
 8000e9a:	eef0 7a40 	vmov.f32	s15, s0
 8000e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ea2:	ee17 3a90 	vmov	r3, s15
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <pomiar+0x78>)
 8000eaa:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 0, result, 1 );

	result = ( (uint16_t)pomiar1->ambientHigh<<8 )   | pomiar1->ambientLow;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	785b      	ldrb	r3, [r3, #1]
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	b21b      	sxth	r3, r3
 8000ebe:	81fb      	strh	r3, [r7, #14]
	ambilightAverage = srednia2(result);
 8000ec0:	89fb      	ldrh	r3, [r7, #14]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff92 	bl	8000dec <srednia2>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <pomiar+0x7c>)
 8000ece:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 36, result, 1 );

	gpio_pin_XOR( DEBUG_PORT0, DEBUG_PIN0 );
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed6:	f002 f9dc 	bl	8003292 <gpio_pin_XOR>
}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200005a0 	.word	0x200005a0
 8000ee8:	2000059e 	.word	0x2000059e

08000eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ef0:	e7fe      	b.n	8000ef0 <NMI_Handler+0x4>

08000ef2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ef6:	e7fe      	b.n	8000ef6 <HardFault_Handler+0x4>

08000ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000efc:	e7fe      	b.n	8000efc <MemManage_Handler+0x4>

08000efe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f02:	e7fe      	b.n	8000f02 <BusFault_Handler+0x4>

08000f04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f08:	e7fe      	b.n	8000f08 <UsageFault_Handler+0x4>

08000f0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <SystemInit+0x5c>)
 8000f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f3e:	4a14      	ldr	r2, [pc, #80]	; (8000f90 <SystemInit+0x5c>)
 8000f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <SystemInit+0x60>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a11      	ldr	r2, [pc, #68]	; (8000f94 <SystemInit+0x60>)
 8000f4e:	f043 0301 	orr.w	r3, r3, #1
 8000f52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <SystemInit+0x60>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <SystemInit+0x60>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <SystemInit+0x60>)
 8000f60:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f64:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f68:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <SystemInit+0x60>)
 8000f6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f70:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <SystemInit+0x60>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a07      	ldr	r2, [pc, #28]	; (8000f94 <SystemInit+0x60>)
 8000f78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f7c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <SystemInit+0x60>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	619a      	str	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	e000ed00 	.word	0xe000ed00
 8000f94:	40021000 	.word	0x40021000

08000f98 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000f9e:	4b4f      	ldr	r3, [pc, #316]	; (80010dc <SystemCoreClockUpdate+0x144>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d107      	bne.n	8000fba <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000faa:	4b4c      	ldr	r3, [pc, #304]	; (80010dc <SystemCoreClockUpdate+0x144>)
 8000fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	f003 030f 	and.w	r3, r3, #15
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	e005      	b.n	8000fc6 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000fba:	4b48      	ldr	r3, [pc, #288]	; (80010dc <SystemCoreClockUpdate+0x144>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	091b      	lsrs	r3, r3, #4
 8000fc0:	f003 030f 	and.w	r3, r3, #15
 8000fc4:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000fc6:	4a46      	ldr	r2, [pc, #280]	; (80010e0 <SystemCoreClockUpdate+0x148>)
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fce:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000fd0:	4b42      	ldr	r3, [pc, #264]	; (80010dc <SystemCoreClockUpdate+0x144>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f003 030c 	and.w	r3, r3, #12
 8000fd8:	2b0c      	cmp	r3, #12
 8000fda:	d866      	bhi.n	80010aa <SystemCoreClockUpdate+0x112>
 8000fdc:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <SystemCoreClockUpdate+0x4c>)
 8000fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe2:	bf00      	nop
 8000fe4:	08001019 	.word	0x08001019
 8000fe8:	080010ab 	.word	0x080010ab
 8000fec:	080010ab 	.word	0x080010ab
 8000ff0:	080010ab 	.word	0x080010ab
 8000ff4:	08001021 	.word	0x08001021
 8000ff8:	080010ab 	.word	0x080010ab
 8000ffc:	080010ab 	.word	0x080010ab
 8001000:	080010ab 	.word	0x080010ab
 8001004:	08001029 	.word	0x08001029
 8001008:	080010ab 	.word	0x080010ab
 800100c:	080010ab 	.word	0x080010ab
 8001010:	080010ab 	.word	0x080010ab
 8001014:	08001031 	.word	0x08001031
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001018:	4a32      	ldr	r2, [pc, #200]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	6013      	str	r3, [r2, #0]
      break;
 800101e:	e048      	b.n	80010b2 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001020:	4b30      	ldr	r3, [pc, #192]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 8001022:	4a31      	ldr	r2, [pc, #196]	; (80010e8 <SystemCoreClockUpdate+0x150>)
 8001024:	601a      	str	r2, [r3, #0]
      break;
 8001026:	e044      	b.n	80010b2 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001028:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 800102a:	4a30      	ldr	r2, [pc, #192]	; (80010ec <SystemCoreClockUpdate+0x154>)
 800102c:	601a      	str	r2, [r3, #0]
      break;
 800102e:	e040      	b.n	80010b2 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001030:	4b2a      	ldr	r3, [pc, #168]	; (80010dc <SystemCoreClockUpdate+0x144>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800103a:	4b28      	ldr	r3, [pc, #160]	; (80010dc <SystemCoreClockUpdate+0x144>)
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	091b      	lsrs	r3, r3, #4
 8001040:	f003 0307 	and.w	r3, r3, #7
 8001044:	3301      	adds	r3, #1
 8001046:	60bb      	str	r3, [r7, #8]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b02      	cmp	r3, #2
 800104c:	d003      	beq.n	8001056 <SystemCoreClockUpdate+0xbe>
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b03      	cmp	r3, #3
 8001052:	d006      	beq.n	8001062 <SystemCoreClockUpdate+0xca>
 8001054:	e00b      	b.n	800106e <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8001056:	4a24      	ldr	r2, [pc, #144]	; (80010e8 <SystemCoreClockUpdate+0x150>)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	fbb2 f3f3 	udiv	r3, r2, r3
 800105e:	613b      	str	r3, [r7, #16]
          break;
 8001060:	e00b      	b.n	800107a <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8001062:	4a22      	ldr	r2, [pc, #136]	; (80010ec <SystemCoreClockUpdate+0x154>)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	fbb2 f3f3 	udiv	r3, r2, r3
 800106a:	613b      	str	r3, [r7, #16]
          break;
 800106c:	e005      	b.n	800107a <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 800106e:	697a      	ldr	r2, [r7, #20]
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	fbb2 f3f3 	udiv	r3, r2, r3
 8001076:	613b      	str	r3, [r7, #16]
          break;
 8001078:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <SystemCoreClockUpdate+0x144>)
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	fb02 f303 	mul.w	r3, r2, r3
 800108a:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <SystemCoreClockUpdate+0x144>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	0e5b      	lsrs	r3, r3, #25
 8001092:	f003 0303 	and.w	r3, r3, #3
 8001096:	3301      	adds	r3, #1
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a4:	4a0f      	ldr	r2, [pc, #60]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 80010a6:	6013      	str	r3, [r2, #0]
      break;
 80010a8:	e003      	b.n	80010b2 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80010aa:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	6013      	str	r3, [r2, #0]
      break;
 80010b0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80010b2:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <SystemCoreClockUpdate+0x144>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	091b      	lsrs	r3, r3, #4
 80010b8:	f003 030f 	and.w	r3, r3, #15
 80010bc:	4a0c      	ldr	r2, [pc, #48]	; (80010f0 <SystemCoreClockUpdate+0x158>)
 80010be:	5cd3      	ldrb	r3, [r2, r3]
 80010c0:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80010c2:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	fa22 f303 	lsr.w	r3, r2, r3
 80010cc:	4a05      	ldr	r2, [pc, #20]	; (80010e4 <SystemCoreClockUpdate+0x14c>)
 80010ce:	6013      	str	r3, [r2, #0]
}
 80010d0:	bf00      	nop
 80010d2:	371c      	adds	r7, #28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40021000 	.word	0x40021000
 80010e0:	08004e68 	.word	0x08004e68
 80010e4:	20000000 	.word	0x20000000
 80010e8:	00f42400 	.word	0x00f42400
 80010ec:	007a1200 	.word	0x007a1200
 80010f0:	08004e58 	.word	0x08004e58

080010f4 <gpio_pin_READ>:
extern void gpio_pin_LO( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void gpio_pin_HI( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void RCC_gpio_init( void );

static inline uint8_t gpio_pin_READ( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
//	if ( (port->IDR & pin) ) return 1;
	if ( !(port->IDR & pin) ) return 1;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691a      	ldr	r2, [r3, #16]
 8001104:	887b      	ldrh	r3, [r7, #2]
 8001106:	4013      	ands	r3, r2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <gpio_pin_READ+0x1c>
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <gpio_pin_READ+0x1e>
	else return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <sw_get_single_key>:
#define BTN1_PORT				PORTB
#define BTN1_PIN				PB4
#define learn_key1_pressed()	gpio_pin_READ( BTN1_PORT, BTN1_PIN )

/********************************* Obsuga kilku klawiszy  *******************************/
static inline uint8_t sw_get_single_key( void ) {
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	if ( learn_key1_pressed() )
 8001124:	2110      	movs	r1, #16
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <sw_get_single_key+0x1c>)
 8001128:	f7ff ffe4 	bl	80010f4 <gpio_pin_READ>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <sw_get_single_key+0x16>
		return 1;									// Przycisk 1 wcinity
 8001132:	2301      	movs	r3, #1
 8001134:	e000      	b.n	8001138 <sw_get_single_key+0x18>
	return 0;										// Przyciski zwolnione
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	bd80      	pop	{r7, pc}
 800113c:	48000400 	.word	0x48000400

08001140 <keyPressed>:
	if ( state == keyRELEASED && lastState == keyPRESSED )
		return stateRISE;
	return 0;
}

static void keyPressed( void ) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
	volatile static uint8_t lastState = keyRELEASED;

	uint8_t pressKeyCheck = sw_get_single_key() ? keyPRESSED : keyRELEASED;
 8001146:	f7ff ffeb 	bl	8001120 <sw_get_single_key>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <keyPressed+0x14>
 8001150:	2301      	movs	r3, #1
 8001152:	e000      	b.n	8001156 <keyPressed+0x16>
 8001154:	2302      	movs	r3, #2
 8001156:	71fb      	strb	r3, [r7, #7]
	uint8_t slope 		  = analyze_slope( pressKeyCheck, lastState );
 8001158:	4b3f      	ldr	r3, [pc, #252]	; (8001258 <keyPressed+0x118>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2da      	uxtb	r2, r3
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	717b      	strb	r3, [r7, #5]
 8001162:	4613      	mov	r3, r2
 8001164:	713b      	strb	r3, [r7, #4]
	if ( state == keyPRESSED  && lastState == keyRELEASED )
 8001166:	797b      	ldrb	r3, [r7, #5]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d104      	bne.n	8001176 <keyPressed+0x36>
 800116c:	793b      	ldrb	r3, [r7, #4]
 800116e:	2b02      	cmp	r3, #2
 8001170:	d101      	bne.n	8001176 <keyPressed+0x36>
		return stateFALL;
 8001172:	2301      	movs	r3, #1
 8001174:	e008      	b.n	8001188 <keyPressed+0x48>
	if ( state == keyRELEASED && lastState == keyPRESSED )
 8001176:	797b      	ldrb	r3, [r7, #5]
 8001178:	2b02      	cmp	r3, #2
 800117a:	d104      	bne.n	8001186 <keyPressed+0x46>
 800117c:	793b      	ldrb	r3, [r7, #4]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d101      	bne.n	8001186 <keyPressed+0x46>
		return stateRISE;
 8001182:	2302      	movs	r3, #2
 8001184:	e000      	b.n	8001188 <keyPressed+0x48>
	return 0;
 8001186:	2300      	movs	r3, #0
	uint8_t slope 		  = analyze_slope( pressKeyCheck, lastState );
 8001188:	71bb      	strb	r3, [r7, #6]

	if ( pressKeyCheck == keyPRESSED ) {
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d141      	bne.n	8001214 <keyPressed+0xd4>

		switch ( keyAction ) {
 8001190:	4b32      	ldr	r3, [pc, #200]	; (800125c <keyPressed+0x11c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b04      	cmp	r3, #4
 8001196:	d851      	bhi.n	800123c <keyPressed+0xfc>
 8001198:	a201      	add	r2, pc, #4	; (adr r2, 80011a0 <keyPressed+0x60>)
 800119a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800119e:	bf00      	nop
 80011a0:	080011b5 	.word	0x080011b5
 80011a4:	080011c3 	.word	0x080011c3
 80011a8:	080011dd 	.word	0x080011dd
 80011ac:	0800123d 	.word	0x0800123d
 80011b0:	080011fd 	.word	0x080011fd
			case action_idle:
				keyAction 		= action_debounce;
 80011b4:	4b29      	ldr	r3, [pc, #164]	; (800125c <keyPressed+0x11c>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
				debounceTimer 	= 50;					// 50 ms na debouncing
 80011ba:	4b29      	ldr	r3, [pc, #164]	; (8001260 <keyPressed+0x120>)
 80011bc:	2232      	movs	r2, #50	; 0x32
 80011be:	801a      	strh	r2, [r3, #0]
				return;
 80011c0:	e046      	b.n	8001250 <keyPressed+0x110>
			case action_debounce:
				if ( debounceTimer == 0 ) {
 80011c2:	4b27      	ldr	r3, [pc, #156]	; (8001260 <keyPressed+0x120>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d13c      	bne.n	8001246 <keyPressed+0x106>
					keyAction 		= action_check;
 80011cc:	4b23      	ldr	r3, [pc, #140]	; (800125c <keyPressed+0x11c>)
 80011ce:	2202      	movs	r2, #2
 80011d0:	701a      	strb	r2, [r3, #0]
					debounceTimer	= 400;				// 1000 ms na sprawdzenie czy to krtkie
 80011d2:	4b23      	ldr	r3, [pc, #140]	; (8001260 <keyPressed+0x120>)
 80011d4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80011d8:	801a      	strh	r2, [r3, #0]
				}										// czy dugie przycinicie
				return;
 80011da:	e034      	b.n	8001246 <keyPressed+0x106>
			case action_check:
				if ( debounceTimer == 0 ) {
 80011dc:	4b20      	ldr	r3, [pc, #128]	; (8001260 <keyPressed+0x120>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d131      	bne.n	800124a <keyPressed+0x10a>
					debounceTimer 		= 1000;				// 300 ms na sprawdzenie czy klawisz nadal wcinity
 80011e6:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <keyPressed+0x120>)
 80011e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011ec:	801a      	strh	r2, [r3, #0]
					keyAction 			= action_repeat;	// (start funkcji REPEAT)
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <keyPressed+0x11c>)
 80011f0:	2204      	movs	r2, #4
 80011f2:	701a      	strb	r2, [r3, #0]
					keyboard.pressType	= LONG;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <keyPressed+0x124>)
 80011f6:	2202      	movs	r2, #2
 80011f8:	701a      	strb	r2, [r3, #0]
				}
				return;
 80011fa:	e026      	b.n	800124a <keyPressed+0x10a>
			case action_repeat:
				if ( debounceTimer == 0 ) {
 80011fc:	4b18      	ldr	r3, [pc, #96]	; (8001260 <keyPressed+0x120>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	b29b      	uxth	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d123      	bne.n	800124e <keyPressed+0x10e>
					debounceTimer		= 100;			// 100 ms - czas powtarzania funkcji REPEAT
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <keyPressed+0x120>)
 8001208:	2264      	movs	r2, #100	; 0x64
 800120a:	801a      	strh	r2, [r3, #0]
					keyboard.pressType	= REPEAT;		// (start funkcji REPEAT)
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <keyPressed+0x124>)
 800120e:	2203      	movs	r2, #3
 8001210:	701a      	strb	r2, [r3, #0]
				}
				return;
 8001212:	e01c      	b.n	800124e <keyPressed+0x10e>
			default:
				break;
		}
	} else {
		if ( keyAction == action_check ) {
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <keyPressed+0x11c>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d10b      	bne.n	8001234 <keyPressed+0xf4>
			if (debounceTimer) {
 800121c:	4b10      	ldr	r3, [pc, #64]	; (8001260 <keyPressed+0x120>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	b29b      	uxth	r3, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00b      	beq.n	800123e <keyPressed+0xfe>
				keyAction 			= action_idle;
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <keyPressed+0x11c>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
				keyboard.pressType	= SHORT;		// Zwracamy SHORT, gdy zwolnilimy klawisz
 800122c:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <keyPressed+0x124>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	e004      	b.n	800123e <keyPressed+0xfe>
			}										// zanim upyn czas 500 ms (LONG)
		} else {
			keyAction = action_idle;
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <keyPressed+0x11c>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
 800123a:	e000      	b.n	800123e <keyPressed+0xfe>
				break;
 800123c:	bf00      	nop
		}
	}
	lastState = pressKeyCheck;
 800123e:	4a06      	ldr	r2, [pc, #24]	; (8001258 <keyPressed+0x118>)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	7013      	strb	r3, [r2, #0]
 8001244:	e004      	b.n	8001250 <keyPressed+0x110>
				return;
 8001246:	bf00      	nop
 8001248:	e002      	b.n	8001250 <keyPressed+0x110>
				return;
 800124a:	bf00      	nop
 800124c:	e000      	b.n	8001250 <keyPressed+0x110>
				return;
 800124e:	bf00      	nop
}
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000004 	.word	0x20000004
 800125c:	20000112 	.word	0x20000112
 8001260:	200005ec 	.word	0x200005ec
 8001264:	20000110 	.word	0x20000110

08001268 <keyboard_ptr>:
/********************************************************************************************/

T_KEYB * keyboard_ptr(void) {
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
	return &keyboard;
 800126c:	4b02      	ldr	r3, [pc, #8]	; (8001278 <keyboard_ptr+0x10>)
}
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	20000110 	.word	0x20000110

0800127c <register_keyboard_callback>:

static void ( *keyboard_callback )( void );
void register_keyboard_callback( void (*callback)( void) ) {
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	keyboard_callback = callback;
 8001284:	4a04      	ldr	r2, [pc, #16]	; (8001298 <register_keyboard_callback+0x1c>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6013      	str	r3, [r2, #0]
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	20000114 	.word	0x20000114

0800129c <SW_KEYBOARD_EVENT>:

void SW_KEYBOARD_EVENT( void ) {
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	keyPressed();
 80012a0:	f7ff ff4e 	bl	8001140 <keyPressed>
	if ( keyboard.pressType != 0 ) {
 80012a4:	4b09      	ldr	r3, [pc, #36]	; (80012cc <SW_KEYBOARD_EVENT+0x30>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00d      	beq.n	80012c8 <SW_KEYBOARD_EVENT+0x2c>
		if( keyboard_callback ) {
 80012ac:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <SW_KEYBOARD_EVENT+0x34>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d009      	beq.n	80012c8 <SW_KEYBOARD_EVENT+0x2c>
			keyboard_callback();
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <SW_KEYBOARD_EVENT+0x34>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4798      	blx	r3
	keyboard.pressType		= IDLE;
 80012ba:	4b04      	ldr	r3, [pc, #16]	; (80012cc <SW_KEYBOARD_EVENT+0x30>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
	keyboard.keysDecoded[0] = 0;
 80012c0:	4b02      	ldr	r3, [pc, #8]	; (80012cc <SW_KEYBOARD_EVENT+0x30>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	705a      	strb	r2, [r3, #1]
}
 80012c6:	bf00      	nop
			machine_state_reset();
		}
	}
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000110 	.word	0x20000110
 80012d0:	20000114 	.word	0x20000114

080012d4 <sw_i2c_write_buff>:
		}
	}
	return I2C_Ok;
}

static I2CSTATUS sw_i2c_write_buff( uint16_t nBytes, const uint8_t * pBuff ) {
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	6039      	str	r1, [r7, #0]
 80012de:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 80012e0:	2300      	movs	r3, #0
 80012e2:	81fb      	strh	r3, [r7, #14]
 80012e4:	e043      	b.n	800136e <sw_i2c_write_buff+0x9a>
	whileTimer = 2;
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <sw_i2c_write_buff+0xb0>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 80012ec:	e013      	b.n	8001316 <sw_i2c_write_buff+0x42>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80012ee:	4b25      	ldr	r3, [pc, #148]	; (8001384 <sw_i2c_write_buff+0xb0>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d10e      	bne.n	8001316 <sw_i2c_write_buff+0x42>
}
static INLINE bool sw_is_TXIS_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
}
static INLINE bool sw_is_NACK_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80012f8:	4b23      	ldr	r3, [pc, #140]	; (8001388 <sw_i2c_write_buff+0xb4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f003 0310 	and.w	r3, r3, #16
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <sw_i2c_write_buff+0x38>
 8001308:	2301      	movs	r3, #1
 800130a:	e000      	b.n	800130e <sw_i2c_write_buff+0x3a>
 800130c:	2300      	movs	r3, #0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <sw_i2c_write_buff+0x42>
			return I2C_Nack;
 8001312:	2302      	movs	r3, #2
 8001314:	e010      	b.n	8001338 <sw_i2c_write_buff+0x64>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <sw_i2c_write_buff+0xb4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <sw_i2c_write_buff+0x56>
 8001326:	2301      	movs	r3, #1
 8001328:	e000      	b.n	800132c <sw_i2c_write_buff+0x58>
 800132a:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 800132c:	f083 0301 	eor.w	r3, r3, #1
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1db      	bne.n	80012ee <sw_i2c_write_buff+0x1a>
	return I2C_Ok;
 8001336:	2300      	movs	r3, #0
		if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <sw_i2c_write_buff+0x6c>
 800133c:	2301      	movs	r3, #1
 800133e:	e01b      	b.n	8001378 <sw_i2c_write_buff+0xa4>
		sw_i2c_write( *pBuff++ );
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	603a      	str	r2, [r7, #0]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	737b      	strb	r3, [r7, #13]
static INLINE void 		sw_i2c_stop(void)  {
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
}
static INLINE I2CSTATUS sw_i2c_write( uint8_t data ) {
	hI2Cx->I2C->TXDR = data;								// First write byte
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <sw_i2c_write_buff+0xb4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	7b7a      	ldrb	r2, [r7, #13]
 8001352:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001354:	bf00      	nop
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <sw_i2c_write_buff+0xb4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f7      	beq.n	8001356 <sw_i2c_write_buff+0x82>
	return I2C_Ok;
 8001366:	bf00      	nop
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001368:	89fb      	ldrh	r3, [r7, #14]
 800136a:	3301      	adds	r3, #1
 800136c:	81fb      	strh	r3, [r7, #14]
 800136e:	89fa      	ldrh	r2, [r7, #14]
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	429a      	cmp	r2, r3
 8001374:	d3b7      	bcc.n	80012e6 <sw_i2c_write_buff+0x12>
	}
	return I2C_Ok;
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	200005f0 	.word	0x200005f0
 8001388:	20000008 	.word	0x20000008

0800138c <sw_i2c_read_buff>:
static I2CSTATUS sw_i2c_read_buff( uint16_t nBytes, uint8_t * pBuff ) {
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001398:	2300      	movs	r3, #0
 800139a:	81fb      	strh	r3, [r7, #14]
 800139c:	e027      	b.n	80013ee <sw_i2c_read_buff+0x62>
		while( sw_is_RXNE_flag_ready() == false ) {}
 800139e:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 80013a0:	4b18      	ldr	r3, [pc, #96]	; (8001404 <sw_i2c_read_buff+0x78>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <sw_i2c_read_buff+0x28>
 80013b0:	2301      	movs	r3, #1
 80013b2:	e000      	b.n	80013b6 <sw_i2c_read_buff+0x2a>
 80013b4:	2300      	movs	r3, #0
 80013b6:	f083 0301 	eor.w	r3, r3, #1
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ef      	bne.n	80013a0 <sw_i2c_read_buff+0x14>
		*pBuff++ = sw_i2c_read( DUMMY );
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	603a      	str	r2, [r7, #0]
 80013c6:	2200      	movs	r2, #0
 80013c8:	737a      	strb	r2, [r7, #13]
}
static INLINE uint8_t	sw_i2c_read( uint8_t dummy ) {
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 80013ca:	bf00      	nop
 80013cc:	4a0d      	ldr	r2, [pc, #52]	; (8001404 <sw_i2c_read_buff+0x78>)
 80013ce:	6812      	ldr	r2, [r2, #0]
 80013d0:	6812      	ldr	r2, [r2, #0]
 80013d2:	6992      	ldr	r2, [r2, #24]
 80013d4:	f002 0204 	and.w	r2, r2, #4
 80013d8:	2a00      	cmp	r2, #0
 80013da:	d0f7      	beq.n	80013cc <sw_i2c_read_buff+0x40>
	return ( hI2Cx->I2C->RXDR & 0xFF );
 80013dc:	4a09      	ldr	r2, [pc, #36]	; (8001404 <sw_i2c_read_buff+0x78>)
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 80013e8:	89fb      	ldrh	r3, [r7, #14]
 80013ea:	3301      	adds	r3, #1
 80013ec:	81fb      	strh	r3, [r7, #14]
 80013ee:	89fa      	ldrh	r2, [r7, #14]
 80013f0:	88fb      	ldrh	r3, [r7, #6]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d3d3      	bcc.n	800139e <sw_i2c_read_buff+0x12>
	}
	return I2C_Ok;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	20000008 	.word	0x20000008

08001408 <sw_i2c_write_byte>:
/********************************************************************************/


/*********************************** Write 1 byte *******************************/
static I2CSTATUS sw_i2c_write_byte( uint8_t byte, bool repeatedStart ) {
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	460a      	mov	r2, r1
 8001412:	71fb      	strb	r3, [r7, #7]
 8001414:	4613      	mov	r3, r2
 8001416:	71bb      	strb	r3, [r7, #6]
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8001418:	4b5b      	ldr	r3, [pc, #364]	; (8001588 <sw_i2c_write_byte+0x180>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	4b59      	ldr	r3, [pc, #356]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 800142e:	4b56      	ldr	r3, [pc, #344]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	4b54      	ldr	r3, [pc, #336]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	bf00      	nop
 8001444:	2301      	movs	r3, #1
 8001446:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001448:	4b50      	ldr	r3, [pc, #320]	; (800158c <sw_i2c_write_byte+0x184>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001450:	7bfa      	ldrb	r2, [r7, #15]
 8001452:	0412      	lsls	r2, r2, #16
 8001454:	4611      	mov	r1, r2
 8001456:	4a4d      	ldr	r2, [pc, #308]	; (800158c <sw_i2c_write_byte+0x184>)
 8001458:	430b      	orrs	r3, r1
 800145a:	6053      	str	r3, [r2, #4]
}
 800145c:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 800145e:	4b4a      	ldr	r3, [pc, #296]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	4b48      	ldr	r3, [pc, #288]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001470:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8001472:	4b47      	ldr	r3, [pc, #284]	; (8001590 <sw_i2c_write_byte+0x188>)
 8001474:	2202      	movs	r2, #2
 8001476:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001478:	e013      	b.n	80014a2 <sw_i2c_write_byte+0x9a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 800147a:	4b45      	ldr	r3, [pc, #276]	; (8001590 <sw_i2c_write_byte+0x188>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	b29b      	uxth	r3, r3
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10e      	bne.n	80014a2 <sw_i2c_write_byte+0x9a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001484:	4b40      	ldr	r3, [pc, #256]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f003 0310 	and.w	r3, r3, #16
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <sw_i2c_write_byte+0x90>
 8001494:	2301      	movs	r3, #1
 8001496:	e000      	b.n	800149a <sw_i2c_write_byte+0x92>
 8001498:	2300      	movs	r3, #0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <sw_i2c_write_byte+0x9a>
			return I2C_Nack;
 800149e:	2302      	movs	r3, #2
 80014a0:	e010      	b.n	80014c4 <sw_i2c_write_byte+0xbc>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 80014a2:	4b39      	ldr	r3, [pc, #228]	; (8001588 <sw_i2c_write_byte+0x180>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <sw_i2c_write_byte+0xae>
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <sw_i2c_write_byte+0xb0>
 80014b6:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 80014b8:	f083 0301 	eor.w	r3, r3, #1
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1db      	bne.n	800147a <sw_i2c_write_byte+0x72>
	return I2C_Ok;
 80014c2:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(1);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <sw_i2c_write_byte+0xc4>
 80014c8:	2301      	movs	r3, #1
 80014ca:	e057      	b.n	800157c <sw_i2c_write_byte+0x174>
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 80014d0:	4b2d      	ldr	r3, [pc, #180]	; (8001588 <sw_i2c_write_byte+0x180>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	7bba      	ldrb	r2, [r7, #14]
 80014d8:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 80014da:	bf00      	nop
 80014dc:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <sw_i2c_write_byte+0x180>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d0f7      	beq.n	80014dc <sw_i2c_write_byte+0xd4>
	whileTimer = 2;
 80014ec:	4b28      	ldr	r3, [pc, #160]	; (8001590 <sw_i2c_write_byte+0x188>)
 80014ee:	2202      	movs	r2, #2
 80014f0:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 80014f2:	e013      	b.n	800151c <sw_i2c_write_byte+0x114>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <sw_i2c_write_byte+0x188>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10e      	bne.n	800151c <sw_i2c_write_byte+0x114>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80014fe:	4b22      	ldr	r3, [pc, #136]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	f003 0310 	and.w	r3, r3, #16
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <sw_i2c_write_byte+0x10a>
 800150e:	2301      	movs	r3, #1
 8001510:	e000      	b.n	8001514 <sw_i2c_write_byte+0x10c>
 8001512:	2300      	movs	r3, #0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <sw_i2c_write_byte+0x114>
			return I2C_Nack;
 8001518:	2302      	movs	r3, #2
 800151a:	e010      	b.n	800153e <sw_i2c_write_byte+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 800151c:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <sw_i2c_write_byte+0x180>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <sw_i2c_write_byte+0x128>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <sw_i2c_write_byte+0x12a>
 8001530:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001532:	f083 0301 	eor.w	r3, r3, #1
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1db      	bne.n	80014f4 <sw_i2c_write_byte+0xec>
	return I2C_Ok;
 800153c:	2300      	movs	r3, #0

	sw_i2c_write( byte );
	if ( sw_i2c_isTC_error()   != I2C_Ok ) return I2C_Error;
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <sw_i2c_write_byte+0x13e>
 8001542:	2301      	movs	r3, #1
 8001544:	e01a      	b.n	800157c <sw_i2c_write_byte+0x174>

	if ( !repeatedStart ) sw_i2c_stop();
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	f083 0301 	eor.w	r3, r3, #1
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d013      	beq.n	800157a <sw_i2c_write_byte+0x172>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <sw_i2c_write_byte+0x180>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <sw_i2c_write_byte+0x180>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001564:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001566:	bf00      	nop
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <sw_i2c_write_byte+0x180>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f003 0320 	and.w	r3, r3, #32
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0f7      	beq.n	8001568 <sw_i2c_write_byte+0x160>
}
 8001578:	bf00      	nop
	return I2C_Ok;
 800157a:	2300      	movs	r3, #0
}
 800157c:	4618      	mov	r0, r3
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	20000008 	.word	0x20000008
 800158c:	40005400 	.word	0x40005400
 8001590:	200005f0 	.word	0x200005f0

08001594 <sw_i2c_write_bulk>:
}
********************************************************************************/

/*********************************** Write bulk *********************************/
I2CSTATUS sw_i2c_write_bulk( uint8_t  devAddr, uint8_t regAddr,
						 	 uint16_t nBytes, const uint8_t * pBuff ) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	4603      	mov	r3, r0
 800159e:	71fb      	strb	r3, [r7, #7]
 80015a0:	460b      	mov	r3, r1
 80015a2:	71bb      	strb	r3, [r7, #6]
 80015a4:	4613      	mov	r3, r2
 80015a6:	80bb      	strh	r3, [r7, #4]
	hI2Cx->I2C->CR2 = 0; hI2Cx->I2C->ICR = 0xffffffff;
 80015a8:	4b9e      	ldr	r3, [pc, #632]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2200      	movs	r2, #0
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	4b9c      	ldr	r3, [pc, #624]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f04f 32ff 	mov.w	r2, #4294967295
 80015bc:	61da      	str	r2, [r3, #28]
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 80015c2:	4b98      	ldr	r3, [pc, #608]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80015ce:	f023 0303 	bic.w	r3, r3, #3
 80015d2:	7c79      	ldrb	r1, [r7, #17]
 80015d4:	4a93      	ldr	r2, [pc, #588]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	430b      	orrs	r3, r1
 80015dc:	6053      	str	r3, [r2, #4]
}
 80015de:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 80015e0:	4b90      	ldr	r3, [pc, #576]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	4b8e      	ldr	r3, [pc, #568]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 80015f6:	4b8b      	ldr	r3, [pc, #556]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	4b89      	ldr	r3, [pc, #548]	; (8001824 <sw_i2c_write_bulk+0x290>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_autoend_off();
	sw_i2c_write_dir();

	nBytes++;											// nBytes + 1 (regAddr byte)
 800160c:	88bb      	ldrh	r3, [r7, #4]
 800160e:	3301      	adds	r3, #1
 8001610:	80bb      	strh	r3, [r7, #4]
	if ( nBytes < I2C_CR2_NBYTE_MAX + 1 ) {
 8001612:	88bb      	ldrh	r3, [r7, #4]
 8001614:	2bff      	cmp	r3, #255	; 0xff
 8001616:	d811      	bhi.n	800163c <sw_i2c_write_bulk+0xa8>
		sw_i2c_nBytes( nBytes );
 8001618:	88bb      	ldrh	r3, [r7, #4]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800161e:	4b82      	ldr	r3, [pc, #520]	; (8001828 <sw_i2c_write_bulk+0x294>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001626:	7c3a      	ldrb	r2, [r7, #16]
 8001628:	0412      	lsls	r2, r2, #16
 800162a:	4611      	mov	r1, r2
 800162c:	4a7e      	ldr	r2, [pc, #504]	; (8001828 <sw_i2c_write_bulk+0x294>)
 800162e:	430b      	orrs	r3, r1
 8001630:	6053      	str	r3, [r2, #4]
}
 8001632:	bf00      	nop
		nBytes--;
 8001634:	88bb      	ldrh	r3, [r7, #4]
 8001636:	3b01      	subs	r3, #1
 8001638:	80bb      	strh	r3, [r7, #4]
 800163a:	e016      	b.n	800166a <sw_i2c_write_bulk+0xd6>
 800163c:	23ff      	movs	r3, #255	; 0xff
 800163e:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001640:	4b79      	ldr	r3, [pc, #484]	; (8001828 <sw_i2c_write_bulk+0x294>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	0412      	lsls	r2, r2, #16
 800164c:	4611      	mov	r1, r2
 800164e:	4a76      	ldr	r2, [pc, #472]	; (8001828 <sw_i2c_write_bulk+0x294>)
 8001650:	430b      	orrs	r3, r1
 8001652:	6053      	str	r3, [r2, #4]
}
 8001654:	bf00      	nop
	} else {
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8001656:	4b73      	ldr	r3, [pc, #460]	; (8001824 <sw_i2c_write_bulk+0x290>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	4b71      	ldr	r3, [pc, #452]	; (8001824 <sw_i2c_write_bulk+0x290>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001668:	605a      	str	r2, [r3, #4]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 800166a:	4b6e      	ldr	r3, [pc, #440]	; (8001824 <sw_i2c_write_bulk+0x290>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	4b6c      	ldr	r3, [pc, #432]	; (8001824 <sw_i2c_write_bulk+0x290>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800167c:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 800167e:	4b6b      	ldr	r3, [pc, #428]	; (800182c <sw_i2c_write_bulk+0x298>)
 8001680:	2202      	movs	r2, #2
 8001682:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001684:	e013      	b.n	80016ae <sw_i2c_write_bulk+0x11a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001686:	4b69      	ldr	r3, [pc, #420]	; (800182c <sw_i2c_write_bulk+0x298>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d10e      	bne.n	80016ae <sw_i2c_write_bulk+0x11a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001690:	4b64      	ldr	r3, [pc, #400]	; (8001824 <sw_i2c_write_bulk+0x290>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0310 	and.w	r3, r3, #16
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <sw_i2c_write_bulk+0x110>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <sw_i2c_write_bulk+0x112>
 80016a4:	2300      	movs	r3, #0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <sw_i2c_write_bulk+0x11a>
			return I2C_Nack;
 80016aa:	2302      	movs	r3, #2
 80016ac:	e010      	b.n	80016d0 <sw_i2c_write_bulk+0x13c>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 80016ae:	4b5d      	ldr	r3, [pc, #372]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <sw_i2c_write_bulk+0x12e>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <sw_i2c_write_bulk+0x130>
 80016c2:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 80016c4:	f083 0301 	eor.w	r3, r3, #1
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1db      	bne.n	8001686 <sw_i2c_write_bulk+0xf2>
	return I2C_Ok;
 80016ce:	2300      	movs	r3, #0
	}

	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <sw_i2c_write_bulk+0x144>
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0d3      	b.n	8001880 <sw_i2c_write_bulk+0x2ec>
 80016d8:	79bb      	ldrb	r3, [r7, #6]
 80016da:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 80016dc:	4b51      	ldr	r3, [pc, #324]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	7bba      	ldrb	r2, [r7, #14]
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 80016e6:	bf00      	nop
 80016e8:	4b4e      	ldr	r3, [pc, #312]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d0f7      	beq.n	80016e8 <sw_i2c_write_bulk+0x154>
	whileTimer = 2;
 80016f8:	4b4c      	ldr	r3, [pc, #304]	; (800182c <sw_i2c_write_bulk+0x298>)
 80016fa:	2202      	movs	r2, #2
 80016fc:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 80016fe:	e013      	b.n	8001728 <sw_i2c_write_bulk+0x194>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001700:	4b4a      	ldr	r3, [pc, #296]	; (800182c <sw_i2c_write_bulk+0x298>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	b29b      	uxth	r3, r3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10e      	bne.n	8001728 <sw_i2c_write_bulk+0x194>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 800170a:	4b46      	ldr	r3, [pc, #280]	; (8001824 <sw_i2c_write_bulk+0x290>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	f003 0310 	and.w	r3, r3, #16
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <sw_i2c_write_bulk+0x18a>
 800171a:	2301      	movs	r3, #1
 800171c:	e000      	b.n	8001720 <sw_i2c_write_bulk+0x18c>
 800171e:	2300      	movs	r3, #0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <sw_i2c_write_bulk+0x194>
			return I2C_Nack;
 8001724:	2302      	movs	r3, #2
 8001726:	e010      	b.n	800174a <sw_i2c_write_bulk+0x1b6>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001728:	4b3e      	ldr	r3, [pc, #248]	; (8001824 <sw_i2c_write_bulk+0x290>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <sw_i2c_write_bulk+0x1a8>
 8001738:	2301      	movs	r3, #1
 800173a:	e000      	b.n	800173e <sw_i2c_write_bulk+0x1aa>
 800173c:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 800173e:	f083 0301 	eor.w	r3, r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1db      	bne.n	8001700 <sw_i2c_write_bulk+0x16c>
	return I2C_Ok;
 8001748:	2300      	movs	r3, #0

	sw_i2c_write( regAddr ); 							// First byte, address
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <sw_i2c_write_bulk+0x1be>
 800174e:	2301      	movs	r3, #1
 8001750:	e096      	b.n	8001880 <sw_i2c_write_bulk+0x2ec>

	uint16_t nBlock = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;			//
 8001756:	23fe      	movs	r3, #254	; 0xfe
 8001758:	827b      	strh	r3, [r7, #18]
	uint8_t shift	= 0;
 800175a:	2300      	movs	r3, #0
 800175c:	757b      	strb	r3, [r7, #21]
	while ( nBytes ) {
 800175e:	e077      	b.n	8001850 <sw_i2c_write_bulk+0x2bc>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 8001760:	88bb      	ldrh	r3, [r7, #4]
 8001762:	2bfe      	cmp	r3, #254	; 0xfe
 8001764:	d964      	bls.n	8001830 <sw_i2c_write_bulk+0x29c>
			if ( nBlock == 0) {
 8001766:	8afb      	ldrh	r3, [r7, #22]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d10a      	bne.n	8001782 <sw_i2c_write_bulk+0x1ee>
				n = I2C_CR2_NBYTE_MAX - 1;
 800176c:	23fe      	movs	r3, #254	; 0xfe
 800176e:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff );
 8001770:	8a7b      	ldrh	r3, [r7, #18]
 8001772:	6839      	ldr	r1, [r7, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fdad 	bl	80012d4 <sw_i2c_write_buff>
				nBlock++;
 800177a:	8afb      	ldrh	r3, [r7, #22]
 800177c:	3301      	adds	r3, #1
 800177e:	82fb      	strh	r3, [r7, #22]
 8001780:	e010      	b.n	80017a4 <sw_i2c_write_bulk+0x210>
			} else {
				n = I2C_CR2_NBYTE_MAX;
 8001782:	23ff      	movs	r3, #255	; 0xff
 8001784:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX - 1 );
 8001786:	8afb      	ldrh	r3, [r7, #22]
 8001788:	1c5a      	adds	r2, r3, #1
 800178a:	82fa      	strh	r2, [r7, #22]
 800178c:	461a      	mov	r2, r3
 800178e:	4613      	mov	r3, r2
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	1a9b      	subs	r3, r3, r2
 8001794:	3b01      	subs	r3, #1
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	441a      	add	r2, r3
 800179a:	8a7b      	ldrh	r3, [r7, #18]
 800179c:	4611      	mov	r1, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fd98 	bl	80012d4 <sw_i2c_write_buff>
			}
			while( sw_is_TCR_flag_ready() == false ) {}
 80017a4:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 80017a6:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <sw_i2c_write_bulk+0x226>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <sw_i2c_write_bulk+0x228>
 80017ba:	2300      	movs	r3, #0
 80017bc:	f083 0301 	eor.w	r3, r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1ef      	bne.n	80017a6 <sw_i2c_write_bulk+0x212>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 80017c6:	88bb      	ldrh	r3, [r7, #4]
 80017c8:	3bff      	subs	r3, #255	; 0xff
 80017ca:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 80017cc:	88bb      	ldrh	r3, [r7, #4]
 80017ce:	2bfe      	cmp	r3, #254	; 0xfe
 80017d0:	d81a      	bhi.n	8001808 <sw_i2c_write_bulk+0x274>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80017d2:	4b14      	ldr	r3, [pc, #80]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <sw_i2c_write_bulk+0x290>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80017e4:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );
 80017e6:	88bb      	ldrh	r3, [r7, #4]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	737b      	strb	r3, [r7, #13]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <sw_i2c_write_bulk+0x294>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80017f4:	7b7a      	ldrb	r2, [r7, #13]
 80017f6:	0412      	lsls	r2, r2, #16
 80017f8:	4611      	mov	r1, r2
 80017fa:	4a0b      	ldr	r2, [pc, #44]	; (8001828 <sw_i2c_write_bulk+0x294>)
 80017fc:	430b      	orrs	r3, r1
 80017fe:	6053      	str	r3, [r2, #4]
}
 8001800:	bf00      	nop
				shift = 1;
 8001802:	2301      	movs	r3, #1
 8001804:	757b      	strb	r3, [r7, #21]
 8001806:	e023      	b.n	8001850 <sw_i2c_write_bulk+0x2bc>
 8001808:	23ff      	movs	r3, #255	; 0xff
 800180a:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <sw_i2c_write_bulk+0x294>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001814:	7b3a      	ldrb	r2, [r7, #12]
 8001816:	0412      	lsls	r2, r2, #16
 8001818:	4611      	mov	r1, r2
 800181a:	4a03      	ldr	r2, [pc, #12]	; (8001828 <sw_i2c_write_bulk+0x294>)
 800181c:	430b      	orrs	r3, r1
 800181e:	6053      	str	r3, [r2, #4]
 8001820:	e016      	b.n	8001850 <sw_i2c_write_bulk+0x2bc>
 8001822:	bf00      	nop
 8001824:	20000008 	.word	0x20000008
 8001828:	40005400 	.word	0x40005400
 800182c:	200005f0 	.word	0x200005f0
			} else {
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
			}
		} else {
			sw_i2c_write_buff( nBytes , (uint8_t *)pBuff + nBlock*I2C_CR2_NBYTE_MAX - shift );
 8001830:	8afa      	ldrh	r2, [r7, #22]
 8001832:	4613      	mov	r3, r2
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	1a9b      	subs	r3, r3, r2
 8001838:	461a      	mov	r2, r3
 800183a:	7d7b      	ldrb	r3, [r7, #21]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	441a      	add	r2, r3
 8001842:	88bb      	ldrh	r3, [r7, #4]
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fd44 	bl	80012d4 <sw_i2c_write_buff>
			nBytes = 0;									// End of while() loop
 800184c:	2300      	movs	r3, #0
 800184e:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 8001850:	88bb      	ldrh	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d184      	bne.n	8001760 <sw_i2c_write_bulk+0x1cc>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <sw_i2c_write_bulk+0x2f4>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <sw_i2c_write_bulk+0x2f4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001868:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 800186a:	bf00      	nop
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <sw_i2c_write_bulk+0x2f4>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	f003 0320 	and.w	r3, r3, #32
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0f7      	beq.n	800186c <sw_i2c_write_bulk+0x2d8>
}
 800187c:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000008 	.word	0x20000008

0800188c <sw_i2c_read_bulk>:
/********************************************************************************/

/*********************************** Read bulk **********************************/
I2CSTATUS sw_i2c_read_bulk ( uint8_t  devAddr, uint8_t  regAddr,
							 uint16_t nBytes,  uint8_t * pBuff ) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	4603      	mov	r3, r0
 8001896:	71fb      	strb	r3, [r7, #7]
 8001898:	460b      	mov	r3, r1
 800189a:	71bb      	strb	r3, [r7, #6]
 800189c:	4613      	mov	r3, r2
 800189e:	80bb      	strh	r3, [r7, #4]
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	74fb      	strb	r3, [r7, #19]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 80018a4:	4b6e      	ldr	r3, [pc, #440]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018b0:	f023 0303 	bic.w	r3, r3, #3
 80018b4:	7cf9      	ldrb	r1, [r7, #19]
 80018b6:	4a6a      	ldr	r2, [pc, #424]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018b8:	6812      	ldr	r2, [r2, #0]
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	430b      	orrs	r3, r1
 80018be:	6053      	str	r3, [r2, #4]
}
 80018c0:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_byte( regAddr, I2C_REPEATED_START );
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	2101      	movs	r1, #1
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fd9e 	bl	8001408 <sw_i2c_write_byte>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 80018cc:	4b64      	ldr	r3, [pc, #400]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	4b62      	ldr	r3, [pc, #392]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	bf00      	nop

	sw_i2c_read_dir();

	if ( nBytes <= I2C_CR2_NBYTE_MAX ) {
 80018e2:	88bb      	ldrh	r3, [r7, #4]
 80018e4:	2bff      	cmp	r3, #255	; 0xff
 80018e6:	d817      	bhi.n	8001918 <sw_i2c_read_bulk+0x8c>
		CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80018e8:	4b5d      	ldr	r3, [pc, #372]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	4b5b      	ldr	r3, [pc, #364]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80018fa:	605a      	str	r2, [r3, #4]
		sw_i2c_nBytes( nBytes );
 80018fc:	88bb      	ldrh	r3, [r7, #4]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	74bb      	strb	r3, [r7, #18]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001902:	4b58      	ldr	r3, [pc, #352]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800190a:	7cba      	ldrb	r2, [r7, #18]
 800190c:	0412      	lsls	r2, r2, #16
 800190e:	4611      	mov	r1, r2
 8001910:	4a54      	ldr	r2, [pc, #336]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 8001912:	430b      	orrs	r3, r1
 8001914:	6053      	str	r3, [r2, #4]
}
 8001916:	e016      	b.n	8001946 <sw_i2c_read_bulk+0xba>
	} else {
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8001918:	4b51      	ldr	r3, [pc, #324]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4b4f      	ldr	r3, [pc, #316]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	23ff      	movs	r3, #255	; 0xff
 800192e:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001930:	4b4c      	ldr	r3, [pc, #304]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001938:	7c7a      	ldrb	r2, [r7, #17]
 800193a:	0412      	lsls	r2, r2, #16
 800193c:	4611      	mov	r1, r2
 800193e:	4a49      	ldr	r2, [pc, #292]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 8001940:	430b      	orrs	r3, r1
 8001942:	6053      	str	r3, [r2, #4]
}
 8001944:	bf00      	nop
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
	}

	uint16_t nBlock = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;
 800194a:	23fe      	movs	r3, #254	; 0xfe
 800194c:	82bb      	strh	r3, [r7, #20]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 800194e:	4b44      	ldr	r3, [pc, #272]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	4b42      	ldr	r3, [pc, #264]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001960:	605a      	str	r2, [r3, #4]
	sw_i2c_start();
	while ( nBytes ) {
 8001962:	e061      	b.n	8001a28 <sw_i2c_read_bulk+0x19c>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 8001964:	88bb      	ldrh	r3, [r7, #4]
 8001966:	2bfe      	cmp	r3, #254	; 0xfe
 8001968:	d950      	bls.n	8001a0c <sw_i2c_read_bulk+0x180>
			if ( nBlock != 0) n = I2C_CR2_NBYTE_MAX;
 800196a:	8afb      	ldrh	r3, [r7, #22]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <sw_i2c_read_bulk+0xe8>
 8001970:	23ff      	movs	r3, #255	; 0xff
 8001972:	82bb      	strh	r3, [r7, #20]

			sw_i2c_read_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX  );
 8001974:	8afb      	ldrh	r3, [r7, #22]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	82fa      	strh	r2, [r7, #22]
 800197a:	461a      	mov	r2, r3
 800197c:	4613      	mov	r3, r2
 800197e:	021b      	lsls	r3, r3, #8
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	461a      	mov	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	441a      	add	r2, r3
 8001988:	8abb      	ldrh	r3, [r7, #20]
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fcfd 	bl	800138c <sw_i2c_read_buff>
			while( sw_is_TCR_flag_ready() == false ) {}
 8001992:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 8001994:	4b32      	ldr	r3, [pc, #200]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <sw_i2c_read_bulk+0x11c>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <sw_i2c_read_bulk+0x11e>
 80019a8:	2300      	movs	r3, #0
 80019aa:	f083 0301 	eor.w	r3, r3, #1
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1ef      	bne.n	8001994 <sw_i2c_read_bulk+0x108>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 80019b4:	88bb      	ldrh	r3, [r7, #4]
 80019b6:	3bff      	subs	r3, #255	; 0xff
 80019b8:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 80019ba:	88bb      	ldrh	r3, [r7, #4]
 80019bc:	2bfe      	cmp	r3, #254	; 0xfe
 80019be:	d818      	bhi.n	80019f2 <sw_i2c_read_bulk+0x166>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80019c0:	4b27      	ldr	r3, [pc, #156]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80019d2:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );						// Last nBytes < 255
 80019d4:	88bb      	ldrh	r3, [r7, #4]
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80019da:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80019e2:	7c3a      	ldrb	r2, [r7, #16]
 80019e4:	0412      	lsls	r2, r2, #16
 80019e6:	4611      	mov	r1, r2
 80019e8:	4a1e      	ldr	r2, [pc, #120]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 80019ea:	430b      	orrs	r3, r1
 80019ec:	6053      	str	r3, [r2, #4]
}
 80019ee:	bf00      	nop
 80019f0:	e01a      	b.n	8001a28 <sw_i2c_read_bulk+0x19c>
 80019f2:	23ff      	movs	r3, #255	; 0xff
 80019f4:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80019f6:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80019fe:	7bfa      	ldrb	r2, [r7, #15]
 8001a00:	0412      	lsls	r2, r2, #16
 8001a02:	4611      	mov	r1, r2
 8001a04:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <sw_i2c_read_bulk+0x1d8>)
 8001a06:	430b      	orrs	r3, r1
 8001a08:	6053      	str	r3, [r2, #4]
 8001a0a:	e00d      	b.n	8001a28 <sw_i2c_read_bulk+0x19c>
			}
			else
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		} else {
			sw_i2c_read_buff( nBytes, (uint8_t *)pBuff +  nBlock*I2C_CR2_NBYTE_MAX );
 8001a0c:	8afa      	ldrh	r2, [r7, #22]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	1a9b      	subs	r3, r3, r2
 8001a14:	461a      	mov	r2, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	441a      	add	r2, r3
 8001a1a:	88bb      	ldrh	r3, [r7, #4]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff fcb4 	bl	800138c <sw_i2c_read_buff>
			nBytes = 0;											// End of while() loop
 8001a24:	2300      	movs	r3, #0
 8001a26:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 8001a28:	88bb      	ldrh	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d19a      	bne.n	8001964 <sw_i2c_read_bulk+0xd8>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a40:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001a42:	bf00      	nop
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <sw_i2c_read_bulk+0x1d4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	f003 0320 	and.w	r3, r3, #32
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0f7      	beq.n	8001a44 <sw_i2c_read_bulk+0x1b8>
}
 8001a54:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20000008 	.word	0x20000008
 8001a64:	40005400 	.word	0x40005400

08001a68 <sw_i2c_write_reg8>:
/********************************************************************************/

/**************************** Registers functions *******************************/
I2CSTATUS sw_i2c_write_reg8( uint8_t devAddr, uint8_t reg, uint8_t data ) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	460b      	mov	r3, r1
 8001a74:	71bb      	strb	r3, [r7, #6]
 8001a76:	4613      	mov	r3, r2
 8001a78:	717b      	strb	r3, [r7, #5]
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001a7e:	4b7f      	ldr	r3, [pc, #508]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001a8a:	f023 0303 	bic.w	r3, r3, #3
 8001a8e:	7bb9      	ldrb	r1, [r7, #14]
 8001a90:	4a7a      	ldr	r2, [pc, #488]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	430b      	orrs	r3, r1
 8001a98:	6053      	str	r3, [r2, #4]
}
 8001a9a:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8001a9c:	4b77      	ldr	r3, [pc, #476]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	4b75      	ldr	r3, [pc, #468]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001ab2:	4b72      	ldr	r3, [pc, #456]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	4b70      	ldr	r3, [pc, #448]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	bf00      	nop
 8001ac8:	2302      	movs	r3, #2
 8001aca:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001acc:	4b6c      	ldr	r3, [pc, #432]	; (8001c80 <sw_i2c_write_reg8+0x218>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001ad4:	7bfa      	ldrb	r2, [r7, #15]
 8001ad6:	0412      	lsls	r2, r2, #16
 8001ad8:	4611      	mov	r1, r2
 8001ada:	4a69      	ldr	r2, [pc, #420]	; (8001c80 <sw_i2c_write_reg8+0x218>)
 8001adc:	430b      	orrs	r3, r1
 8001ade:	6053      	str	r3, [r2, #4]
}
 8001ae0:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8001ae2:	4b66      	ldr	r3, [pc, #408]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4b64      	ldr	r3, [pc, #400]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001af4:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8001af6:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001af8:	2202      	movs	r2, #2
 8001afa:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001afc:	e013      	b.n	8001b26 <sw_i2c_write_reg8+0xbe>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001afe:	4b61      	ldr	r3, [pc, #388]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d10e      	bne.n	8001b26 <sw_i2c_write_reg8+0xbe>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001b08:	4b5c      	ldr	r3, [pc, #368]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	f003 0310 	and.w	r3, r3, #16
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <sw_i2c_write_reg8+0xb4>
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e000      	b.n	8001b1e <sw_i2c_write_reg8+0xb6>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <sw_i2c_write_reg8+0xbe>
			return I2C_Nack;
 8001b22:	2302      	movs	r3, #2
 8001b24:	e010      	b.n	8001b48 <sw_i2c_write_reg8+0xe0>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001b26:	4b55      	ldr	r3, [pc, #340]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <sw_i2c_write_reg8+0xd2>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <sw_i2c_write_reg8+0xd4>
 8001b3a:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001b3c:	f083 0301 	eor.w	r3, r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1db      	bne.n	8001afe <sw_i2c_write_reg8+0x96>
	return I2C_Ok;
 8001b46:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(2);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <sw_i2c_write_reg8+0xe8>
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e08e      	b.n	8001c6e <sw_i2c_write_reg8+0x206>
 8001b50:	79bb      	ldrb	r3, [r7, #6]
 8001b52:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8001b54:	4b49      	ldr	r3, [pc, #292]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	7b7a      	ldrb	r2, [r7, #13]
 8001b5c:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001b5e:	bf00      	nop
 8001b60:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f7      	beq.n	8001b60 <sw_i2c_write_reg8+0xf8>
	whileTimer = 2;
 8001b70:	4b44      	ldr	r3, [pc, #272]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001b72:	2202      	movs	r2, #2
 8001b74:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001b76:	e013      	b.n	8001ba0 <sw_i2c_write_reg8+0x138>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001b78:	4b42      	ldr	r3, [pc, #264]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10e      	bne.n	8001ba0 <sw_i2c_write_reg8+0x138>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001b82:	4b3e      	ldr	r3, [pc, #248]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f003 0310 	and.w	r3, r3, #16
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <sw_i2c_write_reg8+0x12e>
 8001b92:	2301      	movs	r3, #1
 8001b94:	e000      	b.n	8001b98 <sw_i2c_write_reg8+0x130>
 8001b96:	2300      	movs	r3, #0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <sw_i2c_write_reg8+0x138>
			return I2C_Nack;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	e010      	b.n	8001bc2 <sw_i2c_write_reg8+0x15a>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001ba0:	4b36      	ldr	r3, [pc, #216]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <sw_i2c_write_reg8+0x14c>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e000      	b.n	8001bb6 <sw_i2c_write_reg8+0x14e>
 8001bb4:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001bb6:	f083 0301 	eor.w	r3, r3, #1
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1db      	bne.n	8001b78 <sw_i2c_write_reg8+0x110>
	return I2C_Ok;
 8001bc0:	2300      	movs	r3, #0

	sw_i2c_write( reg );
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <sw_i2c_write_reg8+0x162>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e051      	b.n	8001c6e <sw_i2c_write_reg8+0x206>
 8001bca:	797b      	ldrb	r3, [r7, #5]
 8001bcc:	733b      	strb	r3, [r7, #12]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8001bce:	4b2b      	ldr	r3, [pc, #172]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	7b3a      	ldrb	r2, [r7, #12]
 8001bd6:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001bd8:	bf00      	nop
 8001bda:	4b28      	ldr	r3, [pc, #160]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0f7      	beq.n	8001bda <sw_i2c_write_reg8+0x172>
	whileTimer = 2;
 8001bea:	4b26      	ldr	r3, [pc, #152]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001bec:	2202      	movs	r2, #2
 8001bee:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001bf0:	e013      	b.n	8001c1a <sw_i2c_write_reg8+0x1b2>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001bf2:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <sw_i2c_write_reg8+0x21c>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d10e      	bne.n	8001c1a <sw_i2c_write_reg8+0x1b2>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f003 0310 	and.w	r3, r3, #16
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <sw_i2c_write_reg8+0x1a8>
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e000      	b.n	8001c12 <sw_i2c_write_reg8+0x1aa>
 8001c10:	2300      	movs	r3, #0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <sw_i2c_write_reg8+0x1b2>
			return I2C_Nack;
 8001c16:	2302      	movs	r3, #2
 8001c18:	e010      	b.n	8001c3c <sw_i2c_write_reg8+0x1d4>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <sw_i2c_write_reg8+0x1c6>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <sw_i2c_write_reg8+0x1c8>
 8001c2e:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001c30:	f083 0301 	eor.w	r3, r3, #1
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1db      	bne.n	8001bf2 <sw_i2c_write_reg8+0x18a>
	return I2C_Ok;
 8001c3a:	2300      	movs	r3, #0

	sw_i2c_write( data );
	if ( sw_i2c_isTC_error()	!= I2C_Ok ) return I2C_Error;
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <sw_i2c_write_reg8+0x1dc>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e014      	b.n	8001c6e <sw_i2c_write_reg8+0x206>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001c44:	4b0d      	ldr	r3, [pc, #52]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c56:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001c58:	bf00      	nop
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <sw_i2c_write_reg8+0x214>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	f003 0320 	and.w	r3, r3, #32
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f7      	beq.n	8001c5a <sw_i2c_write_reg8+0x1f2>
}
 8001c6a:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000008 	.word	0x20000008
 8001c80:	40005400 	.word	0x40005400
 8001c84:	200005f0 	.word	0x200005f0

08001c88 <sw_i2c_read_reg8>:
I2CSTATUS sw_i2c_read_reg8( uint8_t devAddr, uint8_t reg, uint8_t * data ) {
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	603a      	str	r2, [r7, #0]
 8001c92:	71fb      	strb	r3, [r7, #7]
 8001c94:	460b      	mov	r3, r1
 8001c96:	71bb      	strb	r3, [r7, #6]
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001c9c:	4b99      	ldr	r3, [pc, #612]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ca8:	f023 0303 	bic.w	r3, r3, #3
 8001cac:	7bb9      	ldrb	r1, [r7, #14]
 8001cae:	4a95      	ldr	r2, [pc, #596]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001cb0:	6812      	ldr	r2, [r2, #0]
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	6053      	str	r3, [r2, #4]
}
 8001cb8:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8001cba:	4b92      	ldr	r3, [pc, #584]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	4b90      	ldr	r3, [pc, #576]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001cd0:	4b8c      	ldr	r3, [pc, #560]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	4b8a      	ldr	r3, [pc, #552]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	bf00      	nop
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001cea:	4b87      	ldr	r3, [pc, #540]	; (8001f08 <sw_i2c_read_reg8+0x280>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001cf2:	7bfa      	ldrb	r2, [r7, #15]
 8001cf4:	0412      	lsls	r2, r2, #16
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4a83      	ldr	r2, [pc, #524]	; (8001f08 <sw_i2c_read_reg8+0x280>)
 8001cfa:	430b      	orrs	r3, r1
 8001cfc:	6053      	str	r3, [r2, #4]
}
 8001cfe:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8001d00:	4b80      	ldr	r3, [pc, #512]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	4b7e      	ldr	r3, [pc, #504]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d12:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8001d14:	4b7d      	ldr	r3, [pc, #500]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001d16:	2202      	movs	r2, #2
 8001d18:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001d1a:	e013      	b.n	8001d44 <sw_i2c_read_reg8+0xbc>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001d1c:	4b7b      	ldr	r3, [pc, #492]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10e      	bne.n	8001d44 <sw_i2c_read_reg8+0xbc>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001d26:	4b77      	ldr	r3, [pc, #476]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <sw_i2c_read_reg8+0xb2>
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <sw_i2c_read_reg8+0xb4>
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <sw_i2c_read_reg8+0xbc>
			return I2C_Nack;
 8001d40:	2302      	movs	r3, #2
 8001d42:	e010      	b.n	8001d66 <sw_i2c_read_reg8+0xde>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001d44:	4b6f      	ldr	r3, [pc, #444]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <sw_i2c_read_reg8+0xd0>
 8001d54:	2301      	movs	r3, #1
 8001d56:	e000      	b.n	8001d5a <sw_i2c_read_reg8+0xd2>
 8001d58:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001d5a:	f083 0301 	eor.w	r3, r3, #1
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1db      	bne.n	8001d1c <sw_i2c_read_reg8+0x94>
	return I2C_Ok;
 8001d64:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();
	sw_i2c_nBytes(1);

	sw_i2c_start();
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <sw_i2c_read_reg8+0xe6>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e0c3      	b.n	8001ef6 <sw_i2c_read_reg8+0x26e>
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8001d72:	4b64      	ldr	r3, [pc, #400]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	7b7a      	ldrb	r2, [r7, #13]
 8001d7a:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001d7c:	bf00      	nop
 8001d7e:	4b61      	ldr	r3, [pc, #388]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0f7      	beq.n	8001d7e <sw_i2c_read_reg8+0xf6>
	whileTimer = 2;
 8001d8e:	4b5f      	ldr	r3, [pc, #380]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001d90:	2202      	movs	r2, #2
 8001d92:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001d94:	e013      	b.n	8001dbe <sw_i2c_read_reg8+0x136>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001d96:	4b5d      	ldr	r3, [pc, #372]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10e      	bne.n	8001dbe <sw_i2c_read_reg8+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001da0:	4b58      	ldr	r3, [pc, #352]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <sw_i2c_read_reg8+0x12c>
 8001db0:	2301      	movs	r3, #1
 8001db2:	e000      	b.n	8001db6 <sw_i2c_read_reg8+0x12e>
 8001db4:	2300      	movs	r3, #0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <sw_i2c_read_reg8+0x136>
			return I2C_Nack;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	e010      	b.n	8001de0 <sw_i2c_read_reg8+0x158>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8001dbe:	4b51      	ldr	r3, [pc, #324]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <sw_i2c_read_reg8+0x14a>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e000      	b.n	8001dd4 <sw_i2c_read_reg8+0x14c>
 8001dd2:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001dd4:	f083 0301 	eor.w	r3, r3, #1
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1db      	bne.n	8001d96 <sw_i2c_read_reg8+0x10e>
	return I2C_Ok;
 8001dde:	2300      	movs	r3, #0
	sw_i2c_write( reg );
	if ( sw_i2c_isTC_error()	!= I2C_Ok ) return I2C_Error;
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <sw_i2c_read_reg8+0x160>
 8001de4:	2301      	movs	r3, #1
 8001de6:	e086      	b.n	8001ef6 <sw_i2c_read_reg8+0x26e>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 8001de8:	4b46      	ldr	r3, [pc, #280]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	4b44      	ldr	r3, [pc, #272]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	bf00      	nop
 8001dfe:	2301      	movs	r3, #1
 8001e00:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001e02:	4b41      	ldr	r3, [pc, #260]	; (8001f08 <sw_i2c_read_reg8+0x280>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001e0a:	7b3a      	ldrb	r2, [r7, #12]
 8001e0c:	0412      	lsls	r2, r2, #16
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4a3d      	ldr	r2, [pc, #244]	; (8001f08 <sw_i2c_read_reg8+0x280>)
 8001e12:	430b      	orrs	r3, r1
 8001e14:	6053      	str	r3, [r2, #4]
}
 8001e16:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8001e18:	4b3a      	ldr	r3, [pc, #232]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4b38      	ldr	r3, [pc, #224]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e2a:	605a      	str	r2, [r3, #4]

//	sw_i2c_stop();		// Repeated star or start_stop

	sw_i2c_read_dir();
	sw_i2c_nBytes(1);
	sw_i2c_start(); while ( sw_is_RXNE_flag_ready() == false );
 8001e2c:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 8001e2e:	4b35      	ldr	r3, [pc, #212]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <sw_i2c_read_reg8+0x1ba>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <sw_i2c_read_reg8+0x1bc>
 8001e42:	2300      	movs	r3, #0
 8001e44:	f083 0301 	eor.w	r3, r3, #1
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1ef      	bne.n	8001e2e <sw_i2c_read_reg8+0x1a6>
 8001e4e:	2300      	movs	r3, #0
 8001e50:	72fb      	strb	r3, [r7, #11]
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8001e52:	bf00      	nop
 8001e54:	4b2b      	ldr	r3, [pc, #172]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0f7      	beq.n	8001e54 <sw_i2c_read_reg8+0x1cc>
	return ( hI2Cx->I2C->RXDR & 0xFF );
 8001e64:	4b27      	ldr	r3, [pc, #156]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	b2da      	uxtb	r2, r3

	*data = sw_i2c_read(DUMMY);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	701a      	strb	r2, [r3, #0]
	whileTimer = 2;
 8001e72:	4b26      	ldr	r3, [pc, #152]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001e74:	2202      	movs	r2, #2
 8001e76:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001e78:	e013      	b.n	8001ea2 <sw_i2c_read_reg8+0x21a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001e7a:	4b24      	ldr	r3, [pc, #144]	; (8001f0c <sw_i2c_read_reg8+0x284>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10e      	bne.n	8001ea2 <sw_i2c_read_reg8+0x21a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001e84:	4b1f      	ldr	r3, [pc, #124]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f003 0310 	and.w	r3, r3, #16
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <sw_i2c_read_reg8+0x210>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <sw_i2c_read_reg8+0x212>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <sw_i2c_read_reg8+0x21a>
			return I2C_Nack;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	e010      	b.n	8001ec4 <sw_i2c_read_reg8+0x23c>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8001ea2:	4b18      	ldr	r3, [pc, #96]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <sw_i2c_read_reg8+0x22e>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e000      	b.n	8001eb8 <sw_i2c_read_reg8+0x230>
 8001eb6:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001eb8:	f083 0301 	eor.w	r3, r3, #1
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1db      	bne.n	8001e7a <sw_i2c_read_reg8+0x1f2>
	return I2C_Ok;
 8001ec2:	2300      	movs	r3, #0
	if ( sw_i2c_isTC_error() != I2C_Ok ) return I2C_Error;
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <sw_i2c_read_reg8+0x244>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e014      	b.n	8001ef6 <sw_i2c_read_reg8+0x26e>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001ecc:	4b0d      	ldr	r3, [pc, #52]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ede:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001ee0:	bf00      	nop
 8001ee2:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <sw_i2c_read_reg8+0x27c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f7      	beq.n	8001ee2 <sw_i2c_read_reg8+0x25a>
}
 8001ef2:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20000008 	.word	0x20000008
 8001f08:	40005400 	.word	0x40005400
 8001f0c:	200005f0 	.word	0x200005f0

08001f10 <sw_i2c_simple_init>:
	return I2C_Ok;;
}
/********************************************************************************/

/******************************* Init function *********************************/
void sw_i2c_simple_init(void) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
#ifdef STM32L4
	RCC->APB1RSTR1 |=  RCC_APB1RSTR1_I2C1RST;
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f18:	4a31      	ldr	r2, [pc, #196]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f1e:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST;
 8001f20:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f24:	4a2e      	ldr	r2, [pc, #184]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f26:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001f2a:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1ENR1  |= RCC_APB1ENR1_I2C1EN;
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f30:	4a2b      	ldr	r2, [pc, #172]	; (8001fe0 <sw_i2c_simple_init+0xd0>)
 8001f32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f36:	6593      	str	r3, [r2, #88]	; 0x58
#elif defined STM32F3
	RCC->APB1RSTR |=  RCC_APB1RSTR_I2C1RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
	RCC->APB1ENR  |= RCC_APB1ENR_I2C1EN;
#endif
	SET_BIT	 ( hI2Cx->I2C->CR1, I2C_CR1_SWRST );	// Software reset
 8001f38:	4b2a      	ldr	r3, [pc, #168]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f4a:	601a      	str	r2, [r3, #0]
	delay_ms(100);
 8001f4c:	2064      	movs	r0, #100	; 0x64
 8001f4e:	f002 f88d 	bl	800406c <delay_ms>
	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_SWRST );
 8001f52:	4b24      	ldr	r3, [pc, #144]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f64:	601a      	str	r2, [r3, #0]

//	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
//	while( (hI2Cx->I2C->CR1 & I2C_CR1_PE) );

	gpio_pin_cfg( hI2Cx->scl_port,  hI2Cx->scl_pin,  hI2Cx->alternateFun );
 8001f66:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6898      	ldr	r0, [r3, #8]
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	8a19      	ldrh	r1, [r3, #16]
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	889b      	ldrh	r3, [r3, #4]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	f001 f8d3 	bl	8003124 <gpio_pin_cfg>
	gpio_pin_cfg( hI2Cx->sda_port,  hI2Cx->sda_pin,  hI2Cx->alternateFun );
 8001f7e:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68d8      	ldr	r0, [r3, #12]
 8001f84:	4b17      	ldr	r3, [pc, #92]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	8a59      	ldrh	r1, [r3, #18]
 8001f8a:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	889b      	ldrh	r3, [r3, #4]
 8001f90:	461a      	mov	r2, r3
 8001f92:	f001 f8c7 	bl	8003124 <gpio_pin_cfg>
	gpio_pin_HI ( hI2Cx->scl_port,  hI2Cx->scl_pin );
 8001f96:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	8a1b      	ldrh	r3, [r3, #16]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	f001 f965 	bl	8003274 <gpio_pin_HI>
	gpio_pin_HI ( hI2Cx->sda_port,  hI2Cx->sda_pin );
 8001faa:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	8a5b      	ldrh	r3, [r3, #18]
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4610      	mov	r0, r2
 8001fba:	f001 f95b 	bl	8003274 <gpio_pin_HI>

	hI2Cx->I2C->TIMINGR  = (uint32_t)I2C_TIMING_80MHz_100KHz;
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a08      	ldr	r2, [pc, #32]	; (8001fe8 <sw_i2c_simple_init+0xd8>)
 8001fc6:	611a      	str	r2, [r3, #16]
	SET_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <sw_i2c_simple_init+0xd4>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	601a      	str	r2, [r3, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	20000008 	.word	0x20000008
 8001fe8:	10909cec 	.word	0x10909cec

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0b      	blt.n	8002016 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	f003 021f 	and.w	r2, r3, #31
 8002004:	4907      	ldr	r1, [pc, #28]	; (8002024 <__NVIC_EnableIRQ+0x38>)
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	2001      	movs	r0, #1
 800200e:	fa00 f202 	lsl.w	r2, r0, r2
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100

08002028 <HAL_I2C_Mem_Read>:
#define I2C_TIMEOUT 0

float Acc_Scale;
float Gyr_Scale;

static I2CSTATUS HAL_I2C_Mem_Read ( uint8_t devAddress, uint8_t regAddress, uint8_t regSize, uint8_t * buff, uint8_t len, uint8_t timeout ) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	460b      	mov	r3, r1
 8002036:	71bb      	strb	r3, [r7, #6]
 8002038:	4613      	mov	r3, r2
 800203a:	717b      	strb	r3, [r7, #5]
	I2CSTATUS status;
	status = sw_i2c_read_bulk ( devAddress, regAddress, len, buff );
 800203c:	7e3b      	ldrb	r3, [r7, #24]
 800203e:	b29a      	uxth	r2, r3
 8002040:	79b9      	ldrb	r1, [r7, #6]
 8002042:	79f8      	ldrb	r0, [r7, #7]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f7ff fc21 	bl	800188c <sw_i2c_read_bulk>
 800204a:	4603      	mov	r3, r0
 800204c:	73fb      	strb	r3, [r7, #15]
	delay_ms(2);
 800204e:	2002      	movs	r0, #2
 8002050:	f002 f80c 	bl	800406c <delay_ms>
	return status;
 8002054:	7bfb      	ldrb	r3, [r7, #15]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_I2C_Mem_Write>:
static I2CSTATUS HAL_I2C_Mem_Write( uint8_t devAddress, uint8_t regAddress, uint8_t regSize, uint8_t * buff, uint8_t len, uint8_t timeout ) {
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	603b      	str	r3, [r7, #0]
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
 800206a:	460b      	mov	r3, r1
 800206c:	71bb      	strb	r3, [r7, #6]
 800206e:	4613      	mov	r3, r2
 8002070:	717b      	strb	r3, [r7, #5]
	I2CSTATUS status;
	status = sw_i2c_write_bulk( devAddress, regAddress, len, buff );
 8002072:	7e3b      	ldrb	r3, [r7, #24]
 8002074:	b29a      	uxth	r2, r3
 8002076:	79b9      	ldrb	r1, [r7, #6]
 8002078:	79f8      	ldrb	r0, [r7, #7]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	f7ff fa8a 	bl	8001594 <sw_i2c_write_bulk>
 8002080:	4603      	mov	r3, r0
 8002082:	73fb      	strb	r3, [r7, #15]
	delay_ms(2);
 8002084:	2002      	movs	r0, #2
 8002086:	f001 fff1 	bl	800406c <delay_ms>
	return status;
 800208a:	7bfb      	ldrb	r3, [r7, #15]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <MPU6050_SetDlpf>:


//
// CONFIG
//
void MPU6050_SetDlpf(uint8_t Value) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af02      	add	r7, sp, #8
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 800209e:	f107 030f 	add.w	r3, r7, #15
 80020a2:	2200      	movs	r2, #0
 80020a4:	9201      	str	r2, [sp, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	9200      	str	r2, [sp, #0]
 80020aa:	2201      	movs	r2, #1
 80020ac:	211a      	movs	r1, #26
 80020ae:	20d0      	movs	r0, #208	; 0xd0
 80020b0:	f7ff ffba 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= 0xF8;
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	f023 0307 	bic.w	r3, r3, #7
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value & 0x7);
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	b25a      	sxtb	r2, r3
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	b25b      	sxtb	r3, r3
 80020cc:	4313      	orrs	r3, r2
 80020ce:	b25b      	sxtb	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 80020d4:	f107 030f 	add.w	r3, r7, #15
 80020d8:	2200      	movs	r2, #0
 80020da:	9201      	str	r2, [sp, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	9200      	str	r2, [sp, #0]
 80020e0:	2201      	movs	r2, #1
 80020e2:	211a      	movs	r1, #26
 80020e4:	20d0      	movs	r0, #208	; 0xd0
 80020e6:	f7ff ffba 	bl	800205e <HAL_I2C_Mem_Write>
}
 80020ea:	bf00      	nop
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <MPU6050_DeviceReset>:

//
// PWR_MGMT_1
//
void MPU6050_DeviceReset(uint8_t Reset) {
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b086      	sub	sp, #24
 80020f6:	af02      	add	r7, sp, #8
 80020f8:	4603      	mov	r3, r0
 80020fa:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 80020fc:	f107 030f 	add.w	r3, r7, #15
 8002100:	2200      	movs	r2, #0
 8002102:	9201      	str	r2, [sp, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	9200      	str	r2, [sp, #0]
 8002108:	2201      	movs	r2, #1
 800210a:	216b      	movs	r1, #107	; 0x6b
 800210c:	20d0      	movs	r0, #208	; 0xd0
 800210e:	f7ff ff8b 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_PWR1_DEVICE_RESET_BIT);
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002118:	b2db      	uxtb	r3, r3
 800211a:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Reset & 0x1) << MPU6050_PWR1_DEVICE_RESET_BIT);
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	01db      	lsls	r3, r3, #7
 8002120:	b25a      	sxtb	r2, r3
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	b25b      	sxtb	r3, r3
 8002126:	4313      	orrs	r3, r2
 8002128:	b25b      	sxtb	r3, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 800212e:	f107 030f 	add.w	r3, r7, #15
 8002132:	2200      	movs	r2, #0
 8002134:	9201      	str	r2, [sp, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	9200      	str	r2, [sp, #0]
 800213a:	2201      	movs	r2, #1
 800213c:	216b      	movs	r1, #107	; 0x6b
 800213e:	20d0      	movs	r0, #208	; 0xd0
 8002140:	f7ff ff8d 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002144:	bf00      	nop
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <MPU6050_SetSleepEnabled>:

void MPU6050_SetSleepEnabled(uint8_t Enable) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af02      	add	r7, sp, #8
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 8002156:	f107 030f 	add.w	r3, r7, #15
 800215a:	2200      	movs	r2, #0
 800215c:	9201      	str	r2, [sp, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	9200      	str	r2, [sp, #0]
 8002162:	2201      	movs	r2, #1
 8002164:	216b      	movs	r1, #107	; 0x6b
 8002166:	20d0      	movs	r0, #208	; 0xd0
 8002168:	f7ff ff5e 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_PWR1_SLEEP_BIT);
 800216c:	7bfb      	ldrb	r3, [r7, #15]
 800216e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002172:	b2db      	uxtb	r3, r3
 8002174:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Enable & 0x1) << MPU6050_PWR1_SLEEP_BIT);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	019b      	lsls	r3, r3, #6
 800217a:	b25b      	sxtb	r3, r3
 800217c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002180:	b25a      	sxtb	r2, r3
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	b25b      	sxtb	r3, r3
 8002186:	4313      	orrs	r3, r2
 8002188:	b25b      	sxtb	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 800218e:	f107 030f 	add.w	r3, r7, #15
 8002192:	2200      	movs	r2, #0
 8002194:	9201      	str	r2, [sp, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	2201      	movs	r2, #1
 800219c:	216b      	movs	r1, #107	; 0x6b
 800219e:	20d0      	movs	r0, #208	; 0xd0
 80021a0:	f7ff ff5d 	bl	800205e <HAL_I2C_Mem_Write>
}
 80021a4:	bf00      	nop
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <MPU6050_SetClockSource>:
	tmp &= ~(1 << MPU6050_PWR1_TEMP_DIS_BIT);
	tmp |= ((Disable & 0x1) << MPU6050_PWR1_TEMP_DIS_BIT);
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
}

void MPU6050_SetClockSource(uint8_t Source) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 80021b6:	f107 030f 	add.w	r3, r7, #15
 80021ba:	2200      	movs	r2, #0
 80021bc:	9201      	str	r2, [sp, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	9200      	str	r2, [sp, #0]
 80021c2:	2201      	movs	r2, #1
 80021c4:	216b      	movs	r1, #107	; 0x6b
 80021c6:	20d0      	movs	r0, #208	; 0xd0
 80021c8:	f7ff ff2e 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= 0xF8;
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	f023 0307 	bic.w	r3, r3, #7
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	73fb      	strb	r3, [r7, #15]
	tmp |= (Source & 0x7);
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	b25a      	sxtb	r2, r3
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	b25b      	sxtb	r3, r3
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &tmp, 1, I2C_TIMEOUT );
 80021ec:	f107 030f 	add.w	r3, r7, #15
 80021f0:	2200      	movs	r2, #0
 80021f2:	9201      	str	r2, [sp, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	9200      	str	r2, [sp, #0]
 80021f8:	2201      	movs	r2, #1
 80021fa:	216b      	movs	r1, #107	; 0x6b
 80021fc:	20d0      	movs	r0, #208	; 0xd0
 80021fe:	f7ff ff2e 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <MPU6050_SetFullScaleGyroRange>:
}

//
//	Measurement scale configuration
//
void MPU6050_SetFullScaleGyroRange(uint8_t Range) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af02      	add	r7, sp, #8
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 8002216:	f107 030f 	add.w	r3, r7, #15
 800221a:	2200      	movs	r2, #0
 800221c:	9201      	str	r2, [sp, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	9200      	str	r2, [sp, #0]
 8002222:	2201      	movs	r2, #1
 8002224:	211b      	movs	r1, #27
 8002226:	20d0      	movs	r0, #208	; 0xd0
 8002228:	f7ff fefe 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= 0xE7;
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	f023 0318 	bic.w	r3, r3, #24
 8002232:	b2db      	uxtb	r3, r3
 8002234:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Range & 0x7) << 3);
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	b25b      	sxtb	r3, r3
 800223c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002240:	b25a      	sxtb	r2, r3
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	b25b      	sxtb	r3, r3
 8002246:	4313      	orrs	r3, r2
 8002248:	b25b      	sxtb	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 800224e:	f107 030f 	add.w	r3, r7, #15
 8002252:	2200      	movs	r2, #0
 8002254:	9201      	str	r2, [sp, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	9200      	str	r2, [sp, #0]
 800225a:	2201      	movs	r2, #1
 800225c:	211b      	movs	r1, #27
 800225e:	20d0      	movs	r0, #208	; 0xd0
 8002260:	f7ff fefd 	bl	800205e <HAL_I2C_Mem_Write>

	switch (Range) {
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d81a      	bhi.n	80022a0 <MPU6050_SetFullScaleGyroRange+0x94>
 800226a:	a201      	add	r2, pc, #4	; (adr r2, 8002270 <MPU6050_SetFullScaleGyroRange+0x64>)
 800226c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002270:	08002281 	.word	0x08002281
 8002274:	08002289 	.word	0x08002289
 8002278:	08002291 	.word	0x08002291
 800227c:	08002299 	.word	0x08002299
	case MPU6050_GYRO_FS_250:
		Gyr_Scale = 0.007633;
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <MPU6050_SetFullScaleGyroRange+0xa0>)
 8002282:	4a0b      	ldr	r2, [pc, #44]	; (80022b0 <MPU6050_SetFullScaleGyroRange+0xa4>)
 8002284:	601a      	str	r2, [r3, #0]
		break;
 8002286:	e00c      	b.n	80022a2 <MPU6050_SetFullScaleGyroRange+0x96>
	case MPU6050_GYRO_FS_500:
		Gyr_Scale = 0.015267;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MPU6050_SetFullScaleGyroRange+0xa0>)
 800228a:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <MPU6050_SetFullScaleGyroRange+0xa8>)
 800228c:	601a      	str	r2, [r3, #0]
		break;
 800228e:	e008      	b.n	80022a2 <MPU6050_SetFullScaleGyroRange+0x96>
	case MPU6050_GYRO_FS_1000:
		Gyr_Scale = 0.030487;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MPU6050_SetFullScaleGyroRange+0xa0>)
 8002292:	4a09      	ldr	r2, [pc, #36]	; (80022b8 <MPU6050_SetFullScaleGyroRange+0xac>)
 8002294:	601a      	str	r2, [r3, #0]
		break;
 8002296:	e004      	b.n	80022a2 <MPU6050_SetFullScaleGyroRange+0x96>
	case MPU6050_GYRO_FS_2000:
		Gyr_Scale = 0.060975;
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <MPU6050_SetFullScaleGyroRange+0xa0>)
 800229a:	4a08      	ldr	r2, [pc, #32]	; (80022bc <MPU6050_SetFullScaleGyroRange+0xb0>)
 800229c:	601a      	str	r2, [r3, #0]
		break;
 800229e:	e000      	b.n	80022a2 <MPU6050_SetFullScaleGyroRange+0x96>
	default:
		break;
 80022a0:	bf00      	nop
	}
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200005d0 	.word	0x200005d0
 80022b0:	3bfa1e3f 	.word	0x3bfa1e3f
 80022b4:	3c7a2270 	.word	0x3c7a2270
 80022b8:	3cf9bfdf 	.word	0x3cf9bfdf
 80022bc:	3d79c0ec 	.word	0x3d79c0ec

080022c0 <MPU6050_SetFullScaleAccelRange>:

void MPU6050_SetFullScaleAccelRange(uint8_t Range) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 80022ca:	f107 030f 	add.w	r3, r7, #15
 80022ce:	2200      	movs	r2, #0
 80022d0:	9201      	str	r2, [sp, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	9200      	str	r2, [sp, #0]
 80022d6:	2201      	movs	r2, #1
 80022d8:	211c      	movs	r1, #28
 80022da:	20d0      	movs	r0, #208	; 0xd0
 80022dc:	f7ff fea4 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= 0xE7;
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	f023 0318 	bic.w	r3, r3, #24
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Range & 0x7) << 3);
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80022f4:	b25a      	sxtb	r2, r3
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	b25b      	sxtb	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 8002302:	f107 030f 	add.w	r3, r7, #15
 8002306:	2200      	movs	r2, #0
 8002308:	9201      	str	r2, [sp, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	9200      	str	r2, [sp, #0]
 800230e:	2201      	movs	r2, #1
 8002310:	211c      	movs	r1, #28
 8002312:	20d0      	movs	r0, #208	; 0xd0
 8002314:	f7ff fea3 	bl	800205e <HAL_I2C_Mem_Write>

	switch (Range) {
 8002318:	79fb      	ldrb	r3, [r7, #7]
 800231a:	2b03      	cmp	r3, #3
 800231c:	d81a      	bhi.n	8002354 <MPU6050_SetFullScaleAccelRange+0x94>
 800231e:	a201      	add	r2, pc, #4	; (adr r2, 8002324 <MPU6050_SetFullScaleAccelRange+0x64>)
 8002320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002324:	08002335 	.word	0x08002335
 8002328:	0800233d 	.word	0x0800233d
 800232c:	08002345 	.word	0x08002345
 8002330:	0800234d 	.word	0x0800234d
	case MPU6050_ACCEL_FS_2:
		Acc_Scale = 0.000061;
 8002334:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <MPU6050_SetFullScaleAccelRange+0xa0>)
 8002336:	4a0b      	ldr	r2, [pc, #44]	; (8002364 <MPU6050_SetFullScaleAccelRange+0xa4>)
 8002338:	601a      	str	r2, [r3, #0]
		break;
 800233a:	e00c      	b.n	8002356 <MPU6050_SetFullScaleAccelRange+0x96>
	case MPU6050_ACCEL_FS_4:
		Acc_Scale = 0.000122;
 800233c:	4b08      	ldr	r3, [pc, #32]	; (8002360 <MPU6050_SetFullScaleAccelRange+0xa0>)
 800233e:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <MPU6050_SetFullScaleAccelRange+0xa8>)
 8002340:	601a      	str	r2, [r3, #0]
		break;
 8002342:	e008      	b.n	8002356 <MPU6050_SetFullScaleAccelRange+0x96>
	case MPU6050_ACCEL_FS_8:
		Acc_Scale = 0.000244;
 8002344:	4b06      	ldr	r3, [pc, #24]	; (8002360 <MPU6050_SetFullScaleAccelRange+0xa0>)
 8002346:	4a09      	ldr	r2, [pc, #36]	; (800236c <MPU6050_SetFullScaleAccelRange+0xac>)
 8002348:	601a      	str	r2, [r3, #0]
		break;
 800234a:	e004      	b.n	8002356 <MPU6050_SetFullScaleAccelRange+0x96>
	case MPU6050_ACCEL_FS_16:
		Acc_Scale = 0.0004882;
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <MPU6050_SetFullScaleAccelRange+0xa0>)
 800234e:	4a08      	ldr	r2, [pc, #32]	; (8002370 <MPU6050_SetFullScaleAccelRange+0xb0>)
 8002350:	601a      	str	r2, [r3, #0]
		break;
 8002352:	e000      	b.n	8002356 <MPU6050_SetFullScaleAccelRange+0x96>
	default:
		break;
 8002354:	bf00      	nop
	}
}
 8002356:	bf00      	nop
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	200005c0 	.word	0x200005c0
 8002364:	387fda40 	.word	0x387fda40
 8002368:	38ffda40 	.word	0x38ffda40
 800236c:	397fda40 	.word	0x397fda40
 8002370:	39fff518 	.word	0x39fff518

08002374 <MPU6050_GetGyroscopeRAW>:
	uint8_t tmp[2];
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, 1, tmp, 2, I2C_TIMEOUT );
	return (((int16_t) tmp[0]) << 8) | tmp[1];
}

void MPU6050_GetGyroscopeRAW(int16_t *x, int16_t *y, int16_t *z) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af02      	add	r7, sp, #8
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
	uint8_t tmp[6];
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_H, 1, tmp, 6, I2C_TIMEOUT );
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	2200      	movs	r2, #0
 8002386:	9201      	str	r2, [sp, #4]
 8002388:	2206      	movs	r2, #6
 800238a:	9200      	str	r2, [sp, #0]
 800238c:	2201      	movs	r2, #1
 800238e:	2143      	movs	r1, #67	; 0x43
 8002390:	20d0      	movs	r0, #208	; 0xd0
 8002392:	f7ff fe49 	bl	8002028 <HAL_I2C_Mem_Read>

	*x = (((int16_t) tmp[0]) << 8) | tmp[1];
 8002396:	7c3b      	ldrb	r3, [r7, #16]
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b21a      	sxth	r2, r3
 800239c:	7c7b      	ldrb	r3, [r7, #17]
 800239e:	b21b      	sxth	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b21a      	sxth	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	801a      	strh	r2, [r3, #0]
	*y = (((int16_t) tmp[2]) << 8) | tmp[3];
 80023a8:	7cbb      	ldrb	r3, [r7, #18]
 80023aa:	021b      	lsls	r3, r3, #8
 80023ac:	b21a      	sxth	r2, r3
 80023ae:	7cfb      	ldrb	r3, [r7, #19]
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	801a      	strh	r2, [r3, #0]
	*z = (((int16_t) tmp[4]) << 8) | tmp[5];
 80023ba:	7d3b      	ldrb	r3, [r7, #20]
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	b21a      	sxth	r2, r3
 80023c0:	7d7b      	ldrb	r3, [r7, #21]
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	4313      	orrs	r3, r2
 80023c6:	b21a      	sxth	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	801a      	strh	r2, [r3, #0]
}
 80023cc:	bf00      	nop
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <MPU6050_SetInterruptMode>:
}

//
//	Setting INT pin
//
void MPU6050_SetInterruptMode(uint8_t Mode) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af02      	add	r7, sp, #8
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 80023de:	f107 030f 	add.w	r3, r7, #15
 80023e2:	2200      	movs	r2, #0
 80023e4:	9201      	str	r2, [sp, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	9200      	str	r2, [sp, #0]
 80023ea:	2201      	movs	r2, #1
 80023ec:	2137      	movs	r1, #55	; 0x37
 80023ee:	20d0      	movs	r0, #208	; 0xd0
 80023f0:	f7ff fe1a 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTCFG_INT_LEVEL_BIT);
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
 80023f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Mode & 0x1) << MPU6050_INTCFG_INT_LEVEL_BIT);
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	01db      	lsls	r3, r3, #7
 8002402:	b25a      	sxtb	r2, r3
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	b25b      	sxtb	r3, r3
 8002408:	4313      	orrs	r3, r2
 800240a:	b25b      	sxtb	r3, r3
 800240c:	b2db      	uxtb	r3, r3
 800240e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 8002410:	f107 030f 	add.w	r3, r7, #15
 8002414:	2200      	movs	r2, #0
 8002416:	9201      	str	r2, [sp, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	9200      	str	r2, [sp, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	2137      	movs	r1, #55	; 0x37
 8002420:	20d0      	movs	r0, #208	; 0xd0
 8002422:	f7ff fe1c 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002426:	bf00      	nop
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <MPU6050_SetInterruptDrive>:

void MPU6050_SetInterruptDrive(uint8_t Drive) {
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af02      	add	r7, sp, #8
 8002434:	4603      	mov	r3, r0
 8002436:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 8002438:	f107 030f 	add.w	r3, r7, #15
 800243c:	2200      	movs	r2, #0
 800243e:	9201      	str	r2, [sp, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	9200      	str	r2, [sp, #0]
 8002444:	2201      	movs	r2, #1
 8002446:	2137      	movs	r1, #55	; 0x37
 8002448:	20d0      	movs	r0, #208	; 0xd0
 800244a:	f7ff fded 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTCFG_INT_OPEN_BIT);
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002454:	b2db      	uxtb	r3, r3
 8002456:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Drive & 0x1) << MPU6050_INTCFG_INT_OPEN_BIT);
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	019b      	lsls	r3, r3, #6
 800245c:	b25b      	sxtb	r3, r3
 800245e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002462:	b25a      	sxtb	r2, r3
 8002464:	7bfb      	ldrb	r3, [r7, #15]
 8002466:	b25b      	sxtb	r3, r3
 8002468:	4313      	orrs	r3, r2
 800246a:	b25b      	sxtb	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 8002470:	f107 030f 	add.w	r3, r7, #15
 8002474:	2200      	movs	r2, #0
 8002476:	9201      	str	r2, [sp, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	9200      	str	r2, [sp, #0]
 800247c:	2201      	movs	r2, #1
 800247e:	2137      	movs	r1, #55	; 0x37
 8002480:	20d0      	movs	r0, #208	; 0xd0
 8002482:	f7ff fdec 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002486:	bf00      	nop
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <MPU6050_SetInterruptLatch>:

void MPU6050_SetInterruptLatch(uint8_t Latch) {
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af02      	add	r7, sp, #8
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 8002498:	f107 030f 	add.w	r3, r7, #15
 800249c:	2200      	movs	r2, #0
 800249e:	9201      	str	r2, [sp, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	9200      	str	r2, [sp, #0]
 80024a4:	2201      	movs	r2, #1
 80024a6:	2137      	movs	r1, #55	; 0x37
 80024a8:	20d0      	movs	r0, #208	; 0xd0
 80024aa:	f7ff fdbd 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTCFG_INT_RD_CLEAR_BIT);
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	f023 0310 	bic.w	r3, r3, #16
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Latch & 0x1) << MPU6050_INTCFG_INT_RD_CLEAR_BIT);
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	b25b      	sxtb	r3, r3
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	b25a      	sxtb	r2, r3
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	4313      	orrs	r3, r2
 80024ca:	b25b      	sxtb	r3, r3
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 80024d0:	f107 030f 	add.w	r3, r7, #15
 80024d4:	2200      	movs	r2, #0
 80024d6:	9201      	str	r2, [sp, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	9200      	str	r2, [sp, #0]
 80024dc:	2201      	movs	r2, #1
 80024de:	2137      	movs	r1, #55	; 0x37
 80024e0:	20d0      	movs	r0, #208	; 0xd0
 80024e2:	f7ff fdbc 	bl	800205e <HAL_I2C_Mem_Write>
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <MPU6050_SetInterruptLatchClear>:

void MPU6050_SetInterruptLatchClear(uint8_t Clear) {
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b086      	sub	sp, #24
 80024f2:	af02      	add	r7, sp, #8
 80024f4:	4603      	mov	r3, r0
 80024f6:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 80024f8:	f107 030f 	add.w	r3, r7, #15
 80024fc:	2200      	movs	r2, #0
 80024fe:	9201      	str	r2, [sp, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	9200      	str	r2, [sp, #0]
 8002504:	2201      	movs	r2, #1
 8002506:	2137      	movs	r1, #55	; 0x37
 8002508:	20d0      	movs	r0, #208	; 0xd0
 800250a:	f7ff fd8d 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTCFG_LATCH_INT_EN_BIT);
 800250e:	7bfb      	ldrb	r3, [r7, #15]
 8002510:	f023 0320 	bic.w	r3, r3, #32
 8002514:	b2db      	uxtb	r3, r3
 8002516:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Clear & 0x1) << MPU6050_INTCFG_LATCH_INT_EN_BIT);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	015b      	lsls	r3, r3, #5
 800251c:	b25b      	sxtb	r3, r3
 800251e:	f003 0320 	and.w	r3, r3, #32
 8002522:	b25a      	sxtb	r2, r3
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	b25b      	sxtb	r3, r3
 8002528:	4313      	orrs	r3, r2
 800252a:	b25b      	sxtb	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &tmp, 1, I2C_TIMEOUT );
 8002530:	f107 030f 	add.w	r3, r7, #15
 8002534:	2200      	movs	r2, #0
 8002536:	9201      	str	r2, [sp, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	9200      	str	r2, [sp, #0]
 800253c:	2201      	movs	r2, #1
 800253e:	2137      	movs	r1, #55	; 0x37
 8002540:	20d0      	movs	r0, #208	; 0xd0
 8002542:	f7ff fd8c 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002546:	bf00      	nop
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <MPU6050_SetIntEnableRegister>:

void MPU6050_SetIntEnableRegister(uint8_t Value) {
 800254e:	b580      	push	{r7, lr}
 8002550:	b084      	sub	sp, #16
 8002552:	af02      	add	r7, sp, #8
 8002554:	4603      	mov	r3, r0
 8002556:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &Value, 1, I2C_TIMEOUT );
 8002558:	1dfb      	adds	r3, r7, #7
 800255a:	2200      	movs	r2, #0
 800255c:	9201      	str	r2, [sp, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	9200      	str	r2, [sp, #0]
 8002562:	2201      	movs	r2, #1
 8002564:	2138      	movs	r1, #56	; 0x38
 8002566:	20d0      	movs	r0, #208	; 0xd0
 8002568:	f7ff fd79 	bl	800205e <HAL_I2C_Mem_Write>
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <MPU6050_GetIntStatusRegister>:
	tmp &= ~(1 << MPU6050_INTERRUPT_DATA_RDY_BIT);
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_DATA_RDY_BIT);
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
}

uint8_t MPU6050_GetIntStatusRegister(void) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 800257a:	1dfb      	adds	r3, r7, #7
 800257c:	2200      	movs	r2, #0
 800257e:	9201      	str	r2, [sp, #4]
 8002580:	2201      	movs	r2, #1
 8002582:	9200      	str	r2, [sp, #0]
 8002584:	2201      	movs	r2, #1
 8002586:	213a      	movs	r1, #58	; 0x3a
 8002588:	20d0      	movs	r0, #208	; 0xd0
 800258a:	f7ff fd4d 	bl	8002028 <HAL_I2C_Mem_Read>
	return tmp;
 800258e:	79fb      	ldrb	r3, [r7, #7]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <MPU6050_SetDHPFMode>:
}

//
//	Motion functions - not included in documentation/register map
//
void MPU6050_SetDHPFMode(uint8_t Dhpf) {
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af02      	add	r7, sp, #8
 800259e:	4603      	mov	r3, r0
 80025a0:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 80025a2:	f107 030f 	add.w	r3, r7, #15
 80025a6:	2200      	movs	r2, #0
 80025a8:	9201      	str	r2, [sp, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	9200      	str	r2, [sp, #0]
 80025ae:	2201      	movs	r2, #1
 80025b0:	211c      	movs	r1, #28
 80025b2:	20d0      	movs	r0, #208	; 0xd0
 80025b4:	f7ff fd38 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(0x07);
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	f023 0307 	bic.w	r3, r3, #7
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	73fb      	strb	r3, [r7, #15]
	tmp |= Dhpf & 0x7;
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	b25a      	sxtb	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	b25b      	sxtb	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
 80025d8:	f107 030f 	add.w	r3, r7, #15
 80025dc:	2200      	movs	r2, #0
 80025de:	9201      	str	r2, [sp, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	9200      	str	r2, [sp, #0]
 80025e4:	2201      	movs	r2, #1
 80025e6:	211c      	movs	r1, #28
 80025e8:	20d0      	movs	r0, #208	; 0xd0
 80025ea:	f7ff fd38 	bl	800205e <HAL_I2C_Mem_Write>
}
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <MPU6050_GetMotionStatusRegister>:

uint8_t MPU6050_GetMotionStatusRegister(void) {
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b084      	sub	sp, #16
 80025fa:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_MOT_DETECT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 80025fc:	1dfb      	adds	r3, r7, #7
 80025fe:	2200      	movs	r2, #0
 8002600:	9201      	str	r2, [sp, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	9200      	str	r2, [sp, #0]
 8002606:	2201      	movs	r2, #1
 8002608:	2161      	movs	r1, #97	; 0x61
 800260a:	20d0      	movs	r0, #208	; 0xd0
 800260c:	f7ff fd0c 	bl	8002028 <HAL_I2C_Mem_Read>
	return tmp;
 8002610:	79fb      	ldrb	r3, [r7, #7]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <MPU6050_SetIntZeroMotionEnabled>:

void MPU6050_SetIntZeroMotionEnabled(uint8_t Enable) {
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af02      	add	r7, sp, #8
 8002620:	4603      	mov	r3, r0
 8002622:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 8002624:	f107 030f 	add.w	r3, r7, #15
 8002628:	2200      	movs	r2, #0
 800262a:	9201      	str	r2, [sp, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	9200      	str	r2, [sp, #0]
 8002630:	2201      	movs	r2, #1
 8002632:	2138      	movs	r1, #56	; 0x38
 8002634:	20d0      	movs	r0, #208	; 0xd0
 8002636:	f7ff fcf7 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTERRUPT_ZMOT_BIT);
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	f023 0320 	bic.w	r3, r3, #32
 8002640:	b2db      	uxtb	r3, r3
 8002642:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_ZMOT_BIT);
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	015b      	lsls	r3, r3, #5
 8002648:	b25b      	sxtb	r3, r3
 800264a:	f003 0320 	and.w	r3, r3, #32
 800264e:	b25a      	sxtb	r2, r3
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	b25b      	sxtb	r3, r3
 8002654:	4313      	orrs	r3, r2
 8002656:	b25b      	sxtb	r3, r3
 8002658:	b2db      	uxtb	r3, r3
 800265a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 800265c:	f107 030f 	add.w	r3, r7, #15
 8002660:	2200      	movs	r2, #0
 8002662:	9201      	str	r2, [sp, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	9200      	str	r2, [sp, #0]
 8002668:	2201      	movs	r2, #1
 800266a:	2138      	movs	r1, #56	; 0x38
 800266c:	20d0      	movs	r0, #208	; 0xd0
 800266e:	f7ff fcf6 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <MPU6050_SetIntMotionEnabled>:

void MPU6050_SetIntMotionEnabled(uint8_t Enable) {
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af02      	add	r7, sp, #8
 8002680:	4603      	mov	r3, r0
 8002682:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 8002684:	f107 030f 	add.w	r3, r7, #15
 8002688:	2200      	movs	r2, #0
 800268a:	9201      	str	r2, [sp, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	9200      	str	r2, [sp, #0]
 8002690:	2201      	movs	r2, #1
 8002692:	2138      	movs	r1, #56	; 0x38
 8002694:	20d0      	movs	r0, #208	; 0xd0
 8002696:	f7ff fcc7 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTERRUPT_MOT_BIT);
 800269a:	7bfb      	ldrb	r3, [r7, #15]
 800269c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_MOT_BIT);
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	019b      	lsls	r3, r3, #6
 80026a8:	b25b      	sxtb	r3, r3
 80026aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ae:	b25a      	sxtb	r2, r3
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	b25b      	sxtb	r3, r3
 80026b4:	4313      	orrs	r3, r2
 80026b6:	b25b      	sxtb	r3, r3
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 80026bc:	f107 030f 	add.w	r3, r7, #15
 80026c0:	2200      	movs	r2, #0
 80026c2:	9201      	str	r2, [sp, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	9200      	str	r2, [sp, #0]
 80026c8:	2201      	movs	r2, #1
 80026ca:	2138      	movs	r1, #56	; 0x38
 80026cc:	20d0      	movs	r0, #208	; 0xd0
 80026ce:	f7ff fcc6 	bl	800205e <HAL_I2C_Mem_Write>
}
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <MPU6050_SetIntFreeFallEnabled>:

void MPU6050_SetIntFreeFallEnabled(uint8_t Enable) {
 80026da:	b580      	push	{r7, lr}
 80026dc:	b086      	sub	sp, #24
 80026de:	af02      	add	r7, sp, #8
 80026e0:	4603      	mov	r3, r0
 80026e2:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 80026e4:	f107 030f 	add.w	r3, r7, #15
 80026e8:	2200      	movs	r2, #0
 80026ea:	9201      	str	r2, [sp, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	9200      	str	r2, [sp, #0]
 80026f0:	2201      	movs	r2, #1
 80026f2:	2138      	movs	r1, #56	; 0x38
 80026f4:	20d0      	movs	r0, #208	; 0xd0
 80026f6:	f7ff fc97 	bl	8002028 <HAL_I2C_Mem_Read>
	tmp &= ~(1 << MPU6050_INTERRUPT_FF_BIT);
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
 80026fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002700:	b2db      	uxtb	r3, r3
 8002702:	73fb      	strb	r3, [r7, #15]
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_FF_BIT);
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	01db      	lsls	r3, r3, #7
 8002708:	b25a      	sxtb	r2, r3
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	b25b      	sxtb	r3, r3
 800270e:	4313      	orrs	r3, r2
 8002710:	b25b      	sxtb	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
 8002716:	f107 030f 	add.w	r3, r7, #15
 800271a:	2200      	movs	r2, #0
 800271c:	9201      	str	r2, [sp, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	9200      	str	r2, [sp, #0]
 8002722:	2201      	movs	r2, #1
 8002724:	2138      	movs	r1, #56	; 0x38
 8002726:	20d0      	movs	r0, #208	; 0xd0
 8002728:	f7ff fc99 	bl	800205e <HAL_I2C_Mem_Write>
}
 800272c:	bf00      	nop
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <MPU6050_SetMotionDetectionThreshold>:

void MPU6050_SetMotionDetectionThreshold(uint8_t Threshold) {
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af02      	add	r7, sp, #8
 800273a:	4603      	mov	r3, r0
 800273c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_MOT_THR, 1, &Threshold, 1, I2C_TIMEOUT );
 800273e:	1dfb      	adds	r3, r7, #7
 8002740:	2200      	movs	r2, #0
 8002742:	9201      	str	r2, [sp, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	9200      	str	r2, [sp, #0]
 8002748:	2201      	movs	r2, #1
 800274a:	211f      	movs	r1, #31
 800274c:	20d0      	movs	r0, #208	; 0xd0
 800274e:	f7ff fc86 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <MPU6050_SetMotionDetectionDuration>:

void MPU6050_SetMotionDetectionDuration(uint8_t Duration) {
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af02      	add	r7, sp, #8
 8002760:	4603      	mov	r3, r0
 8002762:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_MOT_DUR, 1, &Duration, 1, I2C_TIMEOUT );
 8002764:	1dfb      	adds	r3, r7, #7
 8002766:	2200      	movs	r2, #0
 8002768:	9201      	str	r2, [sp, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	9200      	str	r2, [sp, #0]
 800276e:	2201      	movs	r2, #1
 8002770:	2120      	movs	r1, #32
 8002772:	20d0      	movs	r0, #208	; 0xd0
 8002774:	f7ff fc73 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002778:	bf00      	nop
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <MPU6050_SetZeroMotionDetectionThreshold>:

void MPU6050_SetZeroMotionDetectionThreshold(uint8_t Threshold) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af02      	add	r7, sp, #8
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ZRMOT_THR, 1, &Threshold, 1, I2C_TIMEOUT );
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	2200      	movs	r2, #0
 800278e:	9201      	str	r2, [sp, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	9200      	str	r2, [sp, #0]
 8002794:	2201      	movs	r2, #1
 8002796:	2121      	movs	r1, #33	; 0x21
 8002798:	20d0      	movs	r0, #208	; 0xd0
 800279a:	f7ff fc60 	bl	800205e <HAL_I2C_Mem_Write>
}
 800279e:	bf00      	nop
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <MPU6050_SetZeroMotionDetectionDuration>:

void MPU6050_SetZeroMotionDetectionDuration(uint8_t Duration) {
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b084      	sub	sp, #16
 80027aa:	af02      	add	r7, sp, #8
 80027ac:	4603      	mov	r3, r0
 80027ae:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ZRMOT_DUR, 1, &Duration, 1, I2C_TIMEOUT );
 80027b0:	1dfb      	adds	r3, r7, #7
 80027b2:	2200      	movs	r2, #0
 80027b4:	9201      	str	r2, [sp, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	9200      	str	r2, [sp, #0]
 80027ba:	2201      	movs	r2, #1
 80027bc:	2122      	movs	r1, #34	; 0x22
 80027be:	20d0      	movs	r0, #208	; 0xd0
 80027c0:	f7ff fc4d 	bl	800205e <HAL_I2C_Mem_Write>
}
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <MPU6050_SetFreeFallDetectionThreshold>:

void MPU6050_SetFreeFallDetectionThreshold(uint8_t Threshold) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af02      	add	r7, sp, #8
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_FF_THR, 1, &Threshold, 1, I2C_TIMEOUT );
 80027d6:	1dfb      	adds	r3, r7, #7
 80027d8:	2200      	movs	r2, #0
 80027da:	9201      	str	r2, [sp, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	9200      	str	r2, [sp, #0]
 80027e0:	2201      	movs	r2, #1
 80027e2:	211d      	movs	r1, #29
 80027e4:	20d0      	movs	r0, #208	; 0xd0
 80027e6:	f7ff fc3a 	bl	800205e <HAL_I2C_Mem_Write>
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <MPU6050_SetFreeFallDetectionDuration>:

void MPU6050_SetFreeFallDetectionDuration(uint8_t Duration) {
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b084      	sub	sp, #16
 80027f6:	af02      	add	r7, sp, #8
 80027f8:	4603      	mov	r3, r0
 80027fa:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_FF_DUR, 1, &Duration, 1, I2C_TIMEOUT );
 80027fc:	1dfb      	adds	r3, r7, #7
 80027fe:	2200      	movs	r2, #0
 8002800:	9201      	str	r2, [sp, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	9200      	str	r2, [sp, #0]
 8002806:	2201      	movs	r2, #1
 8002808:	211e      	movs	r1, #30
 800280a:	20d0      	movs	r0, #208	; 0xd0
 800280c:	f7ff fc27 	bl	800205e <HAL_I2C_Mem_Write>
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <sw_exti_init>:
}
/*****************************************************************************/



void sw_exti_init(void) {
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	gpio_pin_cfg( PORTA, PA3, gpio_mode_in_floating );
 800281c:	2200      	movs	r2, #0
 800281e:	2108      	movs	r1, #8
 8002820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002824:	f000 fc7e 	bl	8003124 <gpio_pin_cfg>
	EXTI->FTSR 			|= EXTI_FTSR_TR3;			// Falling trigger event configuration bit of line 3
	EXTI->RTSR 			|= EXTI_RTSR_TR3;			// Rising trigger event configuration bit of line 3
	EXTI->IMR 			|= EXTI_IMR_MR3;			// Interrupt Mask on line 3
	NVIC_EnableIRQ( EXTI3_IRQn );
#elif defined STM32L4
	RCC->APB2ENR 		|= RCC_APB2ENR_SYSCFGEN;
 8002828:	4b10      	ldr	r3, [pc, #64]	; (800286c <sw_exti_init+0x54>)
 800282a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800282c:	4a0f      	ldr	r2, [pc, #60]	; (800286c <sw_exti_init+0x54>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6613      	str	r3, [r2, #96]	; 0x60
	SYSCFG->EXTICR[0] 	|= SYSCFG_EXTICR1_EXTI3_PA;	// PA[3] pin
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <sw_exti_init+0x58>)
 8002836:	4a0e      	ldr	r2, [pc, #56]	; (8002870 <sw_exti_init+0x58>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 		|= EXTI_FTSR1_FT3;			// Falling trigger event configuration bit of line 3
 800283c:	4b0d      	ldr	r3, [pc, #52]	; (8002874 <sw_exti_init+0x5c>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	4a0c      	ldr	r2, [pc, #48]	; (8002874 <sw_exti_init+0x5c>)
 8002842:	f043 0308 	orr.w	r3, r3, #8
 8002846:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR1 		|= EXTI_RTSR1_RT3;			// Rising trigger event configuration bit of line 3
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <sw_exti_init+0x5c>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	4a09      	ldr	r2, [pc, #36]	; (8002874 <sw_exti_init+0x5c>)
 800284e:	f043 0308 	orr.w	r3, r3, #8
 8002852:	6093      	str	r3, [r2, #8]
	EXTI->IMR1 			|= EXTI_IMR1_IM3;			// Interrupt Mask on line 3
 8002854:	4b07      	ldr	r3, [pc, #28]	; (8002874 <sw_exti_init+0x5c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a06      	ldr	r2, [pc, #24]	; (8002874 <sw_exti_init+0x5c>)
 800285a:	f043 0308 	orr.w	r3, r3, #8
 800285e:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ( EXTI3_IRQn );
 8002860:	2009      	movs	r0, #9
 8002862:	f7ff fbc3 	bl	8001fec <__NVIC_EnableIRQ>
#endif
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
 8002870:	40010000 	.word	0x40010000
 8002874:	40010400 	.word	0x40010400

08002878 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void) {
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF3) {		// Pending bit for line 3
 800287e:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <EXTI3_IRQHandler+0x48>)
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d017      	beq.n	80028ba <EXTI3_IRQHandler+0x42>
		EXTI->PR1 = EXTI_PR1_PIF3;
 800288a:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <EXTI3_IRQHandler+0x48>)
 800288c:	2208      	movs	r2, #8
 800288e:	615a      	str	r2, [r3, #20]
	if( hI2Cx->I2C->ISR & I2C_ISR_BUSY ) return true; else  return false;
 8002890:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <EXTI3_IRQHandler+0x4c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <EXTI3_IRQHandler+0x2c>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <EXTI3_IRQHandler+0x2e>
 80028a4:	2300      	movs	r3, #0

		if ( sw_is_BUSY_flag_ready() == true ) return;
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <EXTI3_IRQHandler+0x40>

		uint8_t interrupts = MPU6050_GetIntStatusRegister();
 80028aa:	f7ff fe63 	bl	8002574 <MPU6050_GetIntStatusRegister>
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
		MPU6050_GetMotionStatusRegister();
 80028b2:	f7ff fea0 	bl	80025f6 <MPU6050_GetMotionStatusRegister>
 80028b6:	e000      	b.n	80028ba <EXTI3_IRQHandler+0x42>
		if ( sw_is_BUSY_flag_ready() == true ) return;
 80028b8:	bf00      	nop
//			sprintf((char*) buffer, "Freefall detected\n\r");
//			UART1_SendString((char*) buffer);
		}

	}
}
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40010400 	.word	0x40010400
 80028c4:	2000000c 	.word	0x2000000c

080028c8 <MPU6050__setThreshold>:
static bool		useCalibrate = 0;
void MPU6050__calibrateGyro( uint8_t samples );
void MPU6050__setThreshold( uint8_t multiple );

// Set threshold value
void MPU6050__setThreshold( uint8_t multiple ) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
	if (multiple > 0) {
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d031      	beq.n	800293c <MPU6050__setThreshold+0x74>
// If not calibrated, need calibrate
		if (!useCalibrate) {
 80028d8:	4b24      	ldr	r3, [pc, #144]	; (800296c <MPU6050__setThreshold+0xa4>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	f083 0301 	eor.w	r3, r3, #1
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <MPU6050__setThreshold+0x24>
			MPU6050__calibrateGyro( 50 );
 80028e6:	2032      	movs	r0, #50	; 0x32
 80028e8:	f000 f848 	bl	800297c <MPU6050__calibrateGyro>
		}
// Calculate threshold vectors
		tg.XAxis = th.XAxis * multiple;
 80028ec:	4b20      	ldr	r3, [pc, #128]	; (8002970 <MPU6050__setThreshold+0xa8>)
 80028ee:	ed93 7a00 	vldr	s14, [r3]
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	ee07 3a90 	vmov	s15, r3
 80028f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	4b1c      	ldr	r3, [pc, #112]	; (8002974 <MPU6050__setThreshold+0xac>)
 8002902:	edc3 7a00 	vstr	s15, [r3]
		tg.YAxis = th.YAxis * multiple;
 8002906:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <MPU6050__setThreshold+0xa8>)
 8002908:	ed93 7a01 	vldr	s14, [r3, #4]
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800291a:	4b16      	ldr	r3, [pc, #88]	; (8002974 <MPU6050__setThreshold+0xac>)
 800291c:	edc3 7a01 	vstr	s15, [r3, #4]
		tg.ZAxis = th.ZAxis * multiple;
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <MPU6050__setThreshold+0xa8>)
 8002922:	ed93 7a02 	vldr	s14, [r3, #8]
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	ee07 3a90 	vmov	s15, r3
 800292c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002930:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002934:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <MPU6050__setThreshold+0xac>)
 8002936:	edc3 7a02 	vstr	s15, [r3, #8]
 800293a:	e00b      	b.n	8002954 <MPU6050__setThreshold+0x8c>
	} else {
		// No threshold
		tg.XAxis = 0;
 800293c:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <MPU6050__setThreshold+0xac>)
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
		tg.YAxis = 0;
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <MPU6050__setThreshold+0xac>)
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	605a      	str	r2, [r3, #4]
		tg.ZAxis = 0;
 800294c:	4b09      	ldr	r3, [pc, #36]	; (8002974 <MPU6050__setThreshold+0xac>)
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
	}
// Remember old threshold value
	actualThreshold = multiple;
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	ee07 3a90 	vmov	s15, r3
 800295a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <MPU6050__setThreshold+0xb0>)
 8002960:	edc3 7a00 	vstr	s15, [r3]
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	2000011c 	.word	0x2000011c
 8002970:	200005c4 	.word	0x200005c4
 8002974:	200005d4 	.word	0x200005d4
 8002978:	20000118 	.word	0x20000118

0800297c <MPU6050__calibrateGyro>:
uint8_t MPU6050__getThreshold(void) {
	return actualThreshold;
}

// Calibrate algorithm
void MPU6050__calibrateGyro( uint8_t samples ) {
 800297c:	b580      	push	{r7, lr}
 800297e:	b08a      	sub	sp, #40	; 0x28
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
	// Set calibrate
	useCalibrate = true;
 8002986:	4b95      	ldr	r3, [pc, #596]	; (8002bdc <MPU6050__calibrateGyro+0x260>)
 8002988:	2201      	movs	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]

	// Reset values
	float sumX = 0;
 800298c:	f04f 0300 	mov.w	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
	float sumY = 0;
 8002992:	f04f 0300 	mov.w	r3, #0
 8002996:	623b      	str	r3, [r7, #32]
	float sumZ = 0;
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
	float sigmaX = 0;
 800299e:	f04f 0300 	mov.w	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
	float sigmaY = 0;
 80029a4:	f04f 0300 	mov.w	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]
	float sigmaZ = 0;
 80029aa:	f04f 0300 	mov.w	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]

	int16_t X = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	81bb      	strh	r3, [r7, #12]
	int16_t Y = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	817b      	strh	r3, [r7, #10]
	int16_t Z = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	813b      	strh	r3, [r7, #8]

	// Read n-samples
	for ( uint8_t i = 0; i < samples; ++i ) {
 80029bc:	2300      	movs	r3, #0
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e062      	b.n	8002a88 <MPU6050__calibrateGyro+0x10c>
		MPU6050_GetGyroscopeRAW( &X, &Y, &Z );
 80029c2:	f107 0208 	add.w	r2, r7, #8
 80029c6:	f107 010a 	add.w	r1, r7, #10
 80029ca:	f107 030c 	add.w	r3, r7, #12
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7ff fcd0 	bl	8002374 <MPU6050_GetGyroscopeRAW>
//		MPU6050__readRawGyro();
		sumX += X;
 80029d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80029d8:	ee07 3a90 	vmov	s15, r3
 80029dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029e0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80029e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		sumY += Y;
 80029ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80029f0:	ee07 3a90 	vmov	s15, r3
 80029f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f8:	ed97 7a08 	vldr	s14, [r7, #32]
 80029fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a00:	edc7 7a08 	vstr	s15, [r7, #32]
		sumZ += Z;
 8002a04:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a08:	ee07 3a90 	vmov	s15, r3
 8002a0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a10:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a18:	edc7 7a07 	vstr	s15, [r7, #28]
		sigmaX += X * X;
 8002a1c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002a20:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002a24:	fb02 f303 	mul.w	r3, r2, r3
 8002a28:	ee07 3a90 	vmov	s15, r3
 8002a2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a30:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a38:	edc7 7a06 	vstr	s15, [r7, #24]
		sigmaY += Y * Y;
 8002a3c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a40:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002a44:	fb02 f303 	mul.w	r3, r2, r3
 8002a48:	ee07 3a90 	vmov	s15, r3
 8002a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a50:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a58:	edc7 7a05 	vstr	s15, [r7, #20]
		sigmaZ += Z * Z;
 8002a5c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a60:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a64:	fb02 f303 	mul.w	r3, r2, r3
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a70:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a78:	edc7 7a04 	vstr	s15, [r7, #16]
		delay_ms(5);
 8002a7c:	2005      	movs	r0, #5
 8002a7e:	f001 faf5 	bl	800406c <delay_ms>
	for ( uint8_t i = 0; i < samples; ++i ) {
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	3301      	adds	r3, #1
 8002a86:	73fb      	strb	r3, [r7, #15]
 8002a88:	7bfa      	ldrb	r2, [r7, #15]
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d398      	bcc.n	80029c2 <MPU6050__calibrateGyro+0x46>
	}

	// Calculate delta vectors
	dg.XAxis = sumX / samples;
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a9a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aa2:	4b4f      	ldr	r3, [pc, #316]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002aa4:	edc3 7a00 	vstr	s15, [r3]
	dg.YAxis = sumY / samples;
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	ee07 3a90 	vmov	s15, r3
 8002aae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ab2:	edd7 6a08 	vldr	s13, [r7, #32]
 8002ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aba:	4b49      	ldr	r3, [pc, #292]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002abc:	edc3 7a01 	vstr	s15, [r3, #4]
	dg.ZAxis = sumZ / samples;
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	ee07 3a90 	vmov	s15, r3
 8002ac6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aca:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ad2:	4b43      	ldr	r3, [pc, #268]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002ad4:	edc3 7a02 	vstr	s15, [r3, #8]

	// Calculate threshold vectors
	th.XAxis = sqrt( (sigmaX / 50) - (dg.XAxis * dg.XAxis) );
 8002ad8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002adc:	eddf 6a41 	vldr	s13, [pc, #260]	; 8002be4 <MPU6050__calibrateGyro+0x268>
 8002ae0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ae4:	4b3e      	ldr	r3, [pc, #248]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002ae6:	edd3 6a00 	vldr	s13, [r3]
 8002aea:	4b3d      	ldr	r3, [pc, #244]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002aec:	edd3 7a00 	vldr	s15, [r3]
 8002af0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af8:	ee17 0a90 	vmov	r0, s15
 8002afc:	f7fd fccc 	bl	8000498 <__aeabi_f2d>
 8002b00:	4602      	mov	r2, r0
 8002b02:	460b      	mov	r3, r1
 8002b04:	ec43 2b10 	vmov	d0, r2, r3
 8002b08:	f001 fb9e 	bl	8004248 <sqrt>
 8002b0c:	ec53 2b10 	vmov	r2, r3, d0
 8002b10:	4610      	mov	r0, r2
 8002b12:	4619      	mov	r1, r3
 8002b14:	f7fd ffc8 	bl	8000aa8 <__aeabi_d2f>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4a33      	ldr	r2, [pc, #204]	; (8002be8 <MPU6050__calibrateGyro+0x26c>)
 8002b1c:	6013      	str	r3, [r2, #0]
	th.YAxis = sqrt( (sigmaY / 50) - (dg.YAxis * dg.YAxis) );
 8002b1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b22:	eddf 6a30 	vldr	s13, [pc, #192]	; 8002be4 <MPU6050__calibrateGyro+0x268>
 8002b26:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b2a:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002b2c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b30:	4b2b      	ldr	r3, [pc, #172]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002b32:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b3e:	ee17 0a90 	vmov	r0, s15
 8002b42:	f7fd fca9 	bl	8000498 <__aeabi_f2d>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	ec43 2b10 	vmov	d0, r2, r3
 8002b4e:	f001 fb7b 	bl	8004248 <sqrt>
 8002b52:	ec53 2b10 	vmov	r2, r3, d0
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f7fd ffa5 	bl	8000aa8 <__aeabi_d2f>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4a21      	ldr	r2, [pc, #132]	; (8002be8 <MPU6050__calibrateGyro+0x26c>)
 8002b62:	6053      	str	r3, [r2, #4]
	th.ZAxis = sqrt( (sigmaZ / 50) - (dg.ZAxis * dg.ZAxis) );
 8002b64:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b68:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002be4 <MPU6050__calibrateGyro+0x268>
 8002b6c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b70:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002b72:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b76:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <MPU6050__calibrateGyro+0x264>)
 8002b78:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b84:	ee17 0a90 	vmov	r0, s15
 8002b88:	f7fd fc86 	bl	8000498 <__aeabi_f2d>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	ec43 2b10 	vmov	d0, r2, r3
 8002b94:	f001 fb58 	bl	8004248 <sqrt>
 8002b98:	ec53 2b10 	vmov	r2, r3, d0
 8002b9c:	4610      	mov	r0, r2
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f7fd ff82 	bl	8000aa8 <__aeabi_d2f>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4a10      	ldr	r2, [pc, #64]	; (8002be8 <MPU6050__calibrateGyro+0x26c>)
 8002ba8:	6093      	str	r3, [r2, #8]

	// If already set threshold, recalculate threshold vectors
	if ( actualThreshold > 0 ) {
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <MPU6050__calibrateGyro+0x270>)
 8002bac:	edd3 7a00 	vldr	s15, [r3]
 8002bb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb8:	dc00      	bgt.n	8002bbc <MPU6050__calibrateGyro+0x240>
		MPU6050__setThreshold( actualThreshold );
	}
}
 8002bba:	e00b      	b.n	8002bd4 <MPU6050__calibrateGyro+0x258>
		MPU6050__setThreshold( actualThreshold );
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <MPU6050__calibrateGyro+0x270>)
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bc6:	edc7 7a00 	vstr	s15, [r7]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fe7a 	bl	80028c8 <MPU6050__setThreshold>
}
 8002bd4:	bf00      	nop
 8002bd6:	3728      	adds	r7, #40	; 0x28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	2000011c 	.word	0x2000011c
 8002be0:	200005e0 	.word	0x200005e0
 8002be4:	42480000 	.word	0x42480000
 8002be8:	200005c4 	.word	0x200005c4
 8002bec:	20000118 	.word	0x20000118

08002bf0 <MPU6050_Init>:


//
//	Initialization
//
void MPU6050_Init(void) {
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
	sw_exti_init();
 8002bf4:	f7ff fe10 	bl	8002818 <sw_exti_init>

	MPU6050_DeviceReset(1);
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	f7ff fa7a 	bl	80020f2 <MPU6050_DeviceReset>
	MPU6050_SetSleepEnabled(0);
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f7ff faa4 	bl	800214c <MPU6050_SetSleepEnabled>
	MPU6050_SetClockSource(MPU6050_CLOCK_INTERNAL);
 8002c04:	2000      	movs	r0, #0
 8002c06:	f7ff fad1 	bl	80021ac <MPU6050_SetClockSource>
	MPU6050_SetDlpf(MPU6050_DLPF_BW_20);
 8002c0a:	2004      	movs	r0, #4
 8002c0c:	f7ff fa42 	bl	8002094 <MPU6050_SetDlpf>
	MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_250);
 8002c10:	2000      	movs	r0, #0
 8002c12:	f7ff fafb 	bl	800220c <MPU6050_SetFullScaleGyroRange>
	MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 8002c16:	2000      	movs	r0, #0
 8002c18:	f7ff fb52 	bl	80022c0 <MPU6050_SetFullScaleAccelRange>
//	MPU6050__setGyroOffsetY(0);
//	MPU6050__setGyroOffsetZ(0);
//	MPU6050__setAccelOffsetX(0);
//	MPU6050__setAccelOffsetY(0);
//	MPU6050__setAccelOffsetZ(0);
}
 8002c1c:	bf00      	nop
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <sw_mpu6050_test_init>:

void sw_mpu6050_test_init(void) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
	MPU6050_Init();
 8002c24:	f7ff ffe4 	bl	8002bf0 <MPU6050_Init>

	MPU6050_SetInterruptMode(MPU6050_INTMODE_ACTIVEHIGH);
 8002c28:	2000      	movs	r0, #0
 8002c2a:	f7ff fbd3 	bl	80023d4 <MPU6050_SetInterruptMode>
	MPU6050_SetInterruptDrive(MPU6050_INTDRV_PUSHPULL);
 8002c2e:	2000      	movs	r0, #0
 8002c30:	f7ff fbfd 	bl	800242e <MPU6050_SetInterruptDrive>
	MPU6050_SetInterruptLatch(MPU6050_INTLATCH_WAITCLEAR);
 8002c34:	2001      	movs	r0, #1
 8002c36:	f7ff fc2a 	bl	800248e <MPU6050_SetInterruptLatch>
	MPU6050_SetInterruptLatchClear(MPU6050_INTCLEAR_STATUSREAD);
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	f7ff fc57 	bl	80024ee <MPU6050_SetInterruptLatchClear>

	MPU6050_SetIntEnableRegister(0); // Disable all interrupts
 8002c40:	2000      	movs	r0, #0
 8002c42:	f7ff fc84 	bl	800254e <MPU6050_SetIntEnableRegister>

	// Enable Motion interrupts
	MPU6050_SetDHPFMode(MPU6050_DHPF_5);
 8002c46:	2001      	movs	r0, #1
 8002c48:	f7ff fca6 	bl	8002598 <MPU6050_SetDHPFMode>

	MPU6050_SetIntMotionEnabled(1);
 8002c4c:	2001      	movs	r0, #1
 8002c4e:	f7ff fd14 	bl	800267a <MPU6050_SetIntMotionEnabled>
	MPU6050_SetIntZeroMotionEnabled(1);
 8002c52:	2001      	movs	r0, #1
 8002c54:	f7ff fce1 	bl	800261a <MPU6050_SetIntZeroMotionEnabled>
	MPU6050_SetIntFreeFallEnabled(1);
 8002c58:	2001      	movs	r0, #1
 8002c5a:	f7ff fd3e 	bl	80026da <MPU6050_SetIntFreeFallEnabled>

	MPU6050_SetFreeFallDetectionDuration(2);
 8002c5e:	2002      	movs	r0, #2
 8002c60:	f7ff fdc7 	bl	80027f2 <MPU6050_SetFreeFallDetectionDuration>
	MPU6050_SetFreeFallDetectionThreshold(5);
 8002c64:	2005      	movs	r0, #5
 8002c66:	f7ff fdb1 	bl	80027cc <MPU6050_SetFreeFallDetectionThreshold>

	MPU6050_SetMotionDetectionDuration(5);
 8002c6a:	2005      	movs	r0, #5
 8002c6c:	f7ff fd75 	bl	800275a <MPU6050_SetMotionDetectionDuration>
	MPU6050_SetMotionDetectionThreshold(2);
 8002c70:	2002      	movs	r0, #2
 8002c72:	f7ff fd5f 	bl	8002734 <MPU6050_SetMotionDetectionThreshold>

	MPU6050_SetZeroMotionDetectionDuration(2);
 8002c76:	2002      	movs	r0, #2
 8002c78:	f7ff fd95 	bl	80027a6 <MPU6050_SetZeroMotionDetectionDuration>
	MPU6050_SetZeroMotionDetectionThreshold(4);
 8002c7c:	2004      	movs	r0, #4
 8002c7e:	f7ff fd7f 	bl	8002780 <MPU6050_SetZeroMotionDetectionThreshold>

}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	6039      	str	r1, [r7, #0]
 8002c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	db0a      	blt.n	8002cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	490c      	ldr	r1, [pc, #48]	; (8002cd4 <__NVIC_SetPriority+0x4c>)
 8002ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca6:	0112      	lsls	r2, r2, #4
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	440b      	add	r3, r1
 8002cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cb0:	e00a      	b.n	8002cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	b2da      	uxtb	r2, r3
 8002cb6:	4908      	ldr	r1, [pc, #32]	; (8002cd8 <__NVIC_SetPriority+0x50>)
 8002cb8:	79fb      	ldrb	r3, [r7, #7]
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	3b04      	subs	r3, #4
 8002cc0:	0112      	lsls	r2, r2, #4
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	440b      	add	r3, r1
 8002cc6:	761a      	strb	r2, [r3, #24]
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	e000e100 	.word	0xe000e100
 8002cd8:	e000ed00 	.word	0xe000ed00

08002cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cec:	d301      	bcc.n	8002cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e00f      	b.n	8002d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cf2:	4a0a      	ldr	r2, [pc, #40]	; (8002d1c <SysTick_Config+0x40>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cfa:	210f      	movs	r1, #15
 8002cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002d00:	f7ff ffc2 	bl	8002c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <SysTick_Config+0x40>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d0a:	4b04      	ldr	r3, [pc, #16]	; (8002d1c <SysTick_Config+0x40>)
 8002d0c:	2207      	movs	r2, #7
 8002d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	e000e010 	.word	0xe000e010

08002d20 <SystemClock_Config>:
			 );
}
/**********************************************************************/

/**********************************************************************/
void SystemClock_Config(void) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	; 0x28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	2304      	movs	r3, #4
 8002d28:	607b      	str	r3, [r7, #4]
	MODIFY_REG( FLASH->ACR, FLASH_ACR_LATENCY, latency );
 8002d2a:	4b61      	ldr	r3, [pc, #388]	; (8002eb0 <SystemClock_Config+0x190>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 0207 	bic.w	r2, r3, #7
 8002d32:	495f      	ldr	r1, [pc, #380]	; (8002eb0 <SystemClock_Config+0x190>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]
	while ( (FLASH->ACR & FLASH_ACR_LATENCY) == 0 ) {}
 8002d3a:	bf00      	nop
 8002d3c:	4b5c      	ldr	r3, [pc, #368]	; (8002eb0 <SystemClock_Config+0x190>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f9      	beq.n	8002d3c <SystemClock_Config+0x1c>
}
 8002d48:	bf00      	nop
	MODIFY_REG( PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS_0 );
 8002d4a:	4b5a      	ldr	r3, [pc, #360]	; (8002eb4 <SystemClock_Config+0x194>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d52:	4a58      	ldr	r2, [pc, #352]	; (8002eb4 <SystemClock_Config+0x194>)
 8002d54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d58:	6013      	str	r3, [r2, #0]
	while ( (PWR->SR2 & PWR_SR2_VOSF) ) {}
 8002d5a:	bf00      	nop
 8002d5c:	4b55      	ldr	r3, [pc, #340]	; (8002eb4 <SystemClock_Config+0x194>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1f9      	bne.n	8002d5c <SystemClock_Config+0x3c>
}
 8002d68:	bf00      	nop
 8002d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d6e:	613b      	str	r3, [r7, #16]
	switch ( clock ) {
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d76:	d004      	beq.n	8002d82 <SystemClock_Config+0x62>
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d7e:	d006      	beq.n	8002d8e <SystemClock_Config+0x6e>
			break;
 8002d80:	e00c      	b.n	8002d9c <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSIRDY;
 8002d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d86:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSION;
 8002d88:	4b4b      	ldr	r3, [pc, #300]	; (8002eb8 <SystemClock_Config+0x198>)
 8002d8a:	60bb      	str	r3, [r7, #8]
			break;
 8002d8c:	e006      	b.n	8002d9c <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSERDY;
 8002d8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d92:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSEBYP | RCC_CR_HSEON;
 8002d94:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 8002d98:	60bb      	str	r3, [r7, #8]
			break;
 8002d9a:	bf00      	nop
	SET_BIT( RCC->CR, reg ) ;
 8002d9c:	4b47      	ldr	r3, [pc, #284]	; (8002ebc <SystemClock_Config+0x19c>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4946      	ldr	r1, [pc, #280]	; (8002ebc <SystemClock_Config+0x19c>)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	600b      	str	r3, [r1, #0]
	while ( (RCC->CR & checkClock ) == 0 ) {}
 8002da8:	bf00      	nop
 8002daa:	4b44      	ldr	r3, [pc, #272]	; (8002ebc <SystemClock_Config+0x19c>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d0f9      	beq.n	8002daa <SystemClock_Config+0x8a>
}
 8002db6:	bf00      	nop
	uint16_t pllm = 1;			// 1, 2 - 8
 8002db8:	2301      	movs	r3, #1
 8002dba:	837b      	strh	r3, [r7, #26]
	uint16_t plln = 10;			// 8, 9 - 86
 8002dbc:	230a      	movs	r3, #10
 8002dbe:	833b      	strh	r3, [r7, #24]
	uint16_t pllr = 2;			// 2, 4, 6, 8,
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	82fb      	strh	r3, [r7, #22]
	pllr = (uint8_t)pllr/2 - 1;
 8002dc4:	8afb      	ldrh	r3, [r7, #22]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	085b      	lsrs	r3, r3, #1
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	82fb      	strh	r3, [r7, #22]
	MODIFY_REG( RCC->PLLCFGR,
 8002dd2:	4b3a      	ldr	r3, [pc, #232]	; (8002ebc <SystemClock_Config+0x19c>)
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	4b3a      	ldr	r3, [pc, #232]	; (8002ec0 <SystemClock_Config+0x1a0>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	8b7a      	ldrh	r2, [r7, #26]
 8002ddc:	3a01      	subs	r2, #1
 8002dde:	0111      	lsls	r1, r2, #4
 8002de0:	8b3a      	ldrh	r2, [r7, #24]
 8002de2:	0212      	lsls	r2, r2, #8
 8002de4:	4311      	orrs	r1, r2
 8002de6:	8afa      	ldrh	r2, [r7, #22]
 8002de8:	0652      	lsls	r2, r2, #25
 8002dea:	430a      	orrs	r2, r1
 8002dec:	4611      	mov	r1, r2
 8002dee:	4a33      	ldr	r2, [pc, #204]	; (8002ebc <SystemClock_Config+0x19c>)
 8002df0:	430b      	orrs	r3, r1
 8002df2:	60d3      	str	r3, [r2, #12]
}
 8002df4:	bf00      	nop
 8002df6:	2302      	movs	r3, #2
 8002df8:	61fb      	str	r3, [r7, #28]
	SET_BIT( RCC->PLLCFGR, source );
 8002dfa:	4b30      	ldr	r3, [pc, #192]	; (8002ebc <SystemClock_Config+0x19c>)
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	492f      	ldr	r1, [pc, #188]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	60cb      	str	r3, [r1, #12]
}
 8002e06:	bf00      	nop
	SET_BIT( RCC->CR, RCC_CR_PLLON);
 8002e08:	4b2c      	ldr	r3, [pc, #176]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a2b      	ldr	r2, [pc, #172]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e12:	6013      	str	r3, [r2, #0]
	SET_BIT( RCC->PLLCFGR, RCC_PLLCFGR_PLLREN );
 8002e14:	4b29      	ldr	r3, [pc, #164]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a28      	ldr	r2, [pc, #160]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e1e:	60d3      	str	r3, [r2, #12]
	while (((RCC->CR) & RCC_CR_PLLRDY) == 0) {}
 8002e20:	bf00      	nop
 8002e22:	4b26      	ldr	r3, [pc, #152]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f9      	beq.n	8002e22 <SystemClock_Config+0x102>
}
 8002e2e:	bf00      	nop
	MODIFY_REG( RCC->CFGR,
 8002e30:	4b22      	ldr	r3, [pc, #136]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	4a21      	ldr	r2, [pc, #132]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e36:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002e3e:	6093      	str	r3, [r2, #8]
}
 8002e40:	bf00      	nop
 8002e42:	2303      	movs	r3, #3
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
	switch ( pllSource ) {
 8002e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	d009      	beq.n	8002e60 <SystemClock_Config+0x140>
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d80f      	bhi.n	8002e72 <SystemClock_Config+0x152>
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d006      	beq.n	8002e66 <SystemClock_Config+0x146>
 8002e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d006      	beq.n	8002e6c <SystemClock_Config+0x14c>
			break;
 8002e5e:	e008      	b.n	8002e72 <SystemClock_Config+0x152>
			sourceCheck = RCC_CFGR_SWS_PLL;
 8002e60:	230c      	movs	r3, #12
 8002e62:	623b      	str	r3, [r7, #32]
			break;
 8002e64:	e006      	b.n	8002e74 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSI;
 8002e66:	2304      	movs	r3, #4
 8002e68:	623b      	str	r3, [r7, #32]
			break;
 8002e6a:	e003      	b.n	8002e74 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSE;
 8002e6c:	2308      	movs	r3, #8
 8002e6e:	623b      	str	r3, [r7, #32]
			break;
 8002e70:	e000      	b.n	8002e74 <SystemClock_Config+0x154>
			break;
 8002e72:	bf00      	nop
	SET_BIT( RCC->CFGR, pllSource);
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	4910      	ldr	r1, [pc, #64]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	608b      	str	r3, [r1, #8]
	while ( (RCC->CFGR & sourceCheck) == 0 ) {}
 8002e80:	bf00      	nop
 8002e82:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <SystemClock_Config+0x19c>)
 8002e84:	689a      	ldr	r2, [r3, #8]
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f9      	beq.n	8002e82 <SystemClock_Config+0x162>
}
 8002e8e:	bf00      	nop

	rcc_SystemClock_bus_presscaler();

	rcc_SystemClockMux_switch( RCC_CFGR_SW_PLL );

	SystemCoreClockUpdate();
 8002e90:	f7fe f882 	bl	8000f98 <SystemCoreClockUpdate>
	SysTick_Config( SystemCoreClock / 1000 );	// Systick on 1 ms
 8002e94:	4b0b      	ldr	r3, [pc, #44]	; (8002ec4 <SystemClock_Config+0x1a4>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a0b      	ldr	r2, [pc, #44]	; (8002ec8 <SystemClock_Config+0x1a8>)
 8002e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9e:	099b      	lsrs	r3, r3, #6
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff1b 	bl	8002cdc <SysTick_Config>
}
 8002ea6:	bf00      	nop
 8002ea8:	3728      	adds	r7, #40	; 0x28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	40007000 	.word	0x40007000
 8002eb8:	00080100 	.word	0x00080100
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	f9ff808f 	.word	0xf9ff808f
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	10624dd3 	.word	0x10624dd3

08002ecc <__NVIC_EnableIRQ>:
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	db0b      	blt.n	8002ef6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	4907      	ldr	r1, [pc, #28]	; (8002f04 <__NVIC_EnableIRQ+0x38>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	2001      	movs	r0, #1
 8002eee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000e100 	.word	0xe000e100

08002f08 <sw_hardware_TWI_write_buf>:

#include "sw_i2c_simple_v2.h"
#include "sw_vcnl4010.h"


static void sw_hardware_TWI_write_buf(uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	603b      	str	r3, [r7, #0]
 8002f10:	4603      	mov	r3, r0
 8002f12:	71fb      	strb	r3, [r7, #7]
 8002f14:	460b      	mov	r3, r1
 8002f16:	71bb      	strb	r3, [r7, #6]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	80bb      	strh	r3, [r7, #4]
	sw_i2c_write_bulk( devAddr, reg, nBytes, pBuff );
 8002f1c:	88ba      	ldrh	r2, [r7, #4]
 8002f1e:	79b9      	ldrb	r1, [r7, #6]
 8002f20:	79f8      	ldrb	r0, [r7, #7]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	f7fe fb36 	bl	8001594 <sw_i2c_write_bulk>
	delay_us(20);
 8002f28:	2014      	movs	r0, #20
 8002f2a:	f001 f8b7 	bl	800409c <delay_us>
};
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <vcnl4010_write_reg>:
static void sw_hardware_TWI_read_buf( uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
	sw_i2c_read_bulk ( devAddr, reg, nBytes, pBuff  );
	delay_us(20);
}

static void vcnl4010_write_reg( uint8_t devReg, uint8_t data ) {
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	460a      	mov	r2, r1
 8002f40:	71fb      	strb	r3, [r7, #7]
 8002f42:	4613      	mov	r3, r2
 8002f44:	71bb      	strb	r3, [r7, #6]
	sw_i2c_write_reg8( VCNL4010_I2C_ADDR, devReg, data );
 8002f46:	79ba      	ldrb	r2, [r7, #6]
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	2026      	movs	r0, #38	; 0x26
 8002f4e:	f7fe fd8b 	bl	8001a68 <sw_i2c_write_reg8>
	delay_us(20);
 8002f52:	2014      	movs	r0, #20
 8002f54:	f001 f8a2 	bl	800409c <delay_us>
}
 8002f58:	bf00      	nop
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <vcnl4010_read_reg>:
static void vcnl4010_read_reg( uint8_t devReg, uint8_t *data ) {
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	6039      	str	r1, [r7, #0]
 8002f6a:	71fb      	strb	r3, [r7, #7]
	sw_i2c_read_reg8( VCNL4010_I2C_ADDR, devReg, data );
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	4619      	mov	r1, r3
 8002f72:	2026      	movs	r0, #38	; 0x26
 8002f74:	f7fe fe88 	bl	8001c88 <sw_i2c_read_reg8>
	delay_us(20);
 8002f78:	2014      	movs	r0, #20
 8002f7a:	f001 f88f 	bl	800409c <delay_us>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <register_measure_callback>:
volatile static uint8_t measureDataReadyFlag	= 0;

static T_RESULTS results;				// Kontener na pomiary

static void ( *measure_callback )( T_RESULTS *results );
void register_measure_callback( void (*callback)( T_RESULTS *results) ) {
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
	measure_callback = callback;
 8002f90:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <register_measure_callback+0x1c>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6013      	str	r3, [r2, #0]
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	20000120 	.word	0x20000120

08002fa8 <vcnl4010_set_led_current>:

void vcnl4010_set_led_current( uint8_t current ) {
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
	if (current > 20)
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	2b14      	cmp	r3, #20
 8002fb6:	d901      	bls.n	8002fbc <vcnl4010_set_led_current+0x14>
		current = 20;
 8002fb8:	2314      	movs	r3, #20
 8002fba:	71fb      	strb	r3, [r7, #7]
	vcnl4010_write_reg( VCNL4010_IR_LED_CURRENT_REG, current );
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	2083      	movs	r0, #131	; 0x83
 8002fc2:	f7ff ffb8 	bl	8002f36 <vcnl4010_write_reg>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <vcnl4010_set_frequency>:

void vcnl4010_set_frequency( uint8_t freq ) {
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_reg = 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	73fb      	strb	r3, [r7, #15]
	vcnl4010_read_reg( VCNL4010_MOD_TIMING, &temp_reg);
 8002fdc:	f107 030f 	add.w	r3, r7, #15
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	208f      	movs	r0, #143	; 0x8f
 8002fe4:	f7ff ffbc 	bl	8002f60 <vcnl4010_read_reg>

	temp_reg = temp_reg & ~((1<<3)|(1<<4));		// Maskujemy 4 i 3 bit rejestru ~(b00011000)
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	f023 0318 	bic.w	r3, r3, #24
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	73fb      	strb	r3, [r7, #15]
	freq = freq << 3;							// Ustawiamy freq na 3 i 4 bicie
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	71fb      	strb	r3, [r7, #7]
	temp_reg = temp_reg | freq;					// Ustawiamy bity freq w rejestrze
 8002ff8:	7bfa      	ldrb	r2, [r7, #15]
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	73fb      	strb	r3, [r7, #15]

	vcnl4010_write_reg( VCNL4010_MOD_TIMING, temp_reg );
 8003002:	7bfb      	ldrb	r3, [r7, #15]
 8003004:	4619      	mov	r1, r3
 8003006:	208f      	movs	r0, #143	; 0x8f
 8003008:	f7ff ff95 	bl	8002f36 <vcnl4010_write_reg>
}
 800300c:	bf00      	nop
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <vcnl_set_threshold>:

static void vcnl_set_threshold( const uint8_t THRESHOLD, uint16_t threshold ) {
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	460a      	mov	r2, r1
 800301e:	71fb      	strb	r3, [r7, #7]
 8003020:	4613      	mov	r3, r2
 8003022:	80bb      	strh	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = (uint8_t)(threshold>>8)&0x00FF;
 8003024:	88bb      	ldrh	r3, [r7, #4]
 8003026:	0a1b      	lsrs	r3, r3, #8
 8003028:	b29b      	uxth	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	733b      	strb	r3, [r7, #12]
	buf[1] = (uint8_t)(threshold & 0x00FF);
 800302e:	88bb      	ldrh	r3, [r7, #4]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	737b      	strb	r3, [r7, #13]
	if ( !THRESHOLD )
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d107      	bne.n	800304a <vcnl_set_threshold+0x36>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG, 	 2, buf );
 800303a:	f107 030c 	add.w	r3, r7, #12
 800303e:	2202      	movs	r2, #2
 8003040:	218a      	movs	r1, #138	; 0x8a
 8003042:	2026      	movs	r0, #38	; 0x26
 8003044:	f7ff ff60 	bl	8002f08 <sw_hardware_TWI_write_buf>
	else
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );

}
 8003048:	e006      	b.n	8003058 <vcnl_set_threshold+0x44>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );
 800304a:	f107 030c 	add.w	r3, r7, #12
 800304e:	2202      	movs	r2, #2
 8003050:	218c      	movs	r1, #140	; 0x8c
 8003052:	2026      	movs	r0, #38	; 0x26
 8003054:	f7ff ff58 	bl	8002f08 <sw_hardware_TWI_write_buf>
}
 8003058:	bf00      	nop
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <vcnl4010_init>:

uint8_t vcnl4010_init( void ) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
	uint8_t revision, control = INT_PROXI_READY_ENABLE;
 8003066:	2308      	movs	r3, #8
 8003068:	71fb      	strb	r3, [r7, #7]

	vcnl4010_read_reg( VCNL4010_PROD_ID_REVISION_REG, &revision);
 800306a:	1dbb      	adds	r3, r7, #6
 800306c:	4619      	mov	r1, r3
 800306e:	2081      	movs	r0, #129	; 0x81
 8003070:	f7ff ff76 	bl	8002f60 <vcnl4010_read_reg>
	if ( (revision & 0xF0) != 0x20 ) {
 8003074:	79bb      	ldrb	r3, [r7, #6]
 8003076:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800307a:	2b20      	cmp	r3, #32
 800307c:	d001      	beq.n	8003082 <vcnl4010_init+0x22>
		return 0;					// Error
 800307e:	2300      	movs	r3, #0
 8003080:	e034      	b.n	80030ec <vcnl4010_init+0x8c>
	}
	vcnl4010_set_led_current( 20 );
 8003082:	2014      	movs	r0, #20
 8003084:	f7ff ff90 	bl	8002fa8 <vcnl4010_set_led_current>
	vcnl4010_set_frequency( VCNL4010_3M125 );
 8003088:	2003      	movs	r0, #3
 800308a:	f7ff ffa0 	bl	8002fce <vcnl4010_set_frequency>
	vcnl_set_threshold( VCNL4010_THRESHOLD_LOW,  0xaabb );
 800308e:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 8003092:	2000      	movs	r0, #0
 8003094:	f7ff ffbe 	bl	8003014 <vcnl_set_threshold>
	vcnl_set_threshold( VCNL4010_THRESHOLD_HIGH, 0xaabb );
 8003098:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 800309c:	2001      	movs	r0, #1
 800309e:	f7ff ffb9 	bl	8003014 <vcnl_set_threshold>

	vcnl4010_write_reg( VCNL4010_INT_CONTROL_REG, control );
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	4619      	mov	r1, r3
 80030a6:	2089      	movs	r0, #137	; 0x89
 80030a8:	f7ff ff45 	bl	8002f36 <vcnl4010_write_reg>

	RCC->APB2ENR 		|= RCC_APB2ENR_SYSCFGEN;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <vcnl4010_init+0x94>)
 80030ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030b0:	4a10      	ldr	r2, [pc, #64]	; (80030f4 <vcnl4010_init+0x94>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6613      	str	r3, [r2, #96]	; 0x60
	SYSCFG->EXTICR[0] 	|= SYSCFG_EXTICR1_EXTI3_PA;	// PB[3] pin
 80030b8:	4b0f      	ldr	r3, [pc, #60]	; (80030f8 <vcnl4010_init+0x98>)
 80030ba:	4a0f      	ldr	r2, [pc, #60]	; (80030f8 <vcnl4010_init+0x98>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 		|= EXTI_FTSR1_FT2;			// Falling trigger event configuration bit of line 3
 80030c0:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <vcnl4010_init+0x9c>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	4a0d      	ldr	r2, [pc, #52]	; (80030fc <vcnl4010_init+0x9c>)
 80030c6:	f043 0304 	orr.w	r3, r3, #4
 80030ca:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR1 		|= EXTI_RTSR1_RT2;			// Rising trigger event configuration bit of line 3
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <vcnl4010_init+0x9c>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <vcnl4010_init+0x9c>)
 80030d2:	f043 0304 	orr.w	r3, r3, #4
 80030d6:	6093      	str	r3, [r2, #8]
	EXTI->IMR1 			|= EXTI_IMR1_IM2;			// Interrupt Mask on line 3
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <vcnl4010_init+0x9c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a07      	ldr	r2, [pc, #28]	; (80030fc <vcnl4010_init+0x9c>)
 80030de:	f043 0304 	orr.w	r3, r3, #4
 80030e2:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( EXTI3_IRQn );
 80030e4:	2009      	movs	r0, #9
 80030e6:	f7ff fef1 	bl	8002ecc <__NVIC_EnableIRQ>
	return 1;
 80030ea:	2301      	movs	r3, #1
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40010000 	.word	0x40010000
 80030fc:	40010400 	.word	0x40010400

08003100 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void) {
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF2) {				// Pending bit for line 3
 8003104:	4b06      	ldr	r3, [pc, #24]	; (8003120 <EXTI2_IRQHandler+0x20>)
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	d002      	beq.n	8003116 <EXTI2_IRQHandler+0x16>
		EXTI->PR1 = EXTI_PR1_PIF2;
 8003110:	4b03      	ldr	r3, [pc, #12]	; (8003120 <EXTI2_IRQHandler+0x20>)
 8003112:	2204      	movs	r2, #4
 8003114:	615a      	str	r2, [r3, #20]

	}
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	40010400 	.word	0x40010400

08003124 <gpio_pin_cfg>:

#include "sw_mcu_conf.h"
#include "sw_gpio.h"

/******************* Funkcja ustawiajca trybyb pracy pinw *********************/
void gpio_pin_cfg( GPIO_TypeDef * const port, T_GPIO_PIN pin, T_GPIO_MODE mode ) {
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	460b      	mov	r3, r1
 800312e:	807b      	strh	r3, [r7, #2]
 8003130:	4613      	mov	r3, r2
 8003132:	803b      	strh	r3, [r7, #0]
	if (mode & 0x100u)
 8003134:	883b      	ldrh	r3, [r7, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d006      	beq.n	800314c <gpio_pin_cfg+0x28>
		port->OTYPER |= pin;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	887b      	ldrh	r3, [r7, #2]
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	e006      	b.n	800315a <gpio_pin_cfg+0x36>
	else
		port->OTYPER &= (uint32_t) ~pin;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	887a      	ldrh	r2, [r7, #2]
 8003152:	43d2      	mvns	r2, r2
 8003154:	401a      	ands	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	605a      	str	r2, [r3, #4]
	pin = __builtin_ctz(pin) * 2;
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	fab3 f383 	clz	r3, r3
 8003164:	b29b      	uxth	r3, r3
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	807b      	strh	r3, [r7, #2]

	uint32_t reset_mask = ~(0x03u << pin);
 800316a:	887b      	ldrh	r3, [r7, #2]
 800316c:	2203      	movs	r2, #3
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	43db      	mvns	r3, r3
 8003174:	613b      	str	r3, [r7, #16]
	uint32_t reg_val;

	reg_val = port->MODER;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x600u) >> 9u) << pin);
 8003184:	883b      	ldrh	r3, [r7, #0]
 8003186:	0a5b      	lsrs	r3, r3, #9
 8003188:	f003 0203 	and.w	r2, r3, #3
 800318c:	887b      	ldrh	r3, [r7, #2]
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	4313      	orrs	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]
	port->MODER = reg_val;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	601a      	str	r2, [r3, #0]
	reg_val = port->PUPDR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	4013      	ands	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x30u) >> 4u) << pin);
 80031ac:	883b      	ldrh	r3, [r7, #0]
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	f003 0203 	and.w	r2, r3, #3
 80031b4:	887b      	ldrh	r3, [r7, #2]
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
	port->PUPDR = reg_val;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	60da      	str	r2, [r3, #12]
	reg_val = port->OSPEEDR;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	4013      	ands	r3, r2
 80031d2:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0xC0u) >> 6u) << pin);
 80031d4:	883b      	ldrh	r3, [r7, #0]
 80031d6:	099b      	lsrs	r3, r3, #6
 80031d8:	f003 0203 	and.w	r2, r3, #3
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]
	port->OSPEEDR = reg_val;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	609a      	str	r2, [r3, #8]

	volatile uint32_t * reg_adr;
	reg_adr = &port->AFR[0];
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3320      	adds	r3, #32
 80031f2:	617b      	str	r3, [r7, #20]
	pin *= 2;
 80031f4:	887b      	ldrh	r3, [r7, #2]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	807b      	strh	r3, [r7, #2]

	if (pin > 28) {
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	2b1c      	cmp	r3, #28
 80031fe:	d905      	bls.n	800320c <gpio_pin_cfg+0xe8>
		pin -= 32;
 8003200:	887b      	ldrh	r3, [r7, #2]
 8003202:	3b20      	subs	r3, #32
 8003204:	807b      	strh	r3, [r7, #2]
		reg_adr = &port->AFR[1];
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3324      	adds	r3, #36	; 0x24
 800320a:	617b      	str	r3, [r7, #20]
	}
	reg_val = *reg_adr;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]
	reg_val &= ~(0x0fu << pin);
 8003212:	887b      	ldrh	r3, [r7, #2]
 8003214:	220f      	movs	r2, #15
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	4013      	ands	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]
	reg_val |= (uint32_t) (mode & 0x0ful) << pin;
 8003222:	883b      	ldrh	r3, [r7, #0]
 8003224:	f003 020f 	and.w	r2, r3, #15
 8003228:	887b      	ldrh	r3, [r7, #2]
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
	*reg_adr = reg_val;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	601a      	str	r2, [r3, #0]
}
 800323a:	bf00      	nop
 800323c:	371c      	adds	r7, #28
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
	...

08003248 <RCC_gpio_init>:
#endif
}
#endif

#if defined STM32L412KBx_nucleo
void RCC_gpio_init( void ) {
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0

#ifdef RTC_PORTA_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 800324c:	4b08      	ldr	r3, [pc, #32]	; (8003270 <RCC_gpio_init+0x28>)
 800324e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003250:	4a07      	ldr	r2, [pc, #28]	; (8003270 <RCC_gpio_init+0x28>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	64d3      	str	r3, [r2, #76]	; 0x4c
#endif
#ifdef RTC_PORTB_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8003258:	4b05      	ldr	r3, [pc, #20]	; (8003270 <RCC_gpio_init+0x28>)
 800325a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325c:	4a04      	ldr	r2, [pc, #16]	; (8003270 <RCC_gpio_init+0x28>)
 800325e:	f043 0302 	orr.w	r3, r3, #2
 8003262:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
#endif
#ifdef RTC_PORTH_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOHEN;
#endif
}
 8003264:	bf00      	nop
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000

08003274 <gpio_pin_HI>:

#ifdef BSRR_REG
	inline void gpio_pin_LO(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
		port->BRR = pin;
	}
	inline void gpio_pin_HI(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	807b      	strh	r3, [r7, #2]
		port->BSRR = pin;
 8003280:	887a      	ldrh	r2, [r7, #2]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	619a      	str	r2, [r3, #24]
	}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <gpio_pin_XOR>:
	inline void gpio_pin_HI(  GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
		port->BSRRL = pin;
	}
#endif

inline void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
 800329a:	460b      	mov	r3, r1
 800329c:	807b      	strh	r3, [r7, #2]
	port->ODR ^= pin;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	887b      	ldrh	r3, [r7, #2]
 80032a4:	405a      	eors	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	615a      	str	r2, [r3, #20]
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <sw_led_off>:

volatile uint32_t ledEventFlag = 0;


#ifdef BSRR_REG
void sw_led_off( void ) {
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
	LED_PORT->BSRR = LED_PIN;
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <sw_led_off+0x14>)
 80032be:	2208      	movs	r2, #8
 80032c0:	619a      	str	r2, [r3, #24]
}
 80032c2:	bf00      	nop
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	48000400 	.word	0x48000400

080032d0 <sw_led_xor>:
	}
	void sw_led_on( void ) {
		LED_PORT->BSRRH = LED_PIN;
	}
#endif
void sw_led_xor( void ) {
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
	LED_PORT->ODR ^= LED_PIN;
 80032d4:	4b05      	ldr	r3, [pc, #20]	; (80032ec <sw_led_xor+0x1c>)
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	4a04      	ldr	r2, [pc, #16]	; (80032ec <sw_led_xor+0x1c>)
 80032da:	f083 0308 	eor.w	r3, r3, #8
 80032de:	6153      	str	r3, [r2, #20]
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	48000400 	.word	0x48000400

080032f0 <sw_led_blink>:




void sw_led_blink( void ) { sw_led_xor(); }
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	f7ff ffec 	bl	80032d0 <sw_led_xor>
 80032f8:	bf00      	nop
 80032fa:	bd80      	pop	{r7, pc}

080032fc <sw_led_debug_init>:

void sw_led_debug_init( void ) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0

	sw_led_off( LED2_PORT, LED2_PIN_BLUE );
	sw_led_off( LED2_PORT, LED2_PIN_RED );
	sw_led_off( LED2_PORT, LED2_PIN_GREEN );
#else
	gpio_pin_cfg( LED_PORT, LED_PIN, 	gpio_mode_output_PP_LS );
 8003300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003304:	2108      	movs	r1, #8
 8003306:	480a      	ldr	r0, [pc, #40]	; (8003330 <sw_led_debug_init+0x34>)
 8003308:	f7ff ff0c 	bl	8003124 <gpio_pin_cfg>
	sw_led_off();
 800330c:	f7ff ffd4 	bl	80032b8 <sw_led_off>
#endif

#ifdef	DEBUG_PIN0
	gpio_pin_cfg( DEBUG_PORT0, DEBUG_PIN0, gpio_mode_output_PP_HS );
 8003310:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8003314:	2101      	movs	r1, #1
 8003316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800331a:	f7ff ff03 	bl	8003124 <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN1
	gpio_pin_cfg( DEBUG_PORT1, DEBUG_PIN1, gpio_mode_output_PP_HS );
 800331e:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8003322:	2102      	movs	r1, #2
 8003324:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003328:	f7ff fefc 	bl	8003124 <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN2
	gpio_pin_cfg( DEBUG_PORT2, DEBUG_PIN2, gpio_mode_output_PP_HS );
#endif
}
 800332c:	bf00      	nop
 800332e:	bd80      	pop	{r7, pc}
 8003330:	48000400 	.word	0x48000400

08003334 <sw_led_blinking>:
int8_t sw_led_get_status(void) {
	if (blinkCounter == 0) 	return (int8_t)_led_not_blinking;
	else					return (int8_t)_led_blinking;
}

void sw_led_blinking(void) {
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeli
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <sw_led_blinking+0x38>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d012      	beq.n	8003366 <sw_led_blinking+0x32>
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <sw_led_blinking+0x3c>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10d      	bne.n	8003366 <sw_led_blinking+0x32>
	else {
		softTimer3 = blinkDelay;
 800334a:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <sw_led_blinking+0x40>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	b29a      	uxth	r2, r3
 8003350:	4b07      	ldr	r3, [pc, #28]	; (8003370 <sw_led_blinking+0x3c>)
 8003352:	801a      	strh	r2, [r3, #0]
		sw_led_blink();
 8003354:	f7ff ffcc 	bl	80032f0 <sw_led_blink>
		blinkCounter--;
 8003358:	4b04      	ldr	r3, [pc, #16]	; (800336c <sw_led_blinking+0x38>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	3b01      	subs	r3, #1
 800335e:	b2da      	uxtb	r2, r3
 8003360:	4b02      	ldr	r3, [pc, #8]	; (800336c <sw_led_blinking+0x38>)
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	e000      	b.n	8003368 <sw_led_blinking+0x34>
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeli
 8003366:	bf00      	nop
	}
}
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000124 	.word	0x20000124
 8003370:	20000606 	.word	0x20000606
 8003374:	20000125 	.word	0x20000125

08003378 <__NVIC_EnableIRQ>:
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	2b00      	cmp	r3, #0
 8003388:	db0b      	blt.n	80033a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	f003 021f 	and.w	r2, r3, #31
 8003390:	4907      	ldr	r1, [pc, #28]	; (80033b0 <__NVIC_EnableIRQ+0x38>)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	2001      	movs	r0, #1
 800339a:	fa00 f202 	lsl.w	r2, r0, r2
 800339e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	e000e100 	.word	0xe000e100

080033b4 <WriteCmd>:
}
#endif
//***********************************************
// Zapisanie kodu komendy do sterownika SSD1306
//***********************************************
static void WriteCmd( uint8_t cmd ) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	71fb      	strb	r3, [r7, #7]
	sw_transmision_write( cmd );
	#if USE_CS==1
	CS_HI;
	#endif
#elif (TRANSMISSION_MODE==SOFT_I2C) || (TRANSMISSION_MODE==HARD_I2C)
	sw_i2c_write_reg8( I2C_ADDRESS, I2C_CTRL_DC_0, cmd );
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	461a      	mov	r2, r3
 80033c2:	2100      	movs	r1, #0
 80033c4:	2078      	movs	r0, #120	; 0x78
 80033c6:	f7fe fb4f 	bl	8001a68 <sw_i2c_write_reg8>
#endif
	delay_us(20);
 80033ca:	2014      	movs	r0, #20
 80033cc:	f000 fe66 	bl	800409c <delay_us>
}
 80033d0:	bf00      	nop
 80033d2:	3708      	adds	r7, #8
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <WriteData>:
//***********************************************
// Zapisanie danej do pamici obrazu sterownika SSD1306
//***********************************************
static void WriteData( uint8_t regAddr, uint8_t * buffer, uint16_t cnt ) {
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	6039      	str	r1, [r7, #0]
 80033e2:	71fb      	strb	r3, [r7, #7]
 80033e4:	4613      	mov	r3, r2
 80033e6:	80bb      	strh	r3, [r7, #4]
		WriteSpi( buffer[i] ); 				// zapis danej
	}
	CS_HI;
#endif
#ifdef SSD1306_I2C
	sw_i2c_write_bulk( SSD1306_ADDR, SSD1306_SETSTARTLINE, cnt, buffer );
 80033e8:	88ba      	ldrh	r2, [r7, #4]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2140      	movs	r1, #64	; 0x40
 80033ee:	2078      	movs	r0, #120	; 0x78
 80033f0:	f7fe f8d0 	bl	8001594 <sw_i2c_write_bulk>
#endif
}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <sw_display_cls>:

//**********************************************
// Zeruj bufor wywietlacza
// i zapisz jego zwarto do RAM obrazu
//**********************************************
void sw_display_cls( uint8_t *buffer, uint8_t pattern ) {
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	70fb      	strb	r3, [r7, #3]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8003408:	2300      	movs	r3, #0
 800340a:	81fb      	strh	r3, [r7, #14]
 800340c:	e007      	b.n	800341e <sw_display_cls+0x22>
		buffer[i] = pattern;
 800340e:	89fb      	ldrh	r3, [r7, #14]
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	4413      	add	r3, r2
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8003418:	89fb      	ldrh	r3, [r7, #14]
 800341a:	3301      	adds	r3, #1
 800341c:	81fb      	strh	r3, [r7, #14]
 800341e:	89fb      	ldrh	r3, [r7, #14]
 8003420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003424:	d3f3      	bcc.n	800340e <sw_display_cls+0x12>
	}
}
 8003426:	bf00      	nop
 8003428:	bf00      	nop
 800342a:	3714      	adds	r7, #20
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <sw_ssd1306_display>:
//***********************************************

//************ Wylij bufor RAM do sterownika ************
void sw_ssd1306_display( void ) {
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	2378      	movs	r3, #120	; 0x78
 800343c:	71fb      	strb	r3, [r7, #7]
}
static INLINE bool sw_is_BUSY_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_BUSY ) return true; else  return false;
}
static INLINE void sw_i2c_set_7bitAddr( uint8_t devAddr ) {
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <sw_ssd1306_display+0x7c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800344a:	f023 0303 	bic.w	r3, r3, #3
 800344e:	79f9      	ldrb	r1, [r7, #7]
 8003450:	4a17      	ldr	r2, [pc, #92]	; (80034b0 <sw_ssd1306_display+0x7c>)
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	430b      	orrs	r3, r1
 8003458:	6053      	str	r3, [r2, #4]
}
 800345a:	bf00      	nop
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( 0x21  );				// Command_Column_Address_Set
 800345c:	2021      	movs	r0, #33	; 0x21
 800345e:	f7ff ffa9 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 8003462:	2000      	movs	r0, #0
 8003464:	f7ff ffa6 	bl	80033b4 <WriteCmd>
	WriteCmd( SCREEN_WIDTH  - 1  );	// End
 8003468:	207f      	movs	r0, #127	; 0x7f
 800346a:	f7ff ffa3 	bl	80033b4 <WriteCmd>

	WriteCmd( 0x22  );				// Command_Page_Address_Set
 800346e:	2022      	movs	r0, #34	; 0x22
 8003470:	f7ff ffa0 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 8003474:	2000      	movs	r0, #0
 8003476:	f7ff ff9d 	bl	80033b4 <WriteCmd>
	WriteCmd( SCREEN_HEIGHT - 1 );	// End
 800347a:	203f      	movs	r0, #63	; 0x3f
 800347c:	f7ff ff9a 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_SETLOWCOLUMN  );
 8003480:	2000      	movs	r0, #0
 8003482:	f7ff ff97 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SETHIGHCOLUMN );
 8003486:	2010      	movs	r0, #16
 8003488:	f7ff ff94 	bl	80033b4 <WriteCmd>
#if SCREEN_HEIGHT == 64
	WriteCmd( 0xB0 );
 800348c:	20b0      	movs	r0, #176	; 0xb0
 800348e:	f7ff ff91 	bl	80033b4 <WriteCmd>
#endif
#if SCREEN_HEIGHT == 32
	WriteCmd( 0xB4 );
#endif
//	delay_ms(100);
   	WriteData( SSD1306_SETSTARTLINE, (uint8_t *)ActualDMABuffer, FRAMEBUFFER_ALL );
 8003492:	4b08      	ldr	r3, [pc, #32]	; (80034b4 <sw_ssd1306_display+0x80>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800349a:	4619      	mov	r1, r3
 800349c:	2040      	movs	r0, #64	; 0x40
 800349e:	f7ff ff9b 	bl	80033d8 <WriteData>
	delay_us(20);
 80034a2:	2014      	movs	r0, #20
 80034a4:	f000 fdfa 	bl	800409c <delay_us>
}
 80034a8:	bf00      	nop
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000014 	.word	0x20000014
 80034b4:	2000052c 	.word	0x2000052c

080034b8 <timer16_init>:
/***************************************************************/

/*********************************** Timer16 init **************************************/
static void timer16_init( uint16_t timeFPS ) {
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	80fb      	strh	r3, [r7, #6]
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 80034c2:	4b13      	ldr	r3, [pc, #76]	; (8003510 <timer16_init+0x58>)
 80034c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c6:	4a12      	ldr	r2, [pc, #72]	; (8003510 <timer16_init+0x58>)
 80034c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034cc:	6613      	str	r3, [r2, #96]	; 0x60
	TIM16->PSC = (uint32_t)SystemCoreClock / 0xFFFF / timeFPS - 1;
 80034ce:	4b11      	ldr	r3, [pc, #68]	; (8003514 <timer16_init+0x5c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a11      	ldr	r2, [pc, #68]	; (8003518 <timer16_init+0x60>)
 80034d4:	fba2 2303 	umull	r2, r3, r2, r3
 80034d8:	0bda      	lsrs	r2, r3, #15
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e0:	4a0e      	ldr	r2, [pc, #56]	; (800351c <timer16_init+0x64>)
 80034e2:	3b01      	subs	r3, #1
 80034e4:	6293      	str	r3, [r2, #40]	; 0x28
	TIM16->ARR = 0xFFFF - 1;
 80034e6:	4b0d      	ldr	r3, [pc, #52]	; (800351c <timer16_init+0x64>)
 80034e8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80034ec:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->DIER	= TIM_DIER_UIE;		// Update Event Interrupt
 80034ee:	4b0b      	ldr	r3, [pc, #44]	; (800351c <timer16_init+0x64>)
 80034f0:	2201      	movs	r2, #1
 80034f2:	60da      	str	r2, [r3, #12]

	TIM16->CR1 |= TIM_CR1_CEN;
 80034f4:	4b09      	ldr	r3, [pc, #36]	; (800351c <timer16_init+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a08      	ldr	r2, [pc, #32]	; (800351c <timer16_init+0x64>)
 80034fa:	f043 0301 	orr.w	r3, r3, #1
 80034fe:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( TIM1_UP_TIM16_IRQn );
 8003500:	2019      	movs	r0, #25
 8003502:	f7ff ff39 	bl	8003378 <__NVIC_EnableIRQ>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	20000000 	.word	0x20000000
 8003518:	80008001 	.word	0x80008001
 800351c:	40014400 	.word	0x40014400

08003520 <sw_ssd1306_init>:
	}
}
/****************************************************************************************/

//************* INICJALIZACJA sterownika SSD1306
void sw_ssd1306_init(void) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
//	ActualDMABuffer = SpectrumBuffer;
//	ActualDMABuffer = TextBufferDisplay;
	ActualDMABuffer = TextBuffer;
 8003526:	4b39      	ldr	r3, [pc, #228]	; (800360c <sw_ssd1306_init+0xec>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a39      	ldr	r2, [pc, #228]	; (8003610 <sw_ssd1306_init+0xf0>)
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	2378      	movs	r3, #120	; 0x78
 8003530:	71fb      	strb	r3, [r7, #7]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8003532:	4b38      	ldr	r3, [pc, #224]	; (8003614 <sw_ssd1306_init+0xf4>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800353e:	f023 0303 	bic.w	r3, r3, #3
 8003542:	79f9      	ldrb	r1, [r7, #7]
 8003544:	4a33      	ldr	r2, [pc, #204]	; (8003614 <sw_ssd1306_init+0xf4>)
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	430b      	orrs	r3, r1
 800354c:	6053      	str	r3, [r2, #4]
}
 800354e:	bf00      	nop
	RES_LO;
	RES_HI;
#endif
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( SSD1306_DISPLAYOFF );
 8003550:	20ae      	movs	r0, #174	; 0xae
 8003552:	f7ff ff2f 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SETDISPLAYCLOCKDIV );
 8003556:	20d5      	movs	r0, #213	; 0xd5
 8003558:	f7ff ff2c 	bl	80033b4 <WriteCmd>
	WriteCmd( OLED_CONTRAST );
 800355c:	20f0      	movs	r0, #240	; 0xf0
 800355e:	f7ff ff29 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_SETDISPLAYOFFSET );
 8003562:	20d3      	movs	r0, #211	; 0xd3
 8003564:	f7ff ff26 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x0 );
 8003568:	2000      	movs	r0, #0
 800356a:	f7ff ff23 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SETSTARTLINE | 0x0 );
 800356e:	2040      	movs	r0, #64	; 0x40
 8003570:	f7ff ff20 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_CHARGEPUMP );
 8003574:	208d      	movs	r0, #141	; 0x8d
 8003576:	f7ff ff1d 	bl	80033b4 <WriteCmd>

//    if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x10 );
//    else  WriteCmd( 0x14 );	// SSD1306_SWITCHCAPVCC

	WriteCmd( 0x14 );			// SSD1306_SWITCHCAPVCC
 800357a:	2014      	movs	r0, #20
 800357c:	f7ff ff1a 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_MEMORYMODE );
 8003580:	2020      	movs	r0, #32
 8003582:	f7ff ff17 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x00 );
 8003586:	2000      	movs	r0, #0
 8003588:	f7ff ff14 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SEGREMAP | 0x1 );
 800358c:	20a1      	movs	r0, #161	; 0xa1
 800358e:	f7ff ff11 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_COMSCANDEC );
 8003592:	20c8      	movs	r0, #200	; 0xc8
 8003594:	f7ff ff0e 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_SETCONTRAST );
 8003598:	2081      	movs	r0, #129	; 0x81
 800359a:	f7ff ff0b 	bl	80033b4 <WriteCmd>
	WriteCmd( REFRESH_MAX );
 800359e:	20f0      	movs	r0, #240	; 0xf0
 80035a0:	f7ff ff08 	bl	80033b4 <WriteCmd>

//	if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x9F );
//	else WriteCmd( 0xCF );

	WriteCmd( 0xCF );					// SSD1306_SWITCHCAPVCC
 80035a4:	20cf      	movs	r0, #207	; 0xcf
 80035a6:	f7ff ff05 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SETPRECHARGE );
 80035aa:	20d9      	movs	r0, #217	; 0xd9
 80035ac:	f7ff ff02 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_SETCOMPINS );
	WriteCmd( 0x02 );
#endif
// ssd1306 - 128 x 64
#ifdef GLCD_RES_128_64
	WriteCmd( SSD1306_SETMULTIPLEX );
 80035b0:	20a8      	movs	r0, #168	; 0xa8
 80035b2:	f7ff feff 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x3F );
 80035b6:	203f      	movs	r0, #63	; 0x3f
 80035b8:	f7ff fefc 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_SETCOMPINS );
 80035bc:	20da      	movs	r0, #218	; 0xda
 80035be:	f7ff fef9 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x12 );
 80035c2:	2012      	movs	r0, #18
 80035c4:	f7ff fef6 	bl	80033b4 <WriteCmd>
#endif
	WriteCmd( SSD1306_SETVCOMDETECT );
 80035c8:	20db      	movs	r0, #219	; 0xdb
 80035ca:	f7ff fef3 	bl	80033b4 <WriteCmd>
	WriteCmd( 0x40 );
 80035ce:	2040      	movs	r0, #64	; 0x40
 80035d0:	f7ff fef0 	bl	80033b4 <WriteCmd>

	WriteCmd( SSD1306_DISPLAYALLON_RESUME );
 80035d4:	20a4      	movs	r0, #164	; 0xa4
 80035d6:	f7ff feed 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_NORMALDISPLAY );
 80035da:	20a6      	movs	r0, #166	; 0xa6
 80035dc:	f7ff feea 	bl	80033b4 <WriteCmd>
	WriteCmd( SSD1306_DISPLAYON );
 80035e0:	20af      	movs	r0, #175	; 0xaf
 80035e2:	f7ff fee7 	bl	80033b4 <WriteCmd>

	sw_display_cls( (uint8_t *)ActualDMABuffer, 0x00 );
 80035e6:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <sw_ssd1306_init+0xf0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2100      	movs	r1, #0
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7ff ff05 	bl	80033fc <sw_display_cls>
	sw_ssd1306_display();
 80035f2:	f7ff ff1f 	bl	8003434 <sw_ssd1306_display>

	timer16_init( 10 );
 80035f6:	200a      	movs	r0, #10
 80035f8:	f7ff ff5e 	bl	80034b8 <timer16_init>
	sw_dma_memset_init(8);
 80035fc:	2008      	movs	r0, #8
 80035fe:	f000 fb61 	bl	8003cc4 <sw_dma_memset_init>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	20000010 	.word	0x20000010
 8003610:	2000052c 	.word	0x2000052c
 8003614:	20000014 	.word	0x20000014

08003618 <graphic_draw_H_line_RAM>:
#include "displays.h"


/***************************************************************************************/
void graphic_draw_H_line_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, uint8_t width,
								  const uint32_t color, const T_GAMMA *gamma ) {
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	4608      	mov	r0, r1
 8003622:	4611      	mov	r1, r2
 8003624:	461a      	mov	r2, r3
 8003626:	4603      	mov	r3, r0
 8003628:	817b      	strh	r3, [r7, #10]
 800362a:	460b      	mov	r3, r1
 800362c:	813b      	strh	r3, [r7, #8]
 800362e:	4613      	mov	r3, r2
 8003630:	71fb      	strb	r3, [r7, #7]

#ifdef PANEL_RGB
	T_RGB_2ROWS colorTmp[ 8 ];
	graphic_24bit_to_rgb( color, colorTmp, gamma );
#endif
	for ( uint8_t i=0; i < width; i++ ) {
 8003632:	2300      	movs	r3, #0
 8003634:	75fb      	strb	r3, [r7, #23]
 8003636:	e00f      	b.n	8003658 <graphic_draw_H_line_RAM+0x40>
#ifdef PANEL_RGB
		graphic_set_pixel_RAM( buffer, x + i, y, colorTmp );
#elif defined COLOR_MONO
		graphic_set_pixel_RAM( buffer, x + i, y, (uint8_t *)&color );
 8003638:	7dfb      	ldrb	r3, [r7, #23]
 800363a:	b29a      	uxth	r2, r3
 800363c:	897b      	ldrh	r3, [r7, #10]
 800363e:	4413      	add	r3, r2
 8003640:	b29b      	uxth	r3, r3
 8003642:	b219      	sxth	r1, r3
 8003644:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003648:	f107 0320 	add.w	r3, r7, #32
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f001 fb3b 	bl	8004cc8 <_etext>
	for ( uint8_t i=0; i < width; i++ ) {
 8003652:	7dfb      	ldrb	r3, [r7, #23]
 8003654:	3301      	adds	r3, #1
 8003656:	75fb      	strb	r3, [r7, #23]
 8003658:	7dfa      	ldrb	r2, [r7, #23]
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	429a      	cmp	r2, r3
 800365e:	d3eb      	bcc.n	8003638 <graphic_draw_H_line_RAM+0x20>
#endif
	}
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	3718      	adds	r7, #24
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <graphic_fill_rectangle_RAM>:
}
/***************************************************************************************/

/***************************************************************************************/
void graphic_fill_rectangle_RAM( volatile T_DISPLAY *buffer, int16_t xPos, int16_t yPos, uint8_t width,
								 uint8_t height, const uint32_t color, const T_GAMMA *gamma ) {
 800366a:	b580      	push	{r7, lr}
 800366c:	b088      	sub	sp, #32
 800366e:	af02      	add	r7, sp, #8
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	4608      	mov	r0, r1
 8003674:	4611      	mov	r1, r2
 8003676:	461a      	mov	r2, r3
 8003678:	4603      	mov	r3, r0
 800367a:	817b      	strh	r3, [r7, #10]
 800367c:	460b      	mov	r3, r1
 800367e:	813b      	strh	r3, [r7, #8]
 8003680:	4613      	mov	r3, r2
 8003682:	71fb      	strb	r3, [r7, #7]
	for ( uint8_t i=0; i < height; i++ ) {
 8003684:	2300      	movs	r3, #0
 8003686:	75fb      	strb	r3, [r7, #23]
 8003688:	e013      	b.n	80036b2 <graphic_fill_rectangle_RAM+0x48>
		graphic_draw_H_line_RAM( buffer, xPos, yPos+i, width, color, gamma );
 800368a:	7dfb      	ldrb	r3, [r7, #23]
 800368c:	b29a      	uxth	r2, r3
 800368e:	893b      	ldrh	r3, [r7, #8]
 8003690:	4413      	add	r3, r2
 8003692:	b29b      	uxth	r3, r3
 8003694:	b21a      	sxth	r2, r3
 8003696:	79f8      	ldrb	r0, [r7, #7]
 8003698:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800369c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	4603      	mov	r3, r0
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f7ff ffb6 	bl	8003618 <graphic_draw_H_line_RAM>
	for ( uint8_t i=0; i < height; i++ ) {
 80036ac:	7dfb      	ldrb	r3, [r7, #23]
 80036ae:	3301      	adds	r3, #1
 80036b0:	75fb      	strb	r3, [r7, #23]
 80036b2:	7dfa      	ldrb	r2, [r7, #23]
 80036b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d3e6      	bcc.n	800368a <graphic_fill_rectangle_RAM+0x20>
	}
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <polish_letters>:
	0xA2,  /*, */
};
#endif

/***** Zwraca numer znaku w tablicy ************************/
uint8_t polish_letters(uint8_t codePage, wchar_t codeChar) {
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	6039      	str	r1, [r7, #0]
 80036d2:	71fb      	strb	r3, [r7, #7]

	uint8_t i;
	uint8_t tmp=ASCII;
 80036d4:	2313      	movs	r3, #19
 80036d6:	73bb      	strb	r3, [r7, #14]

	for (i=0; i<18; i++) {
 80036d8:	2300      	movs	r3, #0
 80036da:	73fb      	strb	r3, [r7, #15]
 80036dc:	e00e      	b.n	80036fc <polish_letters+0x34>

#ifdef UNICODE
		if (codePage == UNICODE) {
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d108      	bne.n	80036f6 <polish_letters+0x2e>
			if ( codeChar == uniCode[i]) {
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	4a0a      	ldr	r2, [pc, #40]	; (8003710 <polish_letters+0x48>)
 80036e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d101      	bne.n	80036f6 <polish_letters+0x2e>
				return i;
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	e006      	b.n	8003704 <polish_letters+0x3c>
	for (i=0; i<18; i++) {
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	3301      	adds	r3, #1
 80036fa:	73fb      	strb	r3, [r7, #15]
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	2b11      	cmp	r3, #17
 8003700:	d9ed      	bls.n	80036de <polish_letters+0x16>
			if ( codeChar == pgm_read_byte(cp852Code+i) )
				return i;
		}
#endif
	}
	return tmp;
 8003702:	7bbb      	ldrb	r3, [r7, #14]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	08005678 	.word	0x08005678

08003714 <graphic_draw_char_RAM>:
	return charWidth;
}
/*********************************************************************************************************/
#elif defined COLOR_MONO
uint8_t graphic_draw_char_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, wchar_t charCode, uint32_t  color,
									  uint32_t bg, uint8_t drawLine, FONT_INFO *fontPtrPGM, const T_GAMMA *gamma ) {
 8003714:	b5b0      	push	{r4, r5, r7, lr}
 8003716:	b08c      	sub	sp, #48	; 0x30
 8003718:	af04      	add	r7, sp, #16
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	460b      	mov	r3, r1
 8003720:	817b      	strh	r3, [r7, #10]
 8003722:	4613      	mov	r3, r2
 8003724:	813b      	strh	r3, [r7, #8]
	uint8_t		charWidth;
	uint16_t	charOffset;
	uint8_t		charHeight			= fontPtrPGM->heightPixels;
 8003726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	763b      	strb	r3, [r7, #24]
	uint8_t		charAddressStart	= fontPtrPGM->startChar;
 800372c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	75fb      	strb	r3, [r7, #23]
	uint8_t		transCode 			= polish_letters(UNICODE, charCode);
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	2001      	movs	r0, #1
 8003736:	f7ff ffc7 	bl	80036c8 <polish_letters>
 800373a:	4603      	mov	r3, r0
 800373c:	75bb      	strb	r3, [r7, #22]
	uint8_t 	size 				= 1;
 800373e:	2301      	movs	r3, #1
 8003740:	757b      	strb	r3, [r7, #21]
	// Rysujemy SPACJ i wychodzimy -------------------------------------------------------------------
	if (charCode == L' ') {
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b20      	cmp	r3, #32
 8003746:	d113      	bne.n	8003770 <graphic_draw_char_RAM+0x5c>
		graphic_fill_rectangle_RAM( buffer, x, y, fontPtrPGM->spacePixels, charHeight, bg, gamma );
 8003748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374a:	7a5c      	ldrb	r4, [r3, #9]
 800374c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374e:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8003752:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8003756:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003758:	9202      	str	r2, [sp, #8]
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	7e3b      	ldrb	r3, [r7, #24]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	4623      	mov	r3, r4
 8003762:	4602      	mov	r2, r0
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f7ff ff80 	bl	800366a <graphic_fill_rectangle_RAM>
		return fontPtrPGM->spacePixels;
 800376a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800376c:	7a5b      	ldrb	r3, [r3, #9]
 800376e:	e107      	b.n	8003980 <graphic_draw_char_RAM+0x26c>
	}
	//--------------------------------------------------------------------------------------------------
	if (transCode == ASCII) {
 8003770:	7dbb      	ldrb	r3, [r7, #22]
 8003772:	2b13      	cmp	r3, #19
 8003774:	d112      	bne.n	800379c <graphic_draw_char_RAM+0x88>
		// Czytamy ile bitw zajmuje odlego czcionki
		charWidth  = fontPtrPGM->charInfo[ charCode - charAddressStart ].widthBits;
 8003776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	7dfb      	ldrb	r3, [r7, #23]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	1acb      	subs	r3, r1, r3
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	77fb      	strb	r3, [r7, #31]
		// Czytamy ile bitw zajmuje odlego midzy znakami
		charOffset = fontPtrPGM->charInfo[ charCode - charAddressStart ].offset;
 8003788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800378a:	68da      	ldr	r2, [r3, #12]
 800378c:	7dfb      	ldrb	r3, [r7, #23]
 800378e:	6879      	ldr	r1, [r7, #4]
 8003790:	1acb      	subs	r3, r1, r3
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	4413      	add	r3, r2
 8003796:	885b      	ldrh	r3, [r3, #2]
 8003798:	83bb      	strh	r3, [r7, #28]
 800379a:	e019      	b.n	80037d0 <graphic_draw_char_RAM+0xbc>
	} else {
		charWidth  = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].widthBits;
 800379c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037a2:	8a9b      	ldrh	r3, [r3, #20]
 80037a4:	4619      	mov	r1, r3
 80037a6:	7dbb      	ldrb	r3, [r7, #22]
 80037a8:	f1c3 0312 	rsb	r3, r3, #18
 80037ac:	1acb      	subs	r3, r1, r3
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	77fb      	strb	r3, [r7, #31]
		charOffset = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].offset;
 80037b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037bc:	8a9b      	ldrh	r3, [r3, #20]
 80037be:	4619      	mov	r1, r3
 80037c0:	7dbb      	ldrb	r3, [r7, #22]
 80037c2:	f1c3 0312 	rsb	r3, r3, #18
 80037c6:	1acb      	subs	r3, r1, r3
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4413      	add	r3, r2
 80037cc:	885b      	ldrh	r3, [r3, #2]
 80037ce:	83bb      	strh	r3, [r7, #28]
	}

	if((x >= _width)					||	// Clip right
 80037d0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037d4:	4a6c      	ldr	r2, [pc, #432]	; (8003988 <graphic_draw_char_RAM+0x274>)
 80037d6:	8812      	ldrh	r2, [r2, #0]
 80037d8:	4293      	cmp	r3, r2
 80037da:	da17      	bge.n	800380c <graphic_draw_char_RAM+0xf8>
		(y >= _height)					||	// Clip bottom
 80037dc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80037e0:	4a6a      	ldr	r2, [pc, #424]	; (800398c <graphic_draw_char_RAM+0x278>)
 80037e2:	8812      	ldrh	r2, [r2, #0]
	if((x >= _width)					||	// Clip right
 80037e4:	4293      	cmp	r3, r2
 80037e6:	da11      	bge.n	800380c <graphic_draw_char_RAM+0xf8>
		((x + charWidth  * size - 1) < 0)||	// Clip left
 80037e8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80037ec:	7ffb      	ldrb	r3, [r7, #31]
 80037ee:	7d79      	ldrb	r1, [r7, #21]
 80037f0:	fb01 f303 	mul.w	r3, r1, r3
 80037f4:	4413      	add	r3, r2
		(y >= _height)					||	// Clip bottom
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	dd08      	ble.n	800380c <graphic_draw_char_RAM+0xf8>
		((y + charHeight * size - 1) < 0))	// Clip top
 80037fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80037fe:	7e3b      	ldrb	r3, [r7, #24]
 8003800:	7d79      	ldrb	r1, [r7, #21]
 8003802:	fb01 f303 	mul.w	r3, r1, r3
 8003806:	4413      	add	r3, r2
		((x + charWidth  * size - 1) < 0)||	// Clip left
 8003808:	2b00      	cmp	r3, #0
 800380a:	dc01      	bgt.n	8003810 <graphic_draw_char_RAM+0xfc>
	return 0;
 800380c:	2300      	movs	r3, #0
 800380e:	e0b7      	b.n	8003980 <graphic_draw_char_RAM+0x26c>

	if (charCode == L' ') {
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b20      	cmp	r3, #32
 8003814:	d11a      	bne.n	800384c <graphic_draw_char_RAM+0x138>
		graphic_fill_rectangle_RAM( buffer, x , y, charWidth*size, charHeight*size, bg, NULL );
 8003816:	7ffa      	ldrb	r2, [r7, #31]
 8003818:	7d7b      	ldrb	r3, [r7, #21]
 800381a:	fb12 f303 	smulbb	r3, r2, r3
 800381e:	b2dc      	uxtb	r4, r3
 8003820:	7e3a      	ldrb	r2, [r7, #24]
 8003822:	7d7b      	ldrb	r3, [r7, #21]
 8003824:	fb12 f303 	smulbb	r3, r2, r3
 8003828:	b2db      	uxtb	r3, r3
 800382a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800382c:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8003830:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8003834:	2500      	movs	r5, #0
 8003836:	9502      	str	r5, [sp, #8]
 8003838:	9201      	str	r2, [sp, #4]
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	4623      	mov	r3, r4
 800383e:	4602      	mov	r2, r0
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f7ff ff12 	bl	800366a <graphic_fill_rectangle_RAM>

		return fontPtrPGM->spacePixels;
 8003846:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003848:	7a5b      	ldrb	r3, [r3, #9]
 800384a:	e099      	b.n	8003980 <graphic_draw_char_RAM+0x26c>
	}
	int8_t i, k, j=0;
 800384c:	2300      	movs	r3, #0
 800384e:	767b      	strb	r3, [r7, #25]
	uint8_t calkow = (charWidth - 1)/8; // Sprawdzamy w ilu bitach mamy szeroko czcionki
 8003850:	7ffb      	ldrb	r3, [r7, #31]
 8003852:	3b01      	subs	r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	da00      	bge.n	800385a <graphic_draw_char_RAM+0x146>
 8003858:	3307      	adds	r3, #7
 800385a:	10db      	asrs	r3, r3, #3
 800385c:	753b      	strb	r3, [r7, #20]
	uint8_t line;

	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 800385e:	2300      	movs	r3, #0
 8003860:	76fb      	strb	r3, [r7, #27]
 8003862:	e086      	b.n	8003972 <graphic_draw_char_RAM+0x25e>
	{
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 8003864:	2300      	movs	r3, #0
 8003866:	767b      	strb	r3, [r7, #25]
 8003868:	e078      	b.n	800395c <graphic_draw_char_RAM+0x248>

			line = pgm_read_byte( fontPtrPGM->data + charOffset + (calkow + 1)*i + j );
 800386a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800386c:	691a      	ldr	r2, [r3, #16]
 800386e:	8bbb      	ldrh	r3, [r7, #28]
 8003870:	7d39      	ldrb	r1, [r7, #20]
 8003872:	3101      	adds	r1, #1
 8003874:	f997 001b 	ldrsb.w	r0, [r7, #27]
 8003878:	fb00 f101 	mul.w	r1, r0, r1
 800387c:	4419      	add	r1, r3
 800387e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8003882:	440b      	add	r3, r1
 8003884:	4413      	add	r3, r2
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	74fb      	strb	r3, [r7, #19]

			for ( k=0; k<8; k++ ) {
 800388a:	2300      	movs	r3, #0
 800388c:	76bb      	strb	r3, [r7, #26]
 800388e:	e05b      	b.n	8003948 <graphic_draw_char_RAM+0x234>
				if ( (line & (1 << (7-k))) && ( (k + 8*j) < charWidth) ) {    // Ekstrahujemy kolejne bity
 8003890:	7cfa      	ldrb	r2, [r7, #19]
 8003892:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003896:	f1c3 0307 	rsb	r3, r3, #7
 800389a:	fa42 f303 	asr.w	r3, r2, r3
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d023      	beq.n	80038ee <graphic_draw_char_RAM+0x1da>
 80038a6:	f997 201a 	ldrsb.w	r2, [r7, #26]
 80038aa:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	441a      	add	r2, r3
 80038b2:	7ffb      	ldrb	r3, [r7, #31]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	da1a      	bge.n	80038ee <graphic_draw_char_RAM+0x1da>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&color );
 80038b8:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	897b      	ldrh	r3, [r7, #10]
 80038c4:	4413      	add	r3, r2
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	b219      	sxth	r1, r3
 80038d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80038d8:	b29a      	uxth	r2, r3
 80038da:	893b      	ldrh	r3, [r7, #8]
 80038dc:	4413      	add	r3, r2
 80038de:	b29b      	uxth	r3, r3
 80038e0:	b21a      	sxth	r2, r3
 80038e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f001 f9ee 	bl	8004cc8 <_etext>
 80038ec:	e026      	b.n	800393c <graphic_draw_char_RAM+0x228>
				}
				else if( (bg!=color) && ( (k + 8*j) < charWidth) ) {
 80038ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d022      	beq.n	800393c <graphic_draw_char_RAM+0x228>
 80038f6:	f997 201a 	ldrsb.w	r2, [r7, #26]
 80038fa:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	441a      	add	r2, r3
 8003902:	7ffb      	ldrb	r3, [r7, #31]
 8003904:	429a      	cmp	r2, r3
 8003906:	da19      	bge.n	800393c <graphic_draw_char_RAM+0x228>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&bg );
 8003908:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800390c:	b29b      	uxth	r3, r3
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	b29a      	uxth	r2, r3
 8003912:	897b      	ldrh	r3, [r7, #10]
 8003914:	4413      	add	r3, r2
 8003916:	b29a      	uxth	r2, r3
 8003918:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800391c:	b29b      	uxth	r3, r3
 800391e:	4413      	add	r3, r2
 8003920:	b29b      	uxth	r3, r3
 8003922:	b219      	sxth	r1, r3
 8003924:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8003928:	b29a      	uxth	r2, r3
 800392a:	893b      	ldrh	r3, [r7, #8]
 800392c:	4413      	add	r3, r2
 800392e:	b29b      	uxth	r3, r3
 8003930:	b21a      	sxth	r2, r3
 8003932:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f001 f9c6 	bl	8004cc8 <_etext>
			for ( k=0; k<8; k++ ) {
 800393c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003940:	b2db      	uxtb	r3, r3
 8003942:	3301      	adds	r3, #1
 8003944:	b2db      	uxtb	r3, r3
 8003946:	76bb      	strb	r3, [r7, #26]
 8003948:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800394c:	2b07      	cmp	r3, #7
 800394e:	dd9f      	ble.n	8003890 <graphic_draw_char_RAM+0x17c>
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 8003950:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	3301      	adds	r3, #1
 8003958:	b2db      	uxtb	r3, r3
 800395a:	767b      	strb	r3, [r7, #25]
 800395c:	7d3a      	ldrb	r2, [r7, #20]
 800395e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8003962:	429a      	cmp	r2, r3
 8003964:	da81      	bge.n	800386a <graphic_draw_char_RAM+0x156>
	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 8003966:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	3301      	adds	r3, #1
 800396e:	b2db      	uxtb	r3, r3
 8003970:	76fb      	strb	r3, [r7, #27]
 8003972:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8003976:	7e3b      	ldrb	r3, [r7, #24]
 8003978:	429a      	cmp	r2, r3
 800397a:	f6ff af73 	blt.w	8003864 <graphic_draw_char_RAM+0x150>
				}
			}
		} // Koniec rysowania
	}// Koniec ptli do wierszy

	return charWidth;
 800397e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3720      	adds	r7, #32
 8003984:	46bd      	mov	sp, r7
 8003986:	bdb0      	pop	{r4, r5, r7, pc}
 8003988:	2000001c 	.word	0x2000001c
 800398c:	2000001e 	.word	0x2000001e

08003990 <graphic_puts_RAM>:
#endif
/***************************************************************************************/


/******************************** Draw the string in RAM (buffer)	 *********************************/
uint16_t graphic_puts_RAM( volatile T_DISPLAY *buffer, T_STRING *string, uint8_t textSize, uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8003990:	b590      	push	{r4, r7, lr}
 8003992:	b08f      	sub	sp, #60	; 0x3c
 8003994:	af06      	add	r7, sp, #24
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	4613      	mov	r3, r2
 800399e:	71fb      	strb	r3, [r7, #7]
	int16_t cursorX = string->x;
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	881b      	ldrh	r3, [r3, #0]
 80039a4:	83fb      	strh	r3, [r7, #30]
	int16_t cursorY = string->y;
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	885b      	ldrh	r3, [r3, #2]
 80039aa:	82fb      	strh	r3, [r7, #22]
	uint8_t charWidth;

	textSize = FONTx1;	// To by moe bdzie niepotrzebne
 80039ac:	2301      	movs	r3, #1
 80039ae:	71fb      	strb	r3, [r7, #7]

	if ( string->onChange ) {
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	7c1b      	ldrb	r3, [r3, #16]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d018      	beq.n	80039ea <graphic_puts_RAM+0x5a>
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f9b3 1012 	ldrsh.w	r1, [r3, #18]
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	889b      	ldrh	r3, [r3, #4]
 80039c8:	b2dc      	uxtb	r4, r3
									string->fontPtrPGM->heightPixels, bg, gamma );
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	68db      	ldr	r3, [r3, #12]
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039d2:	9202      	str	r2, [sp, #8]
 80039d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039d6:	9201      	str	r2, [sp, #4]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	4623      	mov	r3, r4
 80039dc:	4602      	mov	r2, r0
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f7ff fe43 	bl	800366a <graphic_fill_rectangle_RAM>
		string->onChange = 0;
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2200      	movs	r2, #0
 80039e8:	741a      	strb	r2, [r3, #16]
	}
	string->lastPosX = string->x;
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f9b3 2000 	ldrsh.w	r2, [r3]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	825a      	strh	r2, [r3, #18]
	string->lastPosY = string->y;
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	829a      	strh	r2, [r3, #20]

	wchar_t * str = string->str;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	61bb      	str	r3, [r7, #24]

	while ( *str ) {
 8003a04:	e028      	b.n	8003a58 <graphic_puts_RAM+0xc8>
		charWidth = graphic_draw_char_RAM( buffer, cursorX, cursorY, *str++, color, bg, textSize, string->fontPtrPGM, gamma );
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	1d1a      	adds	r2, r3, #4
 8003a0a:	61ba      	str	r2, [r7, #24]
 8003a0c:	681c      	ldr	r4, [r3, #0]
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8003a16:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 8003a1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a1c:	9204      	str	r2, [sp, #16]
 8003a1e:	9303      	str	r3, [sp, #12]
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	9302      	str	r3, [sp, #8]
 8003a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a26:	9301      	str	r3, [sp, #4]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	4623      	mov	r3, r4
 8003a2e:	4602      	mov	r2, r0
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f7ff fe6f 	bl	8003714 <graphic_draw_char_RAM>
 8003a36:	4603      	mov	r3, r0
 8003a38:	757b      	strb	r3, [r7, #21]
		cursorX += textSize * (charWidth + string->fontPtrPGM->interspacePixels );
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	7d7b      	ldrb	r3, [r7, #21]
 8003a40:	68b9      	ldr	r1, [r7, #8]
 8003a42:	68c9      	ldr	r1, [r1, #12]
 8003a44:	7a09      	ldrb	r1, [r1, #8]
 8003a46:	440b      	add	r3, r1
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	fb12 f303 	smulbb	r3, r2, r3
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	8bfb      	ldrh	r3, [r7, #30]
 8003a52:	4413      	add	r3, r2
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	83fb      	strh	r3, [r7, #30]
	while ( *str ) {
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1d2      	bne.n	8003a06 <graphic_puts_RAM+0x76>
	}
	return  string->stringLength = cursorX - string->x; //Zwraca dugo napisu w pikselach
 8003a60:	8bfa      	ldrh	r2, [r7, #30]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	809a      	strh	r2, [r3, #4]
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	889b      	ldrh	r3, [r3, #4]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3724      	adds	r7, #36	; 0x24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd90      	pop	{r4, r7, pc}

08003a7e <graphic_char_to_wide>:
								string->fontPtrPGM->heightPixels, bg, gamma );
}
/*********************************************************************************************************/

/******************* Duplikuje tablice typu char do wideChar *******************************/
uint8_t graphic_char_to_wide( wchar_t* dest, char* source ) {
 8003a7e:	b480      	push	{r7}
 8003a80:	b085      	sub	sp, #20
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	6039      	str	r1, [r7, #0]
	int i = 0;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
	char * ptr = source;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	60bb      	str	r3, [r7, #8]

    while(ptr[i]) {
 8003a90:	e00c      	b.n	8003aac <graphic_char_to_wide+0x2e>
        dest[i] = (char)source[i];
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	4413      	add	r3, r2
 8003a98:	7819      	ldrb	r1, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	460a      	mov	r2, r1
 8003aa4:	601a      	str	r2, [r3, #0]
        i++;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	60fb      	str	r3, [r7, #12]
    while(ptr[i]) {
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1ec      	bne.n	8003a92 <graphic_char_to_wide+0x14>
    }
    dest[i] = '\0';
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	4413      	add	r3, r2
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
	return i; // Zwraca dugo string'a bez znaku kontrolnego '\0'
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	b2db      	uxtb	r3, r3
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <graphic_puts_float_RAM>:
	string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
}

#define FLOAT_PRECISION	6		// Numbers to display + dot and sign character
static void graphic_puts_float_RAM( volatile T_DISPLAY *buffer, T_STRING *string, float data, uint8_t textSize,
							 	 	 uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b098      	sub	sp, #96	; 0x60
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6178      	str	r0, [r7, #20]
 8003adc:	6139      	str	r1, [r7, #16]
 8003ade:	ed87 0a03 	vstr	s0, [r7, #12]
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	72fb      	strb	r3, [r7, #11]
	char 	text_char [ FLOAT_PRECISION + 3 ];	// Sign, dot and '\0'
	wchar_t	text_wchar[ FLOAT_PRECISION + 3 ];
	char *ptr_char 	= text_char;
 8003ae8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003aec:	657b      	str	r3, [r7, #84]	; 0x54
	string->str 	= text_wchar;
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f107 021c 	add.w	r2, r7, #28
 8003af4:	609a      	str	r2, [r3, #8]
	uint32_t dec;

	if ( data < 0 ) {
 8003af6:	edd7 7a03 	vldr	s15, [r7, #12]
 8003afa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b02:	d509      	bpl.n	8003b18 <graphic_puts_float_RAM+0x44>
		*text_char = '-';
 8003b04:	232d      	movs	r3, #45	; 0x2d
 8003b06:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		data = data * -1;					// Only number module
 8003b0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b0e:	eef1 7a67 	vneg.f32	s15, s15
 8003b12:	edc7 7a03 	vstr	s15, [r7, #12]
 8003b16:	e002      	b.n	8003b1e <graphic_puts_float_RAM+0x4a>
	} else {
		*text_char = '+';					// Space for sign character
 8003b18:	232b      	movs	r3, #43	; 0x2b
 8003b1a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	}
	dec 		= (uint32_t)data;			// Integer part of a number;
 8003b1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b26:	ee17 3a90 	vmov	r3, s15
 8003b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t i 	= 1;						// First character is sign
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	itoa( dec, text_char + i , 10 );
 8003b32:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003b34:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003b38:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003b3c:	4413      	add	r3, r2
 8003b3e:	220a      	movs	r2, #10
 8003b40:	4619      	mov	r1, r3
 8003b42:	f000 fb3d 	bl	80041c0 <itoa>

	while ( *ptr_char ) {					// Find number of integer digits
 8003b46:	e007      	b.n	8003b58 <graphic_puts_float_RAM+0x84>
		i++;
 8003b48:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		ptr_char++;
 8003b52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b54:	3301      	adds	r3, #1
 8003b56:	657b      	str	r3, [r7, #84]	; 0x54
	while ( *ptr_char ) {					// Find number of integer digits
 8003b58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1f3      	bne.n	8003b48 <graphic_puts_float_RAM+0x74>
	} i--;
 8003b60:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003b64:	3b01      	subs	r3, #1
 8003b66:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	text_char[ i++ ] = '.';					// Place '.' character';
 8003b6a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	f887 2053 	strb.w	r2, [r7, #83]	; 0x53
 8003b74:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003b78:	4413      	add	r3, r2
 8003b7a:	222e      	movs	r2, #46	; 0x2e
 8003b7c:	f803 2c18 	strb.w	r2, [r3, #-24]
	data = data - (float32_t)dec;			// Fractional part of a number
 8003b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b82:	ee07 3a90 	vmov	s15, r3
 8003b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8003b8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b92:	edc7 7a03 	vstr	s15, [r7, #12]

	do {									// Find first zeros after the dot
		data = (float32_t)data*10;
 8003b96:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b9a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ba2:	edc7 7a03 	vstr	s15, [r7, #12]
		dec  = (uint32_t)data;
 8003ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8003baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bae:	ee17 3a90 	vmov	r3, s15
 8003bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if ( dec == 0 ) {
 8003bb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <graphic_puts_float_RAM+0xfc>
			text_char[ i++ ] = '0';
 8003bba:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	f887 2053 	strb.w	r2, [r7, #83]	; 0x53
 8003bc4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003bc8:	4413      	add	r3, r2
 8003bca:	2230      	movs	r2, #48	; 0x30
 8003bcc:	f803 2c18 	strb.w	r2, [r3, #-24]
		}
	} while ( (dec == 0) && (i <= FLOAT_PRECISION ) );
 8003bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d103      	bne.n	8003bde <graphic_puts_float_RAM+0x10a>
 8003bd6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003bda:	2b06      	cmp	r3, #6
 8003bdc:	d9db      	bls.n	8003b96 <graphic_puts_float_RAM+0xc2>

	dec = (uint32_t)powf( 10, FLOAT_PRECISION - (i - 1) )*data;   // 10000000 * data
 8003bde:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003be2:	f1c3 0307 	rsb	r3, r3, #7
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bee:	eef0 0a67 	vmov.f32	s1, s15
 8003bf2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003bf6:	f000 fb5b 	bl	80042b0 <powf>
 8003bfa:	eef0 7a40 	vmov.f32	s15, s0
 8003bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c12:	ee17 3a90 	vmov	r3, s15
 8003c16:	64fb      	str	r3, [r7, #76]	; 0x4c
	itoa( (uint32_t)dec, text_char + i, 10 );
 8003c18:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003c1a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003c1e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003c22:	4413      	add	r3, r2
 8003c24:	220a      	movs	r2, #10
 8003c26:	4619      	mov	r1, r3
 8003c28:	f000 faca 	bl	80041c0 <itoa>

	(void)graphic_char_to_wide( text_wchar, text_char );
 8003c2c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003c30:	f107 031c 	add.w	r3, r7, #28
 8003c34:	4611      	mov	r1, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff ff21 	bl	8003a7e <graphic_char_to_wide>
    string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
 8003c3c:	7afa      	ldrb	r2, [r7, #11]
 8003c3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c40:	9301      	str	r3, [sp, #4]
 8003c42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6939      	ldr	r1, [r7, #16]
 8003c4a:	6978      	ldr	r0, [r7, #20]
 8003c4c:	f7ff fea0 	bl	8003990 <graphic_puts_RAM>
 8003c50:	4603      	mov	r3, r0
 8003c52:	461a      	mov	r2, r3
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	809a      	strh	r2, [r3, #4]
}
 8003c58:	bf00      	nop
 8003c5a:	3758      	adds	r7, #88	; 0x58
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <TEXT_display_float>:
	Text->y = y;
	Text->onChange = 1;
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
	graphic_puts_int_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
}
void TEXT_display_float( int16_t x, int16_t y, float number, T_STRING * Text ) {
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b090      	sub	sp, #64	; 0x40
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	4603      	mov	r3, r0
 8003c68:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	81fb      	strh	r3, [r7, #14]
 8003c70:	460b      	mov	r3, r1
 8003c72:	81bb      	strh	r3, [r7, #12]
	wchar_t String[10];
	Text->str = String;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f107 0210 	add.w	r2, r7, #16
 8003c7a:	609a      	str	r2, [r3, #8]
	Text->x = x;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	89fa      	ldrh	r2, [r7, #14]
 8003c80:	801a      	strh	r2, [r3, #0]
	Text->y = y;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	89ba      	ldrh	r2, [r7, #12]
 8003c86:	805a      	strh	r2, [r3, #2]
	Text->onChange = 1;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	741a      	strb	r2, [r3, #16]
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a09      	ldr	r2, [pc, #36]	; (8003cb8 <TEXT_display_float+0x58>)
 8003c92:	60da      	str	r2, [r3, #12]
	graphic_puts_float_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
 8003c94:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <TEXT_display_float+0x5c>)
 8003c96:	6818      	ldr	r0, [r3, #0]
 8003c98:	4b09      	ldr	r3, [pc, #36]	; (8003cc0 <TEXT_display_float+0x60>)
 8003c9a:	9301      	str	r3, [sp, #4]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	ed97 0a02 	vldr	s0, [r7, #8]
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	f7ff ff12 	bl	8003ad4 <graphic_puts_float_RAM>
}
 8003cb0:	bf00      	nop
 8003cb2:	3738      	adds	r7, #56	; 0x38
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	0800564c 	.word	0x0800564c
 8003cbc:	20000010 	.word	0x20000010
 8003cc0:	080056c0 	.word	0x080056c0

08003cc4 <sw_dma_memset_init>:
 *      Author: simon
 */

#include "sw_mcu_conf.h"

void sw_dma_memset_init( uint32_t bits ) {
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
#ifdef STM32F3
	RCC->AHBENR |= RCC_AHBENR_DMA2EN;			// DMA1 clock enabled
#elif defined STM32L4
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;			// DMA1 clock enabled
 8003ccc:	4b16      	ldr	r3, [pc, #88]	; (8003d28 <sw_dma_memset_init+0x64>)
 8003cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd0:	4a15      	ldr	r2, [pc, #84]	; (8003d28 <sw_dma_memset_init+0x64>)
 8003cd2:	f043 0302 	orr.w	r3, r3, #2
 8003cd6:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	DMA2_Channel4->CCR &= ~DMA_CCR_EN;			// Clear CCR_EN bit - ready to CMAR,CPAR,CNDTR modification
 8003cd8:	4b14      	ldr	r3, [pc, #80]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a13      	ldr	r2, [pc, #76]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003cde:	f023 0301 	bic.w	r3, r3, #1
 8003ce2:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR = DMA_CCR_MEM2MEM		// Copy memory to memory
 8003ce4:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003ce6:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 8003cea:	601a      	str	r2, [r3, #0]
						 |DMA_CCR_MINC 	 		// Memory increment mode enabled
//						 |DMA_CCR_PINC 	 		// Peripheral increment mode enabled
//						 |DMA_CCR_DIR			// Data transfer direction. CMAR -> CPAR (Memory to Peripheral)
						 ;
	DMA2_Channel4->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 8003cec:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a0e      	ldr	r2, [pc, #56]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003cf2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003cf6:	6013      	str	r3, [r2, #0]
	bits = ( bits << DMA_CCR_PSIZE_Pos );
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	021b      	lsls	r3, r3, #8
 8003cfc:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	490a      	ldr	r1, [pc, #40]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	600b      	str	r3, [r1, #0]
	bits = ( bits << DMA_CCR_MSIZE_Pos );
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	029b      	lsls	r3, r3, #10
 8003d0e:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 8003d10:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	4905      	ldr	r1, [pc, #20]	; (8003d2c <sw_dma_memset_init+0x68>)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]

}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	40020444 	.word	0x40020444

08003d30 <DMA1_Channel3_IRQHandler>:
}
/*************************************************************************************/

/* 11. *******************************************************************************/
#ifdef SPI_DMA
void SPI_DMA_ChannelTX_IRQHandler(void) {
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
	while( (DMA1->ISR & SPI_DMATX_TC_FLAG) == 0 ) {}	//
 8003d34:	bf00      	nop
 8003d36:	4b11      	ldr	r3, [pc, #68]	; (8003d7c <DMA1_Channel3_IRQHandler+0x4c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d0f9      	beq.n	8003d36 <DMA1_Channel3_IRQHandler+0x6>
	DMA1->IFCR = SPI_DMATX_TC_FLAG;			// DMA Channel Transfer Complete clear flag
 8003d42:	4b0e      	ldr	r3, [pc, #56]	; (8003d7c <DMA1_Channel3_IRQHandler+0x4c>)
 8003d44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d48:	605a      	str	r2, [r3, #4]
}
 8003d4a:	bf00      	nop
	while ( (spi->SPI->SR & SPI_SR_BSY) == SPI_SR_BSY ) {}
 8003d4c:	bf00      	nop
 8003d4e:	4b0c      	ldr	r3, [pc, #48]	; (8003d80 <DMA1_Channel3_IRQHandler+0x50>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5a:	2b80      	cmp	r3, #128	; 0x80
 8003d5c:	d0f7      	beq.n	8003d4e <DMA1_Channel3_IRQHandler+0x1e>
}
 8003d5e:	bf00      	nop
	spi_clear_tc_flag();
	spi_wait_until_busy();
	SPI_DMATX_Channel->CCR	&= ~DMA_CCR_EN;			//
 8003d60:	4b08      	ldr	r3, [pc, #32]	; (8003d84 <DMA1_Channel3_IRQHandler+0x54>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a07      	ldr	r2, [pc, #28]	; (8003d84 <DMA1_Channel3_IRQHandler+0x54>)
 8003d66:	f023 0301 	bic.w	r3, r3, #1
 8003d6a:	6013      	str	r3, [r2, #0]
	spiDmaStatus 			 = SPI_DMA_BUSY;
 8003d6c:	4b06      	ldr	r3, [pc, #24]	; (8003d88 <DMA1_Channel3_IRQHandler+0x58>)
 8003d6e:	2202      	movs	r2, #2
 8003d70:	701a      	strb	r2, [r3, #0]
}
 8003d72:	bf00      	nop
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	40020000 	.word	0x40020000
 8003d80:	20000020 	.word	0x20000020
 8003d84:	40020030 	.word	0x40020030
 8003d88:	20000530 	.word	0x20000530

08003d8c <__NVIC_SetPriorityGrouping>:
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003da8:	4013      	ands	r3, r2
 8003daa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003db4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dbe:	4a04      	ldr	r2, [pc, #16]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	60d3      	str	r3, [r2, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <__NVIC_SetPriority>:
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	6039      	str	r1, [r7, #0]
 8003dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	db0a      	blt.n	8003dfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	490c      	ldr	r1, [pc, #48]	; (8003e20 <__NVIC_SetPriority+0x4c>)
 8003dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df2:	0112      	lsls	r2, r2, #4
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	440b      	add	r3, r1
 8003df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003dfc:	e00a      	b.n	8003e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	4908      	ldr	r1, [pc, #32]	; (8003e24 <__NVIC_SetPriority+0x50>)
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	3b04      	subs	r3, #4
 8003e0c:	0112      	lsls	r2, r2, #4
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	440b      	add	r3, r1
 8003e12:	761a      	strb	r2, [r3, #24]
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000e100 	.word	0xe000e100
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <NVIC_EncodePriority>:
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b089      	sub	sp, #36	; 0x24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f1c3 0307 	rsb	r3, r3, #7
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	bf28      	it	cs
 8003e46:	2304      	movcs	r3, #4
 8003e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2b06      	cmp	r3, #6
 8003e50:	d902      	bls.n	8003e58 <NVIC_EncodePriority+0x30>
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	3b03      	subs	r3, #3
 8003e56:	e000      	b.n	8003e5a <NVIC_EncodePriority+0x32>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	43da      	mvns	r2, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e70:	f04f 31ff 	mov.w	r1, #4294967295
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	fa01 f303 	lsl.w	r3, r1, r3
 8003e7a:	43d9      	mvns	r1, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e80:	4313      	orrs	r3, r2
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3724      	adds	r7, #36	; 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
	...

08003e90 <DWT_Delay_Init>:

#include "../SW_BOARD/sw_led_blink_debug.h"
#include "../keyboard.h"

// https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/
uint32_t DWT_Delay_Init(void) {
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8003e94:	4b14      	ldr	r3, [pc, #80]	; (8003ee8 <DWT_Delay_Init+0x58>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a13      	ldr	r2, [pc, #76]	; (8003ee8 <DWT_Delay_Init+0x58>)
 8003e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e9e:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8003ea0:	4b11      	ldr	r3, [pc, #68]	; (8003ee8 <DWT_Delay_Init+0x58>)
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	4a10      	ldr	r2, [pc, #64]	; (8003ee8 <DWT_Delay_Init+0x58>)
 8003ea6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eaa:	60d3      	str	r3, [r2, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8003eac:	4b0f      	ldr	r3, [pc, #60]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a0e      	ldr	r2, [pc, #56]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003eb2:	f023 0301 	bic.w	r3, r3, #1
 8003eb6:	6013      	str	r3, [r2, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8003eb8:	4b0c      	ldr	r3, [pc, #48]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a0b      	ldr	r2, [pc, #44]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003ebe:	f043 0301 	orr.w	r3, r3, #1
 8003ec2:	6013      	str	r3, [r2, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8003ec4:	4b09      	ldr	r3, [pc, #36]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 8003eca:	bf00      	nop
	__ASM volatile ("NOP");
 8003ecc:	bf00      	nop
	__ASM volatile ("NOP");
 8003ece:	bf00      	nop

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT) {
 8003ed0:	4b06      	ldr	r3, [pc, #24]	; (8003eec <DWT_Delay_Init+0x5c>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <DWT_Delay_Init+0x4c>
		return 0; /*clock cycle counter started*/
 8003ed8:	2300      	movs	r3, #0
 8003eda:	e000      	b.n	8003ede <DWT_Delay_Init+0x4e>
	} else {
		return 1; /*clock cycle counter not started*/
 8003edc:	2301      	movs	r3, #1
	}
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	e000edf0 	.word	0xe000edf0
 8003eec:	e0001000 	.word	0xe0001000

08003ef0 <nvic_priority>:
#define PRIGROUP_4G_4S	((const uint32_t) 0x05)
#define PRIGROUP_8G_2S	((const uint32_t) 0x04)
#define PRIGROUP_16G_0S	((const uint32_t) 0x03)

/************************ Interrupt priority*******************************/
void nvic_priority(void) {
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
	uint32_t prio;
	NVIC_SetPriorityGrouping( PRIGROUP_4G_4S );
 8003ef6:	2005      	movs	r0, #5
 8003ef8:	f7ff ff48 	bl	8003d8c <__NVIC_SetPriorityGrouping>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 0, 0 ); // Draw the spectrum in RAM
 8003efc:	2200      	movs	r2, #0
 8003efe:	2100      	movs	r1, #0
 8003f00:	2005      	movs	r0, #5
 8003f02:	f7ff ff91 	bl	8003e28 <NVIC_EncodePriority>
 8003f06:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( SysTick_IRQn, prio );
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	f7ff ff61 	bl	8003dd4 <__NVIC_SetPriority>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 1, 0 ); // Update clock
 8003f12:	2200      	movs	r2, #0
 8003f14:	2101      	movs	r1, #1
 8003f16:	2005      	movs	r0, #5
 8003f18:	f7ff ff86 	bl	8003e28 <NVIC_EncodePriority>
 8003f1c:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( EXTI3_IRQn, prio );
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	2009      	movs	r0, #9
 8003f22:	f7ff ff57 	bl	8003dd4 <__NVIC_SetPriority>

}
 8003f26:	bf00      	nop
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <sw_softTimers_init>:
/************************************************************************/

/**** Inicjujemy SysTick pod timery programowe *****/
uint32_t sw_softTimers_init( uint32_t timeBase_ms, uint32_t type ) {
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]

//	if 		(type==MILI_SEC)	type = 1000;	// 1 ms
//	else if (type==MICRO_SEC) 	type = 1;		// 1 us
//	else return 0;								// bd
//	SysTick_Config( SystemCoreClock/type/timeBase_ms );
	if ( type==MICRO_SEC ) {
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d101      	bne.n	8003f42 <sw_softTimers_init+0x14>
		DWT_Delay_Init();
 8003f3e:	f7ff ffa7 	bl	8003e90 <DWT_Delay_Init>
	}
	nvic_priority();
 8003f42:	f7ff ffd5 	bl	8003ef0 <nvic_priority>
	return 1;									// ok
 8003f46:	2301      	movs	r3, #1
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <SysTick_Handler>:
volatile uint16_t showMenuTimer;
volatile uint16_t softTimer2, softTimer5, softTimer3, whileTimer ;

volatile static uint16_t delayTimer;
volatile static uint32_t milis = 0;
void SysTick_Handler( void ) {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
	milis++;
 8003f54:	4b3b      	ldr	r3, [pc, #236]	; (8004044 <SysTick_Handler+0xf4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	3301      	adds	r3, #1
 8003f5a:	4a3a      	ldr	r2, [pc, #232]	; (8004044 <SysTick_Handler+0xf4>)
 8003f5c:	6013      	str	r3, [r2, #0]
	if (pressTimer) 	pressTimer--;
 8003f5e:	4b3a      	ldr	r3, [pc, #232]	; (8004048 <SysTick_Handler+0xf8>)
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d006      	beq.n	8003f76 <SysTick_Handler+0x26>
 8003f68:	4b37      	ldr	r3, [pc, #220]	; (8004048 <SysTick_Handler+0xf8>)
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	4b35      	ldr	r3, [pc, #212]	; (8004048 <SysTick_Handler+0xf8>)
 8003f74:	801a      	strh	r2, [r3, #0]
	if (debounceTimer)	debounceTimer--;
 8003f76:	4b35      	ldr	r3, [pc, #212]	; (800404c <SysTick_Handler+0xfc>)
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d006      	beq.n	8003f8e <SysTick_Handler+0x3e>
 8003f80:	4b32      	ldr	r3, [pc, #200]	; (800404c <SysTick_Handler+0xfc>)
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	4b30      	ldr	r3, [pc, #192]	; (800404c <SysTick_Handler+0xfc>)
 8003f8c:	801a      	strh	r2, [r3, #0]
	if (repeatTimer)	repeatTimer--;
 8003f8e:	4b30      	ldr	r3, [pc, #192]	; (8004050 <SysTick_Handler+0x100>)
 8003f90:	881b      	ldrh	r3, [r3, #0]
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d006      	beq.n	8003fa6 <SysTick_Handler+0x56>
 8003f98:	4b2d      	ldr	r3, [pc, #180]	; (8004050 <SysTick_Handler+0x100>)
 8003f9a:	881b      	ldrh	r3, [r3, #0]
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	4b2b      	ldr	r3, [pc, #172]	; (8004050 <SysTick_Handler+0x100>)
 8003fa4:	801a      	strh	r2, [r3, #0]
	if (delayTimer)		delayTimer--;
 8003fa6:	4b2b      	ldr	r3, [pc, #172]	; (8004054 <SysTick_Handler+0x104>)
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d006      	beq.n	8003fbe <SysTick_Handler+0x6e>
 8003fb0:	4b28      	ldr	r3, [pc, #160]	; (8004054 <SysTick_Handler+0x104>)
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	4b26      	ldr	r3, [pc, #152]	; (8004054 <SysTick_Handler+0x104>)
 8003fbc:	801a      	strh	r2, [r3, #0]
	if (showMenuTimer) 	showMenuTimer--;
 8003fbe:	4b26      	ldr	r3, [pc, #152]	; (8004058 <SysTick_Handler+0x108>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d006      	beq.n	8003fd6 <SysTick_Handler+0x86>
 8003fc8:	4b23      	ldr	r3, [pc, #140]	; (8004058 <SysTick_Handler+0x108>)
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	4b21      	ldr	r3, [pc, #132]	; (8004058 <SysTick_Handler+0x108>)
 8003fd4:	801a      	strh	r2, [r3, #0]
	if (softTimer2) 	softTimer2--;
 8003fd6:	4b21      	ldr	r3, [pc, #132]	; (800405c <SysTick_Handler+0x10c>)
 8003fd8:	881b      	ldrh	r3, [r3, #0]
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d006      	beq.n	8003fee <SysTick_Handler+0x9e>
 8003fe0:	4b1e      	ldr	r3, [pc, #120]	; (800405c <SysTick_Handler+0x10c>)
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	4b1c      	ldr	r3, [pc, #112]	; (800405c <SysTick_Handler+0x10c>)
 8003fec:	801a      	strh	r2, [r3, #0]
	if (softTimer3) 	softTimer3--;
 8003fee:	4b1c      	ldr	r3, [pc, #112]	; (8004060 <SysTick_Handler+0x110>)
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d006      	beq.n	8004006 <SysTick_Handler+0xb6>
 8003ff8:	4b19      	ldr	r3, [pc, #100]	; (8004060 <SysTick_Handler+0x110>)
 8003ffa:	881b      	ldrh	r3, [r3, #0]
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	4b17      	ldr	r3, [pc, #92]	; (8004060 <SysTick_Handler+0x110>)
 8004004:	801a      	strh	r2, [r3, #0]
	if (softTimer5) 	softTimer5--;
 8004006:	4b17      	ldr	r3, [pc, #92]	; (8004064 <SysTick_Handler+0x114>)
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d006      	beq.n	800401e <SysTick_Handler+0xce>
 8004010:	4b14      	ldr	r3, [pc, #80]	; (8004064 <SysTick_Handler+0x114>)
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	b29b      	uxth	r3, r3
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	4b12      	ldr	r3, [pc, #72]	; (8004064 <SysTick_Handler+0x114>)
 800401c:	801a      	strh	r2, [r3, #0]
	if (whileTimer) 	whileTimer--;
 800401e:	4b12      	ldr	r3, [pc, #72]	; (8004068 <SysTick_Handler+0x118>)
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	b29b      	uxth	r3, r3
 8004024:	2b00      	cmp	r3, #0
 8004026:	d006      	beq.n	8004036 <SysTick_Handler+0xe6>
 8004028:	4b0f      	ldr	r3, [pc, #60]	; (8004068 <SysTick_Handler+0x118>)
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <SysTick_Handler+0x118>)
 8004034:	801a      	strh	r2, [r3, #0]

	sw_led_blinking();
 8004036:	f7ff f97d 	bl	8003334 <sw_led_blinking>
//	SW_IR_DECODED_EVENT();
	SW_KEYBOARD_EVENT();
 800403a:	f7fd f92f 	bl	800129c <SW_KEYBOARD_EVENT>

//	key_handler();
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20000534 	.word	0x20000534
 8004048:	200005f8 	.word	0x200005f8
 800404c:	200005ec 	.word	0x200005ec
 8004050:	200005ee 	.word	0x200005ee
 8004054:	20000532 	.word	0x20000532
 8004058:	20000604 	.word	0x20000604
 800405c:	200005f2 	.word	0x200005f2
 8004060:	20000606 	.word	0x20000606
 8004064:	20000608 	.word	0x20000608
 8004068:	200005f0 	.word	0x200005f0

0800406c <delay_ms>:
uint32_t millis(void) {
	return milis;
}
/*********************************************************/
/*********************************************************/
void delay_ms( uint16_t ms ) {
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	80fb      	strh	r3, [r7, #6]
	delayTimer = ms;
 8004076:	4a08      	ldr	r2, [pc, #32]	; (8004098 <delay_ms+0x2c>)
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	8013      	strh	r3, [r2, #0]
	while ( delayTimer ) {}
 800407c:	bf00      	nop
 800407e:	4b06      	ldr	r3, [pc, #24]	; (8004098 <delay_ms+0x2c>)
 8004080:	881b      	ldrh	r3, [r3, #0]
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1fa      	bne.n	800407e <delay_ms+0x12>
}
 8004088:	bf00      	nop
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	20000532 	.word	0x20000532

0800409c <delay_us>:
/*********************************************************/

void delay_us( uint16_t us ) {
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	4603      	mov	r3, r0
 80040a4:	80fb      	strh	r3, [r7, #6]
	  uint32_t au32_initial_ticks = DWT->CYCCNT;
 80040a6:	4b10      	ldr	r3, [pc, #64]	; (80040e8 <delay_us+0x4c>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	60fb      	str	r3, [r7, #12]
	  uint32_t au32_ticks = ( uint32_t ) SystemCoreClock / 1000000;
 80040ac:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <delay_us+0x50>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a0f      	ldr	r2, [pc, #60]	; (80040f0 <delay_us+0x54>)
 80040b2:	fba2 2303 	umull	r2, r3, r2, r3
 80040b6:	0c9b      	lsrs	r3, r3, #18
 80040b8:	60bb      	str	r3, [r7, #8]
	  us *= au32_ticks;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	88fa      	ldrh	r2, [r7, #6]
 80040c0:	fb12 f303 	smulbb	r3, r2, r3
 80040c4:	80fb      	strh	r3, [r7, #6]
	  while ( (DWT->CYCCNT - au32_initial_ticks) < us - au32_ticks );
 80040c6:	bf00      	nop
 80040c8:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <delay_us+0x4c>)
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	1ad2      	subs	r2, r2, r3
 80040d0:	88f9      	ldrh	r1, [r7, #6]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	1acb      	subs	r3, r1, r3
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d3f6      	bcc.n	80040c8 <delay_us+0x2c>
}
 80040da:	bf00      	nop
 80040dc:	bf00      	nop
 80040de:	3714      	adds	r7, #20
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	e0001000 	.word	0xe0001000
 80040ec:	20000000 	.word	0x20000000
 80040f0:	431bde83 	.word	0x431bde83

080040f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack    /* Set stack pointer */
 80040f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800412c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80040f8:	f7fc ff1c 	bl	8000f34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80040fc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80040fe:	e003      	b.n	8004108 <LoopCopyDataInit>

08004100 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004100:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004102:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004104:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004106:	3104      	adds	r1, #4

08004108 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004108:	480a      	ldr	r0, [pc, #40]	; (8004134 <LoopForever+0xa>)
	ldr	r3, =_edata
 800410a:	4b0b      	ldr	r3, [pc, #44]	; (8004138 <LoopForever+0xe>)
	adds	r2, r0, r1
 800410c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800410e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004110:	d3f6      	bcc.n	8004100 <CopyDataInit>
	ldr	r2, =_sbss
 8004112:	4a0a      	ldr	r2, [pc, #40]	; (800413c <LoopForever+0x12>)
	b	LoopFillZerobss
 8004114:	e002      	b.n	800411c <LoopFillZerobss>

08004116 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004116:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004118:	f842 3b04 	str.w	r3, [r2], #4

0800411c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800411c:	4b08      	ldr	r3, [pc, #32]	; (8004140 <LoopForever+0x16>)
	cmp	r2, r3
 800411e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004120:	d3f9      	bcc.n	8004116 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004122:	f000 f811 	bl	8004148 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004126:	f7fc fd0f 	bl	8000b48 <main>

0800412a <LoopForever>:

LoopForever:
    b LoopForever
 800412a:	e7fe      	b.n	800412a <LoopForever>
   ldr   sp, =_estack    /* Set stack pointer */
 800412c:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8004130:	08005748 	.word	0x08005748
	ldr	r0, =_sdata
 8004134:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004138:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 800413c:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 8004140:	20000614 	.word	0x20000614

08004144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004144:	e7fe      	b.n	8004144 <ADC1_2_IRQHandler>
	...

08004148 <__libc_init_array>:
 8004148:	b570      	push	{r4, r5, r6, lr}
 800414a:	4d0d      	ldr	r5, [pc, #52]	; (8004180 <__libc_init_array+0x38>)
 800414c:	4c0d      	ldr	r4, [pc, #52]	; (8004184 <__libc_init_array+0x3c>)
 800414e:	1b64      	subs	r4, r4, r5
 8004150:	10a4      	asrs	r4, r4, #2
 8004152:	2600      	movs	r6, #0
 8004154:	42a6      	cmp	r6, r4
 8004156:	d109      	bne.n	800416c <__libc_init_array+0x24>
 8004158:	4d0b      	ldr	r5, [pc, #44]	; (8004188 <__libc_init_array+0x40>)
 800415a:	4c0c      	ldr	r4, [pc, #48]	; (800418c <__libc_init_array+0x44>)
 800415c:	f000 fda6 	bl	8004cac <_init>
 8004160:	1b64      	subs	r4, r4, r5
 8004162:	10a4      	asrs	r4, r4, #2
 8004164:	2600      	movs	r6, #0
 8004166:	42a6      	cmp	r6, r4
 8004168:	d105      	bne.n	8004176 <__libc_init_array+0x2e>
 800416a:	bd70      	pop	{r4, r5, r6, pc}
 800416c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004170:	4798      	blx	r3
 8004172:	3601      	adds	r6, #1
 8004174:	e7ee      	b.n	8004154 <__libc_init_array+0xc>
 8004176:	f855 3b04 	ldr.w	r3, [r5], #4
 800417a:	4798      	blx	r3
 800417c:	3601      	adds	r6, #1
 800417e:	e7f2      	b.n	8004166 <__libc_init_array+0x1e>
 8004180:	08005738 	.word	0x08005738
 8004184:	08005738 	.word	0x08005738
 8004188:	08005738 	.word	0x08005738
 800418c:	0800573c 	.word	0x0800573c

08004190 <__itoa>:
 8004190:	1e93      	subs	r3, r2, #2
 8004192:	2b22      	cmp	r3, #34	; 0x22
 8004194:	b510      	push	{r4, lr}
 8004196:	460c      	mov	r4, r1
 8004198:	d904      	bls.n	80041a4 <__itoa+0x14>
 800419a:	2300      	movs	r3, #0
 800419c:	700b      	strb	r3, [r1, #0]
 800419e:	461c      	mov	r4, r3
 80041a0:	4620      	mov	r0, r4
 80041a2:	bd10      	pop	{r4, pc}
 80041a4:	2a0a      	cmp	r2, #10
 80041a6:	d109      	bne.n	80041bc <__itoa+0x2c>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	da07      	bge.n	80041bc <__itoa+0x2c>
 80041ac:	232d      	movs	r3, #45	; 0x2d
 80041ae:	700b      	strb	r3, [r1, #0]
 80041b0:	4240      	negs	r0, r0
 80041b2:	2101      	movs	r1, #1
 80041b4:	4421      	add	r1, r4
 80041b6:	f000 f805 	bl	80041c4 <__utoa>
 80041ba:	e7f1      	b.n	80041a0 <__itoa+0x10>
 80041bc:	2100      	movs	r1, #0
 80041be:	e7f9      	b.n	80041b4 <__itoa+0x24>

080041c0 <itoa>:
 80041c0:	f7ff bfe6 	b.w	8004190 <__itoa>

080041c4 <__utoa>:
 80041c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041c6:	4c1f      	ldr	r4, [pc, #124]	; (8004244 <__utoa+0x80>)
 80041c8:	b08b      	sub	sp, #44	; 0x2c
 80041ca:	4605      	mov	r5, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	466e      	mov	r6, sp
 80041d0:	f104 0c20 	add.w	ip, r4, #32
 80041d4:	6820      	ldr	r0, [r4, #0]
 80041d6:	6861      	ldr	r1, [r4, #4]
 80041d8:	4637      	mov	r7, r6
 80041da:	c703      	stmia	r7!, {r0, r1}
 80041dc:	3408      	adds	r4, #8
 80041de:	4564      	cmp	r4, ip
 80041e0:	463e      	mov	r6, r7
 80041e2:	d1f7      	bne.n	80041d4 <__utoa+0x10>
 80041e4:	7921      	ldrb	r1, [r4, #4]
 80041e6:	7139      	strb	r1, [r7, #4]
 80041e8:	1e91      	subs	r1, r2, #2
 80041ea:	6820      	ldr	r0, [r4, #0]
 80041ec:	6038      	str	r0, [r7, #0]
 80041ee:	2922      	cmp	r1, #34	; 0x22
 80041f0:	f04f 0100 	mov.w	r1, #0
 80041f4:	d904      	bls.n	8004200 <__utoa+0x3c>
 80041f6:	7019      	strb	r1, [r3, #0]
 80041f8:	460b      	mov	r3, r1
 80041fa:	4618      	mov	r0, r3
 80041fc:	b00b      	add	sp, #44	; 0x2c
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004200:	1e58      	subs	r0, r3, #1
 8004202:	4684      	mov	ip, r0
 8004204:	fbb5 f7f2 	udiv	r7, r5, r2
 8004208:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800420c:	fb02 5617 	mls	r6, r2, r7, r5
 8004210:	4476      	add	r6, lr
 8004212:	460c      	mov	r4, r1
 8004214:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004218:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800421c:	462e      	mov	r6, r5
 800421e:	42b2      	cmp	r2, r6
 8004220:	f101 0101 	add.w	r1, r1, #1
 8004224:	463d      	mov	r5, r7
 8004226:	d9ed      	bls.n	8004204 <__utoa+0x40>
 8004228:	2200      	movs	r2, #0
 800422a:	545a      	strb	r2, [r3, r1]
 800422c:	1919      	adds	r1, r3, r4
 800422e:	1aa5      	subs	r5, r4, r2
 8004230:	42aa      	cmp	r2, r5
 8004232:	dae2      	bge.n	80041fa <__utoa+0x36>
 8004234:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004238:	780e      	ldrb	r6, [r1, #0]
 800423a:	7006      	strb	r6, [r0, #0]
 800423c:	3201      	adds	r2, #1
 800423e:	f801 5901 	strb.w	r5, [r1], #-1
 8004242:	e7f4      	b.n	800422e <__utoa+0x6a>
 8004244:	080056ec 	.word	0x080056ec

08004248 <sqrt>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	ed2d 8b02 	vpush	{d8}
 800424e:	ec55 4b10 	vmov	r4, r5, d0
 8004252:	f000 f8c5 	bl	80043e0 <__ieee754_sqrt>
 8004256:	4b15      	ldr	r3, [pc, #84]	; (80042ac <sqrt+0x64>)
 8004258:	eeb0 8a40 	vmov.f32	s16, s0
 800425c:	eef0 8a60 	vmov.f32	s17, s1
 8004260:	f993 3000 	ldrsb.w	r3, [r3]
 8004264:	3301      	adds	r3, #1
 8004266:	d019      	beq.n	800429c <sqrt+0x54>
 8004268:	4622      	mov	r2, r4
 800426a:	462b      	mov	r3, r5
 800426c:	4620      	mov	r0, r4
 800426e:	4629      	mov	r1, r5
 8004270:	f7fc fc04 	bl	8000a7c <__aeabi_dcmpun>
 8004274:	b990      	cbnz	r0, 800429c <sqrt+0x54>
 8004276:	2200      	movs	r2, #0
 8004278:	2300      	movs	r3, #0
 800427a:	4620      	mov	r0, r4
 800427c:	4629      	mov	r1, r5
 800427e:	f7fc fbd5 	bl	8000a2c <__aeabi_dcmplt>
 8004282:	b158      	cbz	r0, 800429c <sqrt+0x54>
 8004284:	f000 fd0c 	bl	8004ca0 <__errno>
 8004288:	2321      	movs	r3, #33	; 0x21
 800428a:	6003      	str	r3, [r0, #0]
 800428c:	2200      	movs	r2, #0
 800428e:	2300      	movs	r3, #0
 8004290:	4610      	mov	r0, r2
 8004292:	4619      	mov	r1, r3
 8004294:	f7fc fa82 	bl	800079c <__aeabi_ddiv>
 8004298:	ec41 0b18 	vmov	d8, r0, r1
 800429c:	eeb0 0a48 	vmov.f32	s0, s16
 80042a0:	eef0 0a68 	vmov.f32	s1, s17
 80042a4:	ecbd 8b02 	vpop	{d8}
 80042a8:	bd38      	pop	{r3, r4, r5, pc}
 80042aa:	bf00      	nop
 80042ac:	20000088 	.word	0x20000088

080042b0 <powf>:
 80042b0:	b508      	push	{r3, lr}
 80042b2:	ed2d 8b04 	vpush	{d8-d9}
 80042b6:	eeb0 9a40 	vmov.f32	s18, s0
 80042ba:	eef0 8a60 	vmov.f32	s17, s1
 80042be:	f000 f943 	bl	8004548 <__ieee754_powf>
 80042c2:	4b43      	ldr	r3, [pc, #268]	; (80043d0 <powf+0x120>)
 80042c4:	f993 3000 	ldrsb.w	r3, [r3]
 80042c8:	3301      	adds	r3, #1
 80042ca:	eeb0 8a40 	vmov.f32	s16, s0
 80042ce:	d012      	beq.n	80042f6 <powf+0x46>
 80042d0:	eef4 8a68 	vcmp.f32	s17, s17
 80042d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d8:	d60d      	bvs.n	80042f6 <powf+0x46>
 80042da:	eeb4 9a49 	vcmp.f32	s18, s18
 80042de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e2:	d70d      	bvc.n	8004300 <powf+0x50>
 80042e4:	eef5 8a40 	vcmp.f32	s17, #0.0
 80042e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ec:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80042f0:	bf08      	it	eq
 80042f2:	eeb0 8a67 	vmoveq.f32	s16, s15
 80042f6:	eeb0 0a48 	vmov.f32	s0, s16
 80042fa:	ecbd 8b04 	vpop	{d8-d9}
 80042fe:	bd08      	pop	{r3, pc}
 8004300:	eddf 9a34 	vldr	s19, [pc, #208]	; 80043d4 <powf+0x124>
 8004304:	eeb4 9a69 	vcmp.f32	s18, s19
 8004308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800430c:	d116      	bne.n	800433c <powf+0x8c>
 800430e:	eef4 8a69 	vcmp.f32	s17, s19
 8004312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004316:	d057      	beq.n	80043c8 <powf+0x118>
 8004318:	eeb0 0a68 	vmov.f32	s0, s17
 800431c:	f000 fbde 	bl	8004adc <finitef>
 8004320:	2800      	cmp	r0, #0
 8004322:	d0e8      	beq.n	80042f6 <powf+0x46>
 8004324:	eef4 8ae9 	vcmpe.f32	s17, s19
 8004328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432c:	d5e3      	bpl.n	80042f6 <powf+0x46>
 800432e:	f000 fcb7 	bl	8004ca0 <__errno>
 8004332:	2321      	movs	r3, #33	; 0x21
 8004334:	6003      	str	r3, [r0, #0]
 8004336:	ed9f 8a28 	vldr	s16, [pc, #160]	; 80043d8 <powf+0x128>
 800433a:	e7dc      	b.n	80042f6 <powf+0x46>
 800433c:	f000 fbce 	bl	8004adc <finitef>
 8004340:	bb50      	cbnz	r0, 8004398 <powf+0xe8>
 8004342:	eeb0 0a49 	vmov.f32	s0, s18
 8004346:	f000 fbc9 	bl	8004adc <finitef>
 800434a:	b328      	cbz	r0, 8004398 <powf+0xe8>
 800434c:	eeb0 0a68 	vmov.f32	s0, s17
 8004350:	f000 fbc4 	bl	8004adc <finitef>
 8004354:	b300      	cbz	r0, 8004398 <powf+0xe8>
 8004356:	eeb4 8a48 	vcmp.f32	s16, s16
 800435a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800435e:	d706      	bvc.n	800436e <powf+0xbe>
 8004360:	f000 fc9e 	bl	8004ca0 <__errno>
 8004364:	2321      	movs	r3, #33	; 0x21
 8004366:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 800436a:	6003      	str	r3, [r0, #0]
 800436c:	e7c3      	b.n	80042f6 <powf+0x46>
 800436e:	f000 fc97 	bl	8004ca0 <__errno>
 8004372:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004376:	2322      	movs	r3, #34	; 0x22
 8004378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437c:	6003      	str	r3, [r0, #0]
 800437e:	d508      	bpl.n	8004392 <powf+0xe2>
 8004380:	eeb0 0a68 	vmov.f32	s0, s17
 8004384:	f000 fbbe 	bl	8004b04 <rintf>
 8004388:	eeb4 0a68 	vcmp.f32	s0, s17
 800438c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004390:	d1d1      	bne.n	8004336 <powf+0x86>
 8004392:	ed9f 8a12 	vldr	s16, [pc, #72]	; 80043dc <powf+0x12c>
 8004396:	e7ae      	b.n	80042f6 <powf+0x46>
 8004398:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800439c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a0:	d1a9      	bne.n	80042f6 <powf+0x46>
 80043a2:	eeb0 0a49 	vmov.f32	s0, s18
 80043a6:	f000 fb99 	bl	8004adc <finitef>
 80043aa:	2800      	cmp	r0, #0
 80043ac:	d0a3      	beq.n	80042f6 <powf+0x46>
 80043ae:	eeb0 0a68 	vmov.f32	s0, s17
 80043b2:	f000 fb93 	bl	8004adc <finitef>
 80043b6:	2800      	cmp	r0, #0
 80043b8:	d09d      	beq.n	80042f6 <powf+0x46>
 80043ba:	f000 fc71 	bl	8004ca0 <__errno>
 80043be:	2322      	movs	r3, #34	; 0x22
 80043c0:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80043d4 <powf+0x124>
 80043c4:	6003      	str	r3, [r0, #0]
 80043c6:	e796      	b.n	80042f6 <powf+0x46>
 80043c8:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80043cc:	e793      	b.n	80042f6 <powf+0x46>
 80043ce:	bf00      	nop
 80043d0:	20000088 	.word	0x20000088
 80043d4:	00000000 	.word	0x00000000
 80043d8:	ff800000 	.word	0xff800000
 80043dc:	7f800000 	.word	0x7f800000

080043e0 <__ieee754_sqrt>:
 80043e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043e4:	ec55 4b10 	vmov	r4, r5, d0
 80043e8:	4e56      	ldr	r6, [pc, #344]	; (8004544 <__ieee754_sqrt+0x164>)
 80043ea:	43ae      	bics	r6, r5
 80043ec:	ee10 0a10 	vmov	r0, s0
 80043f0:	ee10 3a10 	vmov	r3, s0
 80043f4:	4629      	mov	r1, r5
 80043f6:	462a      	mov	r2, r5
 80043f8:	d110      	bne.n	800441c <__ieee754_sqrt+0x3c>
 80043fa:	ee10 2a10 	vmov	r2, s0
 80043fe:	462b      	mov	r3, r5
 8004400:	f7fc f8a2 	bl	8000548 <__aeabi_dmul>
 8004404:	4602      	mov	r2, r0
 8004406:	460b      	mov	r3, r1
 8004408:	4620      	mov	r0, r4
 800440a:	4629      	mov	r1, r5
 800440c:	f7fb fee6 	bl	80001dc <__adddf3>
 8004410:	4604      	mov	r4, r0
 8004412:	460d      	mov	r5, r1
 8004414:	ec45 4b10 	vmov	d0, r4, r5
 8004418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800441c:	2d00      	cmp	r5, #0
 800441e:	dc10      	bgt.n	8004442 <__ieee754_sqrt+0x62>
 8004420:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004424:	4330      	orrs	r0, r6
 8004426:	d0f5      	beq.n	8004414 <__ieee754_sqrt+0x34>
 8004428:	b15d      	cbz	r5, 8004442 <__ieee754_sqrt+0x62>
 800442a:	ee10 2a10 	vmov	r2, s0
 800442e:	462b      	mov	r3, r5
 8004430:	ee10 0a10 	vmov	r0, s0
 8004434:	f7fb fed0 	bl	80001d8 <__aeabi_dsub>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	f7fc f9ae 	bl	800079c <__aeabi_ddiv>
 8004440:	e7e6      	b.n	8004410 <__ieee754_sqrt+0x30>
 8004442:	1509      	asrs	r1, r1, #20
 8004444:	d076      	beq.n	8004534 <__ieee754_sqrt+0x154>
 8004446:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800444a:	07ce      	lsls	r6, r1, #31
 800444c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8004450:	bf5e      	ittt	pl
 8004452:	0fda      	lsrpl	r2, r3, #31
 8004454:	005b      	lslpl	r3, r3, #1
 8004456:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800445a:	0fda      	lsrs	r2, r3, #31
 800445c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8004460:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8004464:	2000      	movs	r0, #0
 8004466:	106d      	asrs	r5, r5, #1
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	f04f 0e16 	mov.w	lr, #22
 800446e:	4684      	mov	ip, r0
 8004470:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004474:	eb0c 0401 	add.w	r4, ip, r1
 8004478:	4294      	cmp	r4, r2
 800447a:	bfde      	ittt	le
 800447c:	1b12      	suble	r2, r2, r4
 800447e:	eb04 0c01 	addle.w	ip, r4, r1
 8004482:	1840      	addle	r0, r0, r1
 8004484:	0052      	lsls	r2, r2, #1
 8004486:	f1be 0e01 	subs.w	lr, lr, #1
 800448a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800448e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004492:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004496:	d1ed      	bne.n	8004474 <__ieee754_sqrt+0x94>
 8004498:	4671      	mov	r1, lr
 800449a:	2720      	movs	r7, #32
 800449c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80044a0:	4562      	cmp	r2, ip
 80044a2:	eb04 060e 	add.w	r6, r4, lr
 80044a6:	dc02      	bgt.n	80044ae <__ieee754_sqrt+0xce>
 80044a8:	d113      	bne.n	80044d2 <__ieee754_sqrt+0xf2>
 80044aa:	429e      	cmp	r6, r3
 80044ac:	d811      	bhi.n	80044d2 <__ieee754_sqrt+0xf2>
 80044ae:	2e00      	cmp	r6, #0
 80044b0:	eb06 0e04 	add.w	lr, r6, r4
 80044b4:	da43      	bge.n	800453e <__ieee754_sqrt+0x15e>
 80044b6:	f1be 0f00 	cmp.w	lr, #0
 80044ba:	db40      	blt.n	800453e <__ieee754_sqrt+0x15e>
 80044bc:	f10c 0801 	add.w	r8, ip, #1
 80044c0:	eba2 020c 	sub.w	r2, r2, ip
 80044c4:	429e      	cmp	r6, r3
 80044c6:	bf88      	it	hi
 80044c8:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80044cc:	1b9b      	subs	r3, r3, r6
 80044ce:	4421      	add	r1, r4
 80044d0:	46c4      	mov	ip, r8
 80044d2:	0052      	lsls	r2, r2, #1
 80044d4:	3f01      	subs	r7, #1
 80044d6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80044da:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80044de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80044e2:	d1dd      	bne.n	80044a0 <__ieee754_sqrt+0xc0>
 80044e4:	4313      	orrs	r3, r2
 80044e6:	d006      	beq.n	80044f6 <__ieee754_sqrt+0x116>
 80044e8:	1c4c      	adds	r4, r1, #1
 80044ea:	bf13      	iteet	ne
 80044ec:	3101      	addne	r1, #1
 80044ee:	3001      	addeq	r0, #1
 80044f0:	4639      	moveq	r1, r7
 80044f2:	f021 0101 	bicne.w	r1, r1, #1
 80044f6:	1043      	asrs	r3, r0, #1
 80044f8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80044fc:	0849      	lsrs	r1, r1, #1
 80044fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004502:	07c2      	lsls	r2, r0, #31
 8004504:	bf48      	it	mi
 8004506:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800450a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800450e:	460c      	mov	r4, r1
 8004510:	463d      	mov	r5, r7
 8004512:	e77f      	b.n	8004414 <__ieee754_sqrt+0x34>
 8004514:	0ada      	lsrs	r2, r3, #11
 8004516:	3815      	subs	r0, #21
 8004518:	055b      	lsls	r3, r3, #21
 800451a:	2a00      	cmp	r2, #0
 800451c:	d0fa      	beq.n	8004514 <__ieee754_sqrt+0x134>
 800451e:	02d7      	lsls	r7, r2, #11
 8004520:	d50a      	bpl.n	8004538 <__ieee754_sqrt+0x158>
 8004522:	f1c1 0420 	rsb	r4, r1, #32
 8004526:	fa23 f404 	lsr.w	r4, r3, r4
 800452a:	1e4d      	subs	r5, r1, #1
 800452c:	408b      	lsls	r3, r1
 800452e:	4322      	orrs	r2, r4
 8004530:	1b41      	subs	r1, r0, r5
 8004532:	e788      	b.n	8004446 <__ieee754_sqrt+0x66>
 8004534:	4608      	mov	r0, r1
 8004536:	e7f0      	b.n	800451a <__ieee754_sqrt+0x13a>
 8004538:	0052      	lsls	r2, r2, #1
 800453a:	3101      	adds	r1, #1
 800453c:	e7ef      	b.n	800451e <__ieee754_sqrt+0x13e>
 800453e:	46e0      	mov	r8, ip
 8004540:	e7be      	b.n	80044c0 <__ieee754_sqrt+0xe0>
 8004542:	bf00      	nop
 8004544:	7ff00000 	.word	0x7ff00000

08004548 <__ieee754_powf>:
 8004548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800454c:	ee10 5a90 	vmov	r5, s1
 8004550:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8004554:	ed2d 8b02 	vpush	{d8}
 8004558:	eeb0 8a40 	vmov.f32	s16, s0
 800455c:	eef0 8a60 	vmov.f32	s17, s1
 8004560:	f000 8291 	beq.w	8004a86 <__ieee754_powf+0x53e>
 8004564:	ee10 8a10 	vmov	r8, s0
 8004568:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800456c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004570:	dc06      	bgt.n	8004580 <__ieee754_powf+0x38>
 8004572:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004576:	dd0a      	ble.n	800458e <__ieee754_powf+0x46>
 8004578:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800457c:	f000 8283 	beq.w	8004a86 <__ieee754_powf+0x53e>
 8004580:	ecbd 8b02 	vpop	{d8}
 8004584:	48d8      	ldr	r0, [pc, #864]	; (80048e8 <__ieee754_powf+0x3a0>)
 8004586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800458a:	f000 bab5 	b.w	8004af8 <nanf>
 800458e:	f1b8 0f00 	cmp.w	r8, #0
 8004592:	da1f      	bge.n	80045d4 <__ieee754_powf+0x8c>
 8004594:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8004598:	da2e      	bge.n	80045f8 <__ieee754_powf+0xb0>
 800459a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800459e:	f2c0 827b 	blt.w	8004a98 <__ieee754_powf+0x550>
 80045a2:	15fb      	asrs	r3, r7, #23
 80045a4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80045a8:	fa47 f603 	asr.w	r6, r7, r3
 80045ac:	fa06 f303 	lsl.w	r3, r6, r3
 80045b0:	42bb      	cmp	r3, r7
 80045b2:	f040 8271 	bne.w	8004a98 <__ieee754_powf+0x550>
 80045b6:	f006 0601 	and.w	r6, r6, #1
 80045ba:	f1c6 0602 	rsb	r6, r6, #2
 80045be:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80045c2:	d120      	bne.n	8004606 <__ieee754_powf+0xbe>
 80045c4:	2d00      	cmp	r5, #0
 80045c6:	f280 8264 	bge.w	8004a92 <__ieee754_powf+0x54a>
 80045ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80045ce:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80045d2:	e00d      	b.n	80045f0 <__ieee754_powf+0xa8>
 80045d4:	2600      	movs	r6, #0
 80045d6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80045da:	d1f0      	bne.n	80045be <__ieee754_powf+0x76>
 80045dc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80045e0:	f000 8251 	beq.w	8004a86 <__ieee754_powf+0x53e>
 80045e4:	dd0a      	ble.n	80045fc <__ieee754_powf+0xb4>
 80045e6:	2d00      	cmp	r5, #0
 80045e8:	f280 8250 	bge.w	8004a8c <__ieee754_powf+0x544>
 80045ec:	ed9f 0abf 	vldr	s0, [pc, #764]	; 80048ec <__ieee754_powf+0x3a4>
 80045f0:	ecbd 8b02 	vpop	{d8}
 80045f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f8:	2602      	movs	r6, #2
 80045fa:	e7ec      	b.n	80045d6 <__ieee754_powf+0x8e>
 80045fc:	2d00      	cmp	r5, #0
 80045fe:	daf5      	bge.n	80045ec <__ieee754_powf+0xa4>
 8004600:	eeb1 0a68 	vneg.f32	s0, s17
 8004604:	e7f4      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004606:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800460a:	d102      	bne.n	8004612 <__ieee754_powf+0xca>
 800460c:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004610:	e7ee      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004612:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004616:	eeb0 0a48 	vmov.f32	s0, s16
 800461a:	d108      	bne.n	800462e <__ieee754_powf+0xe6>
 800461c:	f1b8 0f00 	cmp.w	r8, #0
 8004620:	db05      	blt.n	800462e <__ieee754_powf+0xe6>
 8004622:	ecbd 8b02 	vpop	{d8}
 8004626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800462a:	f000 ba4d 	b.w	8004ac8 <__ieee754_sqrtf>
 800462e:	f000 fa4e 	bl	8004ace <fabsf>
 8004632:	b124      	cbz	r4, 800463e <__ieee754_powf+0xf6>
 8004634:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8004638:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800463c:	d117      	bne.n	800466e <__ieee754_powf+0x126>
 800463e:	2d00      	cmp	r5, #0
 8004640:	bfbc      	itt	lt
 8004642:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8004646:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800464a:	f1b8 0f00 	cmp.w	r8, #0
 800464e:	dacf      	bge.n	80045f0 <__ieee754_powf+0xa8>
 8004650:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8004654:	ea54 0306 	orrs.w	r3, r4, r6
 8004658:	d104      	bne.n	8004664 <__ieee754_powf+0x11c>
 800465a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800465e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8004662:	e7c5      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004664:	2e01      	cmp	r6, #1
 8004666:	d1c3      	bne.n	80045f0 <__ieee754_powf+0xa8>
 8004668:	eeb1 0a40 	vneg.f32	s0, s0
 800466c:	e7c0      	b.n	80045f0 <__ieee754_powf+0xa8>
 800466e:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8004672:	3801      	subs	r0, #1
 8004674:	ea56 0300 	orrs.w	r3, r6, r0
 8004678:	d104      	bne.n	8004684 <__ieee754_powf+0x13c>
 800467a:	ee38 8a48 	vsub.f32	s16, s16, s16
 800467e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004682:	e7b5      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004684:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8004688:	dd6b      	ble.n	8004762 <__ieee754_powf+0x21a>
 800468a:	4b99      	ldr	r3, [pc, #612]	; (80048f0 <__ieee754_powf+0x3a8>)
 800468c:	429c      	cmp	r4, r3
 800468e:	dc06      	bgt.n	800469e <__ieee754_powf+0x156>
 8004690:	2d00      	cmp	r5, #0
 8004692:	daab      	bge.n	80045ec <__ieee754_powf+0xa4>
 8004694:	ed9f 0a97 	vldr	s0, [pc, #604]	; 80048f4 <__ieee754_powf+0x3ac>
 8004698:	ee20 0a00 	vmul.f32	s0, s0, s0
 800469c:	e7a8      	b.n	80045f0 <__ieee754_powf+0xa8>
 800469e:	4b96      	ldr	r3, [pc, #600]	; (80048f8 <__ieee754_powf+0x3b0>)
 80046a0:	429c      	cmp	r4, r3
 80046a2:	dd02      	ble.n	80046aa <__ieee754_powf+0x162>
 80046a4:	2d00      	cmp	r5, #0
 80046a6:	dcf5      	bgt.n	8004694 <__ieee754_powf+0x14c>
 80046a8:	e7a0      	b.n	80045ec <__ieee754_powf+0xa4>
 80046aa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80046ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 80046b2:	eddf 6a92 	vldr	s13, [pc, #584]	; 80048fc <__ieee754_powf+0x3b4>
 80046b6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80046ba:	eee0 6a67 	vfms.f32	s13, s0, s15
 80046be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80046c2:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80046c6:	ee20 7a00 	vmul.f32	s14, s0, s0
 80046ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ce:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004900 <__ieee754_powf+0x3b8>
 80046d2:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80046d6:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8004904 <__ieee754_powf+0x3bc>
 80046da:	eee0 7a07 	vfma.f32	s15, s0, s14
 80046de:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8004908 <__ieee754_powf+0x3c0>
 80046e2:	eef0 6a67 	vmov.f32	s13, s15
 80046e6:	eee0 6a07 	vfma.f32	s13, s0, s14
 80046ea:	ee16 3a90 	vmov	r3, s13
 80046ee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80046f2:	f023 030f 	bic.w	r3, r3, #15
 80046f6:	ee00 3a90 	vmov	s1, r3
 80046fa:	eee0 0a47 	vfms.f32	s1, s0, s14
 80046fe:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004702:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8004706:	f025 050f 	bic.w	r5, r5, #15
 800470a:	ee07 5a10 	vmov	s14, r5
 800470e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004712:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8004716:	ee07 3a90 	vmov	s15, r3
 800471a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800471e:	3e01      	subs	r6, #1
 8004720:	ea56 0200 	orrs.w	r2, r6, r0
 8004724:	ee07 5a10 	vmov	s14, r5
 8004728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800472c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004730:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8004734:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8004738:	ee17 4a10 	vmov	r4, s14
 800473c:	bf08      	it	eq
 800473e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8004742:	2c00      	cmp	r4, #0
 8004744:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004748:	f340 8184 	ble.w	8004a54 <__ieee754_powf+0x50c>
 800474c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004750:	f340 80fc 	ble.w	800494c <__ieee754_powf+0x404>
 8004754:	eddf 7a67 	vldr	s15, [pc, #412]	; 80048f4 <__ieee754_powf+0x3ac>
 8004758:	ee28 0a27 	vmul.f32	s0, s16, s15
 800475c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004760:	e746      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004762:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8004766:	bf01      	itttt	eq
 8004768:	eddf 7a68 	vldreq	s15, [pc, #416]	; 800490c <__ieee754_powf+0x3c4>
 800476c:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8004770:	f06f 0217 	mvneq.w	r2, #23
 8004774:	ee17 4a90 	vmoveq	r4, s15
 8004778:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800477c:	bf18      	it	ne
 800477e:	2200      	movne	r2, #0
 8004780:	3b7f      	subs	r3, #127	; 0x7f
 8004782:	4413      	add	r3, r2
 8004784:	4a62      	ldr	r2, [pc, #392]	; (8004910 <__ieee754_powf+0x3c8>)
 8004786:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800478a:	4294      	cmp	r4, r2
 800478c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8004790:	dd06      	ble.n	80047a0 <__ieee754_powf+0x258>
 8004792:	4a60      	ldr	r2, [pc, #384]	; (8004914 <__ieee754_powf+0x3cc>)
 8004794:	4294      	cmp	r4, r2
 8004796:	f340 80a4 	ble.w	80048e2 <__ieee754_powf+0x39a>
 800479a:	3301      	adds	r3, #1
 800479c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80047a0:	2400      	movs	r4, #0
 80047a2:	4a5d      	ldr	r2, [pc, #372]	; (8004918 <__ieee754_powf+0x3d0>)
 80047a4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80047a8:	ee07 1a90 	vmov	s15, r1
 80047ac:	ed92 7a00 	vldr	s14, [r2]
 80047b0:	4a5a      	ldr	r2, [pc, #360]	; (800491c <__ieee754_powf+0x3d4>)
 80047b2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80047b6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80047ba:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80047be:	1049      	asrs	r1, r1, #1
 80047c0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80047c4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80047c8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80047cc:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80047d0:	ee06 1a10 	vmov	s12, r1
 80047d4:	ee65 4a26 	vmul.f32	s9, s10, s13
 80047d8:	ee36 7a47 	vsub.f32	s14, s12, s14
 80047dc:	ee14 7a90 	vmov	r7, s9
 80047e0:	4017      	ands	r7, r2
 80047e2:	ee05 7a90 	vmov	s11, r7
 80047e6:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80047ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047ee:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004920 <__ieee754_powf+0x3d8>
 80047f2:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80047f6:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80047fa:	ee25 6a26 	vmul.f32	s12, s10, s13
 80047fe:	eddf 6a49 	vldr	s13, [pc, #292]	; 8004924 <__ieee754_powf+0x3dc>
 8004802:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8004806:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004928 <__ieee754_powf+0x3e0>
 800480a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800480e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80048fc <__ieee754_powf+0x3b4>
 8004812:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004816:	eddf 6a45 	vldr	s13, [pc, #276]	; 800492c <__ieee754_powf+0x3e4>
 800481a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800481e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8004930 <__ieee754_powf+0x3e8>
 8004822:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004826:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800482a:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800482e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004832:	eee5 6a07 	vfma.f32	s13, s10, s14
 8004836:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800483a:	eef0 7a45 	vmov.f32	s15, s10
 800483e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8004842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004846:	ee17 1a90 	vmov	r1, s15
 800484a:	4011      	ands	r1, r2
 800484c:	ee07 1a90 	vmov	s15, r1
 8004850:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8004854:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8004858:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800485c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8004860:	eea6 7a27 	vfma.f32	s14, s12, s15
 8004864:	eeb0 6a47 	vmov.f32	s12, s14
 8004868:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800486c:	ee16 1a10 	vmov	r1, s12
 8004870:	4011      	ands	r1, r2
 8004872:	ee06 1a90 	vmov	s13, r1
 8004876:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800487a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8004934 <__ieee754_powf+0x3ec>
 800487e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004938 <__ieee754_powf+0x3f0>
 8004882:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004886:	ee06 1a10 	vmov	s12, r1
 800488a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800488e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800493c <__ieee754_powf+0x3f4>
 8004892:	492b      	ldr	r1, [pc, #172]	; (8004940 <__ieee754_powf+0x3f8>)
 8004894:	eea6 7a27 	vfma.f32	s14, s12, s15
 8004898:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800489c:	edd1 7a00 	vldr	s15, [r1]
 80048a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048a4:	ee07 3a90 	vmov	s15, r3
 80048a8:	4b26      	ldr	r3, [pc, #152]	; (8004944 <__ieee754_powf+0x3fc>)
 80048aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80048ae:	eef0 7a47 	vmov.f32	s15, s14
 80048b2:	eee6 7a25 	vfma.f32	s15, s12, s11
 80048b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80048ba:	edd4 0a00 	vldr	s1, [r4]
 80048be:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80048c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048c6:	ee17 3a90 	vmov	r3, s15
 80048ca:	4013      	ands	r3, r2
 80048cc:	ee07 3a90 	vmov	s15, r3
 80048d0:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80048d4:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80048d8:	eee6 6a65 	vfms.f32	s13, s12, s11
 80048dc:	ee77 7a66 	vsub.f32	s15, s14, s13
 80048e0:	e70f      	b.n	8004702 <__ieee754_powf+0x1ba>
 80048e2:	2401      	movs	r4, #1
 80048e4:	e75d      	b.n	80047a2 <__ieee754_powf+0x25a>
 80048e6:	bf00      	nop
 80048e8:	08005710 	.word	0x08005710
 80048ec:	00000000 	.word	0x00000000
 80048f0:	3f7ffff7 	.word	0x3f7ffff7
 80048f4:	7149f2ca 	.word	0x7149f2ca
 80048f8:	3f800007 	.word	0x3f800007
 80048fc:	3eaaaaab 	.word	0x3eaaaaab
 8004900:	3fb8aa3b 	.word	0x3fb8aa3b
 8004904:	36eca570 	.word	0x36eca570
 8004908:	3fb8aa00 	.word	0x3fb8aa00
 800490c:	4b800000 	.word	0x4b800000
 8004910:	001cc471 	.word	0x001cc471
 8004914:	005db3d6 	.word	0x005db3d6
 8004918:	08005714 	.word	0x08005714
 800491c:	fffff000 	.word	0xfffff000
 8004920:	3e6c3255 	.word	0x3e6c3255
 8004924:	3e53f142 	.word	0x3e53f142
 8004928:	3e8ba305 	.word	0x3e8ba305
 800492c:	3edb6db7 	.word	0x3edb6db7
 8004930:	3f19999a 	.word	0x3f19999a
 8004934:	3f76384f 	.word	0x3f76384f
 8004938:	3f763800 	.word	0x3f763800
 800493c:	369dc3a0 	.word	0x369dc3a0
 8004940:	08005724 	.word	0x08005724
 8004944:	0800571c 	.word	0x0800571c
 8004948:	3338aa3c 	.word	0x3338aa3c
 800494c:	f040 8092 	bne.w	8004a74 <__ieee754_powf+0x52c>
 8004950:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8004948 <__ieee754_powf+0x400>
 8004954:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004958:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800495c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8004960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004964:	f73f aef6 	bgt.w	8004754 <__ieee754_powf+0x20c>
 8004968:	15db      	asrs	r3, r3, #23
 800496a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800496e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004972:	4103      	asrs	r3, r0
 8004974:	4423      	add	r3, r4
 8004976:	4949      	ldr	r1, [pc, #292]	; (8004a9c <__ieee754_powf+0x554>)
 8004978:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800497c:	3a7f      	subs	r2, #127	; 0x7f
 800497e:	4111      	asrs	r1, r2
 8004980:	ea23 0101 	bic.w	r1, r3, r1
 8004984:	ee07 1a10 	vmov	s14, r1
 8004988:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800498c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004990:	f1c2 0217 	rsb	r2, r2, #23
 8004994:	4110      	asrs	r0, r2
 8004996:	2c00      	cmp	r4, #0
 8004998:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800499c:	bfb8      	it	lt
 800499e:	4240      	neglt	r0, r0
 80049a0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80049a4:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8004aa0 <__ieee754_powf+0x558>
 80049a8:	ee17 3a10 	vmov	r3, s14
 80049ac:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80049b0:	f023 030f 	bic.w	r3, r3, #15
 80049b4:	ee07 3a10 	vmov	s14, r3
 80049b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049bc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80049c0:	eddf 7a38 	vldr	s15, [pc, #224]	; 8004aa4 <__ieee754_powf+0x55c>
 80049c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80049cc:	eddf 6a36 	vldr	s13, [pc, #216]	; 8004aa8 <__ieee754_powf+0x560>
 80049d0:	eeb0 0a67 	vmov.f32	s0, s15
 80049d4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80049d8:	eeb0 6a40 	vmov.f32	s12, s0
 80049dc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80049e0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80049e4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80049e8:	eddf 6a30 	vldr	s13, [pc, #192]	; 8004aac <__ieee754_powf+0x564>
 80049ec:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8004ab0 <__ieee754_powf+0x568>
 80049f0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80049f4:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8004ab4 <__ieee754_powf+0x56c>
 80049f8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80049fc:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8004ab8 <__ieee754_powf+0x570>
 8004a00:	eea6 6a87 	vfma.f32	s12, s13, s14
 8004a04:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8004abc <__ieee754_powf+0x574>
 8004a08:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004a0c:	eeb0 6a40 	vmov.f32	s12, s0
 8004a10:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004a14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004a18:	eeb0 7a46 	vmov.f32	s14, s12
 8004a1c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8004a20:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004a24:	eee0 7a27 	vfma.f32	s15, s0, s15
 8004a28:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004a2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a30:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004a34:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004a38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004a3c:	ee10 3a10 	vmov	r3, s0
 8004a40:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8004a44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a48:	da1a      	bge.n	8004a80 <__ieee754_powf+0x538>
 8004a4a:	f000 f8b7 	bl	8004bbc <scalbnf>
 8004a4e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004a52:	e5cd      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004a54:	4a1a      	ldr	r2, [pc, #104]	; (8004ac0 <__ieee754_powf+0x578>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	dd02      	ble.n	8004a60 <__ieee754_powf+0x518>
 8004a5a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8004ac4 <__ieee754_powf+0x57c>
 8004a5e:	e67b      	b.n	8004758 <__ieee754_powf+0x210>
 8004a60:	d108      	bne.n	8004a74 <__ieee754_powf+0x52c>
 8004a62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a66:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8004a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a6e:	f6ff af7b 	blt.w	8004968 <__ieee754_powf+0x420>
 8004a72:	e7f2      	b.n	8004a5a <__ieee754_powf+0x512>
 8004a74:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8004a78:	f73f af76 	bgt.w	8004968 <__ieee754_powf+0x420>
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e78f      	b.n	80049a0 <__ieee754_powf+0x458>
 8004a80:	ee00 3a10 	vmov	s0, r3
 8004a84:	e7e3      	b.n	8004a4e <__ieee754_powf+0x506>
 8004a86:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004a8a:	e5b1      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004a8c:	eeb0 0a68 	vmov.f32	s0, s17
 8004a90:	e5ae      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004a92:	eeb0 0a48 	vmov.f32	s0, s16
 8004a96:	e5ab      	b.n	80045f0 <__ieee754_powf+0xa8>
 8004a98:	2600      	movs	r6, #0
 8004a9a:	e590      	b.n	80045be <__ieee754_powf+0x76>
 8004a9c:	007fffff 	.word	0x007fffff
 8004aa0:	3f317218 	.word	0x3f317218
 8004aa4:	35bfbe8c 	.word	0x35bfbe8c
 8004aa8:	3f317200 	.word	0x3f317200
 8004aac:	3331bb4c 	.word	0x3331bb4c
 8004ab0:	b5ddea0e 	.word	0xb5ddea0e
 8004ab4:	388ab355 	.word	0x388ab355
 8004ab8:	bb360b61 	.word	0xbb360b61
 8004abc:	3e2aaaab 	.word	0x3e2aaaab
 8004ac0:	43160000 	.word	0x43160000
 8004ac4:	0da24260 	.word	0x0da24260

08004ac8 <__ieee754_sqrtf>:
 8004ac8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004acc:	4770      	bx	lr

08004ace <fabsf>:
 8004ace:	ee10 3a10 	vmov	r3, s0
 8004ad2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ad6:	ee00 3a10 	vmov	s0, r3
 8004ada:	4770      	bx	lr

08004adc <finitef>:
 8004adc:	b082      	sub	sp, #8
 8004ade:	ed8d 0a01 	vstr	s0, [sp, #4]
 8004ae2:	9801      	ldr	r0, [sp, #4]
 8004ae4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ae8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8004aec:	bfac      	ite	ge
 8004aee:	2000      	movge	r0, #0
 8004af0:	2001      	movlt	r0, #1
 8004af2:	b002      	add	sp, #8
 8004af4:	4770      	bx	lr
	...

08004af8 <nanf>:
 8004af8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004b00 <nanf+0x8>
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	7fc00000 	.word	0x7fc00000

08004b04 <rintf>:
 8004b04:	ee10 2a10 	vmov	r2, s0
 8004b08:	b513      	push	{r0, r1, r4, lr}
 8004b0a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004b0e:	397f      	subs	r1, #127	; 0x7f
 8004b10:	2916      	cmp	r1, #22
 8004b12:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8004b16:	dc47      	bgt.n	8004ba8 <rintf+0xa4>
 8004b18:	b32b      	cbz	r3, 8004b66 <rintf+0x62>
 8004b1a:	2900      	cmp	r1, #0
 8004b1c:	ee10 3a10 	vmov	r3, s0
 8004b20:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8004b24:	da21      	bge.n	8004b6a <rintf+0x66>
 8004b26:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8004b2a:	425b      	negs	r3, r3
 8004b2c:	4921      	ldr	r1, [pc, #132]	; (8004bb4 <rintf+0xb0>)
 8004b2e:	0a5b      	lsrs	r3, r3, #9
 8004b30:	0d12      	lsrs	r2, r2, #20
 8004b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b36:	0512      	lsls	r2, r2, #20
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	edd1 6a00 	vldr	s13, [r1]
 8004b46:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8004b4a:	ed8d 7a01 	vstr	s14, [sp, #4]
 8004b4e:	eddd 7a01 	vldr	s15, [sp, #4]
 8004b52:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004b56:	ee17 3a90 	vmov	r3, s15
 8004b5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b5e:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8004b62:	ee00 3a10 	vmov	s0, r3
 8004b66:	b002      	add	sp, #8
 8004b68:	bd10      	pop	{r4, pc}
 8004b6a:	4a13      	ldr	r2, [pc, #76]	; (8004bb8 <rintf+0xb4>)
 8004b6c:	410a      	asrs	r2, r1
 8004b6e:	4213      	tst	r3, r2
 8004b70:	d0f9      	beq.n	8004b66 <rintf+0x62>
 8004b72:	0854      	lsrs	r4, r2, #1
 8004b74:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8004b78:	d006      	beq.n	8004b88 <rintf+0x84>
 8004b7a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004b7e:	ea23 0304 	bic.w	r3, r3, r4
 8004b82:	fa42 f101 	asr.w	r1, r2, r1
 8004b86:	430b      	orrs	r3, r1
 8004b88:	4a0a      	ldr	r2, [pc, #40]	; (8004bb4 <rintf+0xb0>)
 8004b8a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8004b8e:	ed90 7a00 	vldr	s14, [r0]
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b9a:	edcd 7a01 	vstr	s15, [sp, #4]
 8004b9e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8004ba2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004ba6:	e7de      	b.n	8004b66 <rintf+0x62>
 8004ba8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004bac:	d3db      	bcc.n	8004b66 <rintf+0x62>
 8004bae:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004bb2:	e7d8      	b.n	8004b66 <rintf+0x62>
 8004bb4:	0800572c 	.word	0x0800572c
 8004bb8:	007fffff 	.word	0x007fffff

08004bbc <scalbnf>:
 8004bbc:	ee10 3a10 	vmov	r3, s0
 8004bc0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004bc4:	d025      	beq.n	8004c12 <scalbnf+0x56>
 8004bc6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004bca:	d302      	bcc.n	8004bd2 <scalbnf+0x16>
 8004bcc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004bd0:	4770      	bx	lr
 8004bd2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8004bd6:	d122      	bne.n	8004c1e <scalbnf+0x62>
 8004bd8:	4b2a      	ldr	r3, [pc, #168]	; (8004c84 <scalbnf+0xc8>)
 8004bda:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004c88 <scalbnf+0xcc>
 8004bde:	4298      	cmp	r0, r3
 8004be0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004be4:	db16      	blt.n	8004c14 <scalbnf+0x58>
 8004be6:	ee10 3a10 	vmov	r3, s0
 8004bea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004bee:	3a19      	subs	r2, #25
 8004bf0:	4402      	add	r2, r0
 8004bf2:	2afe      	cmp	r2, #254	; 0xfe
 8004bf4:	dd15      	ble.n	8004c22 <scalbnf+0x66>
 8004bf6:	ee10 3a10 	vmov	r3, s0
 8004bfa:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004c8c <scalbnf+0xd0>
 8004bfe:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004c90 <scalbnf+0xd4>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	eeb0 7a67 	vmov.f32	s14, s15
 8004c08:	bfb8      	it	lt
 8004c0a:	eef0 7a66 	vmovlt.f32	s15, s13
 8004c0e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8004c12:	4770      	bx	lr
 8004c14:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004c94 <scalbnf+0xd8>
 8004c18:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004c1c:	4770      	bx	lr
 8004c1e:	0dd2      	lsrs	r2, r2, #23
 8004c20:	e7e6      	b.n	8004bf0 <scalbnf+0x34>
 8004c22:	2a00      	cmp	r2, #0
 8004c24:	dd06      	ble.n	8004c34 <scalbnf+0x78>
 8004c26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004c2a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004c2e:	ee00 3a10 	vmov	s0, r3
 8004c32:	4770      	bx	lr
 8004c34:	f112 0f16 	cmn.w	r2, #22
 8004c38:	da1a      	bge.n	8004c70 <scalbnf+0xb4>
 8004c3a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004c3e:	4298      	cmp	r0, r3
 8004c40:	ee10 3a10 	vmov	r3, s0
 8004c44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004c48:	dd0a      	ble.n	8004c60 <scalbnf+0xa4>
 8004c4a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8004c8c <scalbnf+0xd0>
 8004c4e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004c90 <scalbnf+0xd4>
 8004c52:	eef0 7a40 	vmov.f32	s15, s0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	bf18      	it	ne
 8004c5a:	eeb0 0a47 	vmovne.f32	s0, s14
 8004c5e:	e7db      	b.n	8004c18 <scalbnf+0x5c>
 8004c60:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004c94 <scalbnf+0xd8>
 8004c64:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004c98 <scalbnf+0xdc>
 8004c68:	eef0 7a40 	vmov.f32	s15, s0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	e7f3      	b.n	8004c58 <scalbnf+0x9c>
 8004c70:	3219      	adds	r2, #25
 8004c72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004c76:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004c7a:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004c9c <scalbnf+0xe0>
 8004c7e:	ee07 3a10 	vmov	s14, r3
 8004c82:	e7c4      	b.n	8004c0e <scalbnf+0x52>
 8004c84:	ffff3cb0 	.word	0xffff3cb0
 8004c88:	4c000000 	.word	0x4c000000
 8004c8c:	7149f2ca 	.word	0x7149f2ca
 8004c90:	f149f2ca 	.word	0xf149f2ca
 8004c94:	0da24260 	.word	0x0da24260
 8004c98:	8da24260 	.word	0x8da24260
 8004c9c:	33000000 	.word	0x33000000

08004ca0 <__errno>:
 8004ca0:	4b01      	ldr	r3, [pc, #4]	; (8004ca8 <__errno+0x8>)
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	20000024 	.word	0x20000024

08004cac <_init>:
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cae:	bf00      	nop
 8004cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb2:	bc08      	pop	{r3}
 8004cb4:	469e      	mov	lr, r3
 8004cb6:	4770      	bx	lr

08004cb8 <_fini>:
 8004cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cba:	bf00      	nop
 8004cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cbe:	bc08      	pop	{r3}
 8004cc0:	469e      	mov	lr, r3
 8004cc2:	4770      	bx	lr
 8004cc4:	0000      	movs	r0, r0
	...

Disassembly of section ccmram:

08004cc8 <graphic_set_pixel_RAM>:
}
/***************************************************************************************/

/*************************************************************************************************/
// Funkcje oparte na rysowaniu pojedynczego piksela
void graphic_set_pixel_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, const T_COLOR *color ) {
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	607b      	str	r3, [r7, #4]
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	817b      	strh	r3, [r7, #10]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	813b      	strh	r3, [r7, #8]
	  if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 8004cda:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	db79      	blt.n	8004dd6 <graphic_set_pixel_RAM+0x10e>
 8004ce2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004ce6:	4a3f      	ldr	r2, [pc, #252]	; (8004de4 <graphic_set_pixel_RAM+0x11c>)
 8004ce8:	8812      	ldrh	r2, [r2, #0]
 8004cea:	4293      	cmp	r3, r2
 8004cec:	da73      	bge.n	8004dd6 <graphic_set_pixel_RAM+0x10e>
 8004cee:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	db6f      	blt.n	8004dd6 <graphic_set_pixel_RAM+0x10e>
 8004cf6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004cfa:	4a3b      	ldr	r2, [pc, #236]	; (8004de8 <graphic_set_pixel_RAM+0x120>)
 8004cfc:	8812      	ldrh	r2, [r2, #0]
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	da69      	bge.n	8004dd6 <graphic_set_pixel_RAM+0x10e>
	    return;
	  if ( *color )
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d031      	beq.n	8004d6e <graphic_set_pixel_RAM+0xa6>
		  buffer[ x + (y/8)*_width ] |=  (1<<(y%8)); // zapal pixel
 8004d0a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d0e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	da00      	bge.n	8004d18 <graphic_set_pixel_RAM+0x50>
 8004d16:	3307      	adds	r3, #7
 8004d18:	10db      	asrs	r3, r3, #3
 8004d1a:	b218      	sxth	r0, r3
 8004d1c:	4601      	mov	r1, r0
 8004d1e:	4b31      	ldr	r3, [pc, #196]	; (8004de4 <graphic_set_pixel_RAM+0x11c>)
 8004d20:	881b      	ldrh	r3, [r3, #0]
 8004d22:	fb03 f301 	mul.w	r3, r3, r1
 8004d26:	4413      	add	r3, r2
 8004d28:	461a      	mov	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	b25a      	sxtb	r2, r3
 8004d34:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d38:	4259      	negs	r1, r3
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	f001 0107 	and.w	r1, r1, #7
 8004d42:	bf58      	it	pl
 8004d44:	424b      	negpl	r3, r1
 8004d46:	b21b      	sxth	r3, r3
 8004d48:	4619      	mov	r1, r3
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	408b      	lsls	r3, r1
 8004d4e:	b25b      	sxtb	r3, r3
 8004d50:	4313      	orrs	r3, r2
 8004d52:	b259      	sxtb	r1, r3
 8004d54:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d58:	4b22      	ldr	r3, [pc, #136]	; (8004de4 <graphic_set_pixel_RAM+0x11c>)
 8004d5a:	881b      	ldrh	r3, [r3, #0]
 8004d5c:	fb03 f300 	mul.w	r3, r3, r0
 8004d60:	4413      	add	r3, r2
 8004d62:	461a      	mov	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	4413      	add	r3, r2
 8004d68:	b2ca      	uxtb	r2, r1
 8004d6a:	701a      	strb	r2, [r3, #0]
 8004d6c:	e034      	b.n	8004dd8 <graphic_set_pixel_RAM+0x110>
	  else
		  buffer[ x + (y/8)*_width ] &= ~(1<<(y%8)); // zga pixel
 8004d6e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d72:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	da00      	bge.n	8004d7c <graphic_set_pixel_RAM+0xb4>
 8004d7a:	3307      	adds	r3, #7
 8004d7c:	10db      	asrs	r3, r3, #3
 8004d7e:	b218      	sxth	r0, r3
 8004d80:	4601      	mov	r1, r0
 8004d82:	4b18      	ldr	r3, [pc, #96]	; (8004de4 <graphic_set_pixel_RAM+0x11c>)
 8004d84:	881b      	ldrh	r3, [r3, #0]
 8004d86:	fb03 f301 	mul.w	r3, r3, r1
 8004d8a:	4413      	add	r3, r2
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4413      	add	r3, r2
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	b25a      	sxtb	r2, r3
 8004d98:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d9c:	4259      	negs	r1, r3
 8004d9e:	f003 0307 	and.w	r3, r3, #7
 8004da2:	f001 0107 	and.w	r1, r1, #7
 8004da6:	bf58      	it	pl
 8004da8:	424b      	negpl	r3, r1
 8004daa:	b21b      	sxth	r3, r3
 8004dac:	4619      	mov	r1, r3
 8004dae:	2301      	movs	r3, #1
 8004db0:	408b      	lsls	r3, r1
 8004db2:	b25b      	sxtb	r3, r3
 8004db4:	43db      	mvns	r3, r3
 8004db6:	b25b      	sxtb	r3, r3
 8004db8:	4013      	ands	r3, r2
 8004dba:	b259      	sxtb	r1, r3
 8004dbc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004dc0:	4b08      	ldr	r3, [pc, #32]	; (8004de4 <graphic_set_pixel_RAM+0x11c>)
 8004dc2:	881b      	ldrh	r3, [r3, #0]
 8004dc4:	fb03 f300 	mul.w	r3, r3, r0
 8004dc8:	4413      	add	r3, r2
 8004dca:	461a      	mov	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	b2ca      	uxtb	r2, r1
 8004dd2:	701a      	strb	r2, [r3, #0]
 8004dd4:	e000      	b.n	8004dd8 <graphic_set_pixel_RAM+0x110>
	    return;
 8004dd6:	bf00      	nop
}
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	20000018 	.word	0x20000018
 8004de8:	2000001a 	.word	0x2000001a

08004dec <TIM1_UP_TIM16_IRQHandler>:
INTERRUPT CCMRAM void TIM1_UP_TIM16_IRQHandler(void) {	// Timer2 Interrupt Handler
 8004dec:	4668      	mov	r0, sp
 8004dee:	f020 0107 	bic.w	r1, r0, #7
 8004df2:	468d      	mov	sp, r1
 8004df4:	b589      	push	{r0, r3, r7, lr}
 8004df6:	af00      	add	r7, sp, #0
	if ( TIM16->SR & TIM_SR_UIF ) {
 8004df8:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01a      	beq.n	8004e3a <TIM1_UP_TIM16_IRQHandler+0x4e>
		TIM16->SR &= ~TIM_SR_UIF;						// Update interrupt Flag
 8004e04:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	4a0e      	ldr	r2, [pc, #56]	; (8004e44 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	6113      	str	r3, [r2, #16]
		if (refreshScreen == 0) return;
 8004e10:	4b0d      	ldr	r3, [pc, #52]	; (8004e48 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00e      	beq.n	8004e38 <TIM1_UP_TIM16_IRQHandler+0x4c>
		ActualDMABuffer = TextBuffer;
 8004e1a:	4b0c      	ldr	r3, [pc, #48]	; (8004e4c <TIM1_UP_TIM16_IRQHandler+0x60>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a0c      	ldr	r2, [pc, #48]	; (8004e50 <TIM1_UP_TIM16_IRQHandler+0x64>)
 8004e20:	6013      	str	r3, [r2, #0]
		sw_ssd1306_display();
 8004e22:	f7fe fb07 	bl	8003434 <sw_ssd1306_display>
		refreshScreen = 0;
 8004e26:	4b08      	ldr	r3, [pc, #32]	; (8004e48 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	701a      	strb	r2, [r3, #0]
		gpio_pin_XOR( DEBUG_PORT1, DEBUG_PIN1 );
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e32:	f7fe fa2e 	bl	8003292 <gpio_pin_XOR>
 8004e36:	e000      	b.n	8004e3a <TIM1_UP_TIM16_IRQHandler+0x4e>
		if (refreshScreen == 0) return;
 8004e38:	bf00      	nop
}
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
 8004e40:	4685      	mov	sp, r0
 8004e42:	4770      	bx	lr
 8004e44:	40014400 	.word	0x40014400
 8004e48:	20000528 	.word	0x20000528
 8004e4c:	20000010 	.word	0x20000010
 8004e50:	2000052c 	.word	0x2000052c
