{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628289272359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628289272360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 15:34:30 2021 " "Processing started: Fri Aug 06 15:34:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628289272360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628289272360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628289272360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628289272942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289272985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289272985 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272987 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272987 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272988 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272988 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272988 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272988 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289272989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289272989 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272990 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 merge8to16 _r.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"merge8to16 _r.v\", line 13" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272991 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272991 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289272992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289272992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.v 1 1 " "Found 1 design units, including 1 entities, in source file regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289272994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289272994 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge8to16.v(12) " "Verilog HDL macro warning at merge8to16.v(12): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge8to16.v(14) " "Verilog HDL macro warning at merge8to16.v(14): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge8to16.v(15) " "Verilog HDL macro warning at merge8to16.v(15): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 merge8to16 _r.v 16 merge8to16.v(16) " "Verilog HDL macro warning at merge8to16.v(16): overriding existing definition for macro \"a5\", which was defined in \"merge8to16 _r.v\", line 16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 merge8to16 _r.v 17 merge8to16.v(17) " "Verilog HDL macro warning at merge8to16.v(17): overriding existing definition for macro \"a6\", which was defined in \"merge8to16 _r.v\", line 17" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 merge8to16 _r.v 18 merge8to16.v(18) " "Verilog HDL macro warning at merge8to16.v(18): overriding existing definition for macro \"a7\", which was defined in \"merge8to16 _r.v\", line 18" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 merge8to16 _r.v 19 merge8to16.v(19) " "Verilog HDL macro warning at merge8to16.v(19): overriding existing definition for macro \"a8\", which was defined in \"merge8to16 _r.v\", line 19" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge8to16.v(21) " "Verilog HDL macro warning at merge8to16.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge8to16.v(22) " "Verilog HDL macro warning at merge8to16.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge8to16.v(23) " "Verilog HDL macro warning at merge8to16.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge8to16.v(24) " "Verilog HDL macro warning at merge8to16.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 merge8to16 _r.v 25 merge8to16.v(25) " "Verilog HDL macro warning at merge8to16.v(25): overriding existing definition for macro \"b5\", which was defined in \"merge8to16 _r.v\", line 25" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 merge8to16 _r.v 26 merge8to16.v(26) " "Verilog HDL macro warning at merge8to16.v(26): overriding existing definition for macro \"b6\", which was defined in \"merge8to16 _r.v\", line 26" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 merge8to16 _r.v 27 merge8to16.v(27) " "Verilog HDL macro warning at merge8to16.v(27): overriding existing definition for macro \"b7\", which was defined in \"merge8to16 _r.v\", line 27" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 merge8to16 _r.v 28 merge8to16.v(28) " "Verilog HDL macro warning at merge8to16.v(28): overriding existing definition for macro \"b8\", which was defined in \"merge8to16 _r.v\", line 28" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289272998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289272998 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289272999 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628289273000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289273001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289273001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289273004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289273004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge.v 1 1 " "Found 1 design units, including 1 entities, in source file merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628289273005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628289273005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "merge " "Elaborating entity \"merge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628289273038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8_r merge4to8_r:_4to8 " "Elaborating entity \"merge4to8_r\" for hierarchy \"merge4to8_r:_4to8\"" {  } { { "merge.v" "_4to8" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8 _r.v(92) " "Verilog HDL or VHDL warning at merge4to8 _r.v(92): object \"c1\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273058 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8 _r.v(93) " "Verilog HDL or VHDL warning at merge4to8 _r.v(93): object \"c2\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273058 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8 _r.v(94) " "Verilog HDL or VHDL warning at merge4to8 _r.v(94): object \"c3\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8 _r.v(95) " "Verilog HDL or VHDL warning at merge4to8 _r.v(95): object \"c4\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8 _r.v(96) " "Verilog HDL or VHDL warning at merge4to8 _r.v(96): object \"c5\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8 _r.v(97) " "Verilog HDL or VHDL warning at merge4to8 _r.v(97): object \"c6\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8 _r.v(98) " "Verilog HDL or VHDL warning at merge4to8 _r.v(98): object \"c7\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8 _r.v(99) " "Verilog HDL or VHDL warning at merge4to8 _r.v(99): object \"c8\" assigned a value but never read" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273059 "|merge|merge4to8_r:_4to8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge4to8_r:_4to8\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge4to8_r:_4to8\|regLoad:register\"" {  } { { "merge4to8 _r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge2to4 merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0 " "Elaborating entity \"merge2to4\" for hierarchy \"merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0\"" {  } { { "merge4to8 _r.v" "oddEvenMerge\[0\].merge2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0\|comparator:oddEvenMerge\[0\].comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"merge4to8_r:_4to8\|merge2to4:oddEvenMerge\[0\].merge2to4_0\|comparator:oddEvenMerge\[0\].comparator_0\"" {  } { { "merge2to4.v" "oddEvenMerge\[0\].comparator_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge8to16_r merge8to16_r:_8to16 " "Elaborating entity \"merge8to16_r\" for hierarchy \"merge8to16_r:_8to16\"" {  } { { "merge.v" "_8to16" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge8to16 _r.v(110) " "Verilog HDL or VHDL warning at merge8to16 _r.v(110): object \"c1\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273106 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge8to16 _r.v(111) " "Verilog HDL or VHDL warning at merge8to16 _r.v(111): object \"c2\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273106 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge8to16 _r.v(112) " "Verilog HDL or VHDL warning at merge8to16 _r.v(112): object \"c3\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273106 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge8to16 _r.v(113) " "Verilog HDL or VHDL warning at merge8to16 _r.v(113): object \"c4\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273106 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge8to16 _r.v(114) " "Verilog HDL or VHDL warning at merge8to16 _r.v(114): object \"c5\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273106 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge8to16 _r.v(115) " "Verilog HDL or VHDL warning at merge8to16 _r.v(115): object \"c6\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge8to16 _r.v(116) " "Verilog HDL or VHDL warning at merge8to16 _r.v(116): object \"c7\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge8to16 _r.v(117) " "Verilog HDL or VHDL warning at merge8to16 _r.v(117): object \"c8\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 merge8to16 _r.v(119) " "Verilog HDL or VHDL warning at merge8to16 _r.v(119): object \"c9\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 merge8to16 _r.v(120) " "Verilog HDL or VHDL warning at merge8to16 _r.v(120): object \"c10\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 merge8to16 _r.v(121) " "Verilog HDL or VHDL warning at merge8to16 _r.v(121): object \"c11\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 merge8to16 _r.v(122) " "Verilog HDL or VHDL warning at merge8to16 _r.v(122): object \"c12\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273107 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 merge8to16 _r.v(123) " "Verilog HDL or VHDL warning at merge8to16 _r.v(123): object \"c13\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273108 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 merge8to16 _r.v(124) " "Verilog HDL or VHDL warning at merge8to16 _r.v(124): object \"c14\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273108 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 merge8to16 _r.v(125) " "Verilog HDL or VHDL warning at merge8to16 _r.v(125): object \"c15\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273108 "|merge|merge8to16_r:_8to16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 merge8to16 _r.v(126) " "Verilog HDL or VHDL warning at merge8to16 _r.v(126): object \"c16\" assigned a value but never read" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273108 "|merge|merge8to16_r:_8to16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge8to16_r:_8to16\|regLoad:register " "Elaborating entity \"regLoad\" for hierarchy \"merge8to16_r:_8to16\|regLoad:register\"" {  } { { "merge8to16 _r.v" "register" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8 merge8to16_r:_8to16\|merge4to8:oddEvenMerge\[0\].merge4to8_0 " "Elaborating entity \"merge4to8\" for hierarchy \"merge8to16_r:_8to16\|merge4to8:oddEvenMerge\[0\].merge4to8_0\"" {  } { { "merge8to16 _r.v" "oddEvenMerge\[0\].merge4to8_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628289273133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8.v(77) " "Verilog HDL or VHDL warning at merge4to8.v(77): object \"c1\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8.v(78) " "Verilog HDL or VHDL warning at merge4to8.v(78): object \"c2\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8.v(79) " "Verilog HDL or VHDL warning at merge4to8.v(79): object \"c3\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8.v(80) " "Verilog HDL or VHDL warning at merge4to8.v(80): object \"c4\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8.v(81) " "Verilog HDL or VHDL warning at merge4to8.v(81): object \"c5\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8.v(82) " "Verilog HDL or VHDL warning at merge4to8.v(82): object \"c6\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8.v(83) " "Verilog HDL or VHDL warning at merge4to8.v(83): object \"c7\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8.v(84) " "Verilog HDL or VHDL warning at merge4to8.v(84): object \"c8\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628289273134 "|merge|merge8to16_r:_8to16|merge4to8:oddEvenMerge[0].merge4to8_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1628289273320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628289273397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 15:34:33 2021 " "Processing ended: Fri Aug 06 15:34:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628289273397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628289273397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628289273397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628289273397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628289276734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628289276735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 15:34:34 2021 " "Processing started: Fri Aug 06 15:34:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628289276735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628289276735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mergeTest -c mergeTest --netlist_type=sgate " "Command: quartus_rpp mergeTest -c mergeTest --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628289276735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4421 " "Peak virtual memory: 4421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628289277128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 15:34:37 2021 " "Processing ended: Fri Aug 06 15:34:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628289277128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628289277128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628289277128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1628289277128 ""}
