$date
	Fri Aug 22 00:38:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_8bit $end
$var wire 8 ! pc [7:0] $end
$var reg 1 " clk $end
$var reg 1 # jump $end
$var reg 8 $ jump_addr [7:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # jump $end
$var wire 8 & jump_addr [7:0] $end
$var wire 1 % reset $end
$var reg 8 ' pc [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
0%
#15000
b1 !
b1 '
1"
#20000
0"
#25000
b10 !
b10 '
1"
#30000
0"
#35000
b11 !
b11 '
1"
#40000
0"
#45000
b100 !
b100 '
1"
#50000
0"
#55000
b101 !
b101 '
1"
#60000
0"
#65000
b110 !
b110 '
1"
#70000
0"
#75000
b111 !
b111 '
1"
#80000
0"
#85000
b1000 !
b1000 '
1"
#90000
0"
#95000
b1001 !
b1001 '
1"
#100000
0"
#105000
b10100101 !
b10100101 '
b10100101 $
b10100101 &
1#
1"
#110000
0"
#115000
b10100110 !
b10100110 '
0#
1"
#120000
0"
#125000
b10100111 !
b10100111 '
1"
#130000
0"
#135000
b10101000 !
b10101000 '
1"
#140000
0"
#145000
b10101001 !
b10101001 '
1"
#150000
0"
#155000
b10101010 !
b10101010 '
1"
#160000
0"
#165000
b0 !
b0 '
1%
1"
#170000
0"
#175000
b1 !
b1 '
0%
1"
#180000
0"
#185000
b10 !
b10 '
1"
#190000
0"
#195000
b11 !
b11 '
1"
#200000
0"
#205000
b100 !
b100 '
1"
#210000
0"
#215000
b101 !
b101 '
1"
#220000
0"
#225000
b110 !
b110 '
1"
