* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 27 2022 01:00:11

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  89
    LUTs:                 133
    RAMs:                 0
    IOBs:                 17
    GBs:                  4
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 141/1280
        Combinational Logic Cells: 52       out of   1280      4.0625%
        Sequential Logic Cells:    89       out of   1280      6.95313%
        Logic Tiles:               27       out of   160       16.875%
    Registers: 
        Logic Registers:           89       out of   1280      6.95313%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   72        4.16667%
        Output Pins:               14       out of   72        19.4444%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                4        out of   8         50%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 6        out of   18        33.3333%
    Bank 1: 2        out of   19        10.5263%
    Bank 0: 9        out of   19        47.3684%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk         
    51          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_2    
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    1           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_F  
    2           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_G  
    3           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_A  
    4           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_B  
    8           Output     SB_LVCMOS    No       3        Simple Output  o_Segment2_F  
    90          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_E  
    91          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_D  
    93          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_C  
    94          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_E  
    95          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_D  
    96          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_G  
    97          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_C  
    99          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_B  
    100         Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_A  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name       
    -------------  -------  ---------  ------  -----------       
    1              3        IO         89      i_Clk_c_g         
    6              3                   18      du1.r_Count7_i_g  
    4              0                   18      du2.r_Count7_i_g  
    2              1                   25      N_119_g           


Router Summary:
---------------
    Status:  Successful
    Runtime: 3 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      944 out of  28666      3.2931%
                          Span 4       60 out of   6944      0.864055%
                         Span 12        4 out of   1440      0.277778%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       13 out of   1120      1.16071%

