{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627155920974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627155920976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 24 16:45:20 2021 " "Processing started: Sat Jul 24 16:45:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627155920976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627155920976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Extensor_bitsB -c Extensor_bitsB " "Command: quartus_map --read_settings_files=on --write_settings_files=off Extensor_bitsB -c Extensor_bitsB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627155920976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627155921228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627155921228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extensor_bitsB.v 1 1 " "Found 1 design units, including 1 entities, in source file Extensor_bitsB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_bitsB " "Found entity 1: Extensor_bitsB" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627155934195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627155934195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Extensor_bitsB " "Elaborating entity \"Extensor_bitsB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627155934257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[17\] GND " "Pin \"dadoExtendido\[17\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[18\] GND " "Pin \"dadoExtendido\[18\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[19\] GND " "Pin \"dadoExtendido\[19\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[20\] GND " "Pin \"dadoExtendido\[20\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[21\] GND " "Pin \"dadoExtendido\[21\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[22\] GND " "Pin \"dadoExtendido\[22\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[23\] GND " "Pin \"dadoExtendido\[23\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[24\] GND " "Pin \"dadoExtendido\[24\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dadoExtendido\[25\] GND " "Pin \"dadoExtendido\[25\]\" is stuck at GND" {  } { { "Extensor_bitsB.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Extensor_bits1/Extensor_bitsB.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627155934797 "|Extensor_bitsB|dadoExtendido[25]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627155934797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627155934918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627155934918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627155934961 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627155934961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627155934961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627155934970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 24 16:45:34 2021 " "Processing ended: Sat Jul 24 16:45:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627155934970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627155934970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627155934970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627155934970 ""}
