

================================================================
== Vivado HLS Report for 'ListDelete'
================================================================
* Date:           Sat Jun  4 16:23:34 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!or_cond & tmp_69)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)" [Sobel_SkLines/src/SeekPoint.cpp:115]   --->   Operation 4 'read' 'length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i)" [Sobel_SkLines/src/SeekPoint.cpp:115]   --->   Operation 5 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.99ns)   --->   "%tmp = icmp slt i32 %i_read, 1" [Sobel_SkLines/src/SeekPoint.cpp:116]   --->   Operation 6 'icmp' 'tmp' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.99ns)   --->   "%tmp_s = icmp sgt i32 %i_read, %length_read" [Sobel_SkLines/src/SeekPoint.cpp:116]   --->   Operation 7 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp, %tmp_s" [Sobel_SkLines/src/SeekPoint.cpp:116]   --->   Operation 8 'or' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit, label %.preheader.preheader" [Sobel_SkLines/src/SeekPoint.cpp:116]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %.preheader" [Sobel_SkLines/src/SeekPoint.cpp:118]   --->   Operation 10 'br' <Predicate = (!or_cond)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j = phi i32 [ %j_7, %1 ], [ %i_read, %.preheader.preheader ]"   --->   Operation 11 'phi' 'j' <Predicate = (!or_cond)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.99ns)   --->   "%tmp_69 = icmp slt i32 %j, %length_read" [Sobel_SkLines/src/SeekPoint.cpp:118]   --->   Operation 12 'icmp' 'tmp_69' <Predicate = (!or_cond)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %1, label %.loopexit.loopexit" [Sobel_SkLines/src/SeekPoint.cpp:118]   --->   Operation 13 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_70 = sext i32 %j to i64" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 14 'sext' 'tmp_70' <Predicate = (!or_cond & tmp_69)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_70" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 15 'getelementptr' 'Data_addr' <Predicate = (!or_cond & tmp_69)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.23ns)   --->   "%Data_load = load i32* %Data_addr, align 4" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 16 'load' 'Data_load' <Predicate = (!or_cond & tmp_69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 17 'br' <Predicate = (!or_cond & !tmp_69)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 18 'ret' <Predicate = (!tmp_69) | (or_cond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 19 [1/2] (1.23ns)   --->   "%Data_load = load i32* %Data_addr, align 4" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 19 'load' 'Data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_3 : Operation 20 [1/1] (1.01ns)   --->   "%tmp_71 = add nsw i32 %j, -1" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 20 'add' 'tmp_71' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_72 = sext i32 %tmp_71 to i64" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 21 'sext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%Data_addr_3 = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_72" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 22 'getelementptr' 'Data_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.23ns)   --->   "store i32 %Data_load, i32* %Data_addr_3, align 4" [Sobel_SkLines/src/SeekPoint.cpp:119]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_3 : Operation 24 [1/1] (1.01ns)   --->   "%j_7 = add nsw i32 %j, 1" [Sobel_SkLines/src/SeekPoint.cpp:118]   --->   Operation 24 'add' 'j_7' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %.preheader" [Sobel_SkLines/src/SeekPoint.cpp:118]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_read (read         ) [ 0011]
i_read      (read         ) [ 0111]
tmp         (icmp         ) [ 0000]
tmp_s       (icmp         ) [ 0000]
or_cond     (or           ) [ 0111]
StgValue_9  (br           ) [ 0000]
StgValue_10 (br           ) [ 0111]
j           (phi          ) [ 0011]
tmp_69      (icmp         ) [ 0011]
StgValue_13 (br           ) [ 0000]
tmp_70      (sext         ) [ 0000]
Data_addr   (getelementptr) [ 0001]
StgValue_17 (br           ) [ 0000]
StgValue_18 (ret          ) [ 0000]
Data_load   (load         ) [ 0000]
tmp_71      (add          ) [ 0000]
tmp_72      (sext         ) [ 0000]
Data_addr_3 (getelementptr) [ 0000]
StgValue_23 (store        ) [ 0000]
j_7         (add          ) [ 0111]
StgValue_25 (br           ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="length_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="i_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="Data_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="32" slack="0"/>
<pin id="30" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="13" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="0"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Data_load/2 StgValue_23/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="Data_addr_3_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="0"/>
<pin id="43" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr_3/3 "/>
</bind>
</comp>

<comp id="48" class="1005" name="j_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="1"/>
<pin id="50" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="51" class="1004" name="j_phi_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="32" slack="1"/>
<pin id="55" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="or_cond_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_69_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_70_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_71_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_72_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_7_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="length_read_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_read_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="113" class="1005" name="or_cond_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="120" class="1005" name="Data_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="1"/>
<pin id="122" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Data_addr "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_7_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="10" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="46"><net_src comp="33" pin="3"/><net_sink comp="33" pin=1"/></net>

<net id="47"><net_src comp="39" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="57"><net_src comp="51" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="62"><net_src comp="20" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="14" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="58" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="51" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="51" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="90"><net_src comp="48" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="101"><net_src comp="48" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="14" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="111"><net_src comp="20" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="116"><net_src comp="70" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="26" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="128"><net_src comp="97" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Data | {3 }
 - Input state : 
	Port: ListDelete : Data | {2 3 }
	Port: ListDelete : i | {1 }
	Port: ListDelete : length_r | {1 }
  - Chain level:
	State 1
		or_cond : 1
		StgValue_9 : 1
	State 2
		tmp_69 : 1
		StgValue_13 : 2
		tmp_70 : 1
		Data_addr : 2
		Data_load : 3
	State 3
		tmp_72 : 1
		Data_addr_3 : 2
		StgValue_23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |      tmp_71_fu_86      |    0    |    39   |
|          |        j_7_fu_97       |    0    |    39   |
|----------|------------------------|---------|---------|
|          |        tmp_fu_58       |    0    |    20   |
|   icmp   |       tmp_s_fu_64      |    0    |    20   |
|          |      tmp_69_fu_76      |    0    |    20   |
|----------|------------------------|---------|---------|
|    or    |      or_cond_fu_70     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | length_read_read_fu_14 |    0    |    0    |
|          |    i_read_read_fu_20   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |      tmp_70_fu_81      |    0    |    0    |
|          |      tmp_72_fu_92      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   140   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| Data_addr_reg_120 |   13   |
|   i_read_reg_108  |   32   |
|    j_7_reg_125    |   32   |
|      j_reg_48     |   32   |
|length_read_reg_103|   32   |
|  or_cond_reg_113  |    1   |
+-------------------+--------+
|       Total       |   142  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   3  |  13  |   39   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   39   || 0.67475 ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   15   |
|  Register |    -   |   142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   142  |   155  |
+-----------+--------+--------+--------+
