Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 23:09:11 Fri May 01 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 23:09:11 Fri May 01 2020  | top -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 23:09:17 Fri May 01 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 23:09:17 Fri May 01 2020  | Report Synthesis Utilization of Static                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:06s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 23:09:17 Fri May 01 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 23:09:17 Fri May 01 2020  | count -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 23:09:23 Fri May 01 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 23:09:24 Fri May 01 2020  | Report Synthesis Utilization of count_up                                              |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:08s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 23:09:25 Fri May 01 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 23:09:25 Fri May 01 2020  | count -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 23:09:30 Fri May 01 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 23:09:32 Fri May 01 2020  | Report Synthesis Utilization of count_down                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:07s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 23:09:33 Fri May 01 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 23:09:33 Fri May 01 2020  | shift -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 23:09:38 Fri May 01 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 23:09:40 Fri May 01 2020  | Report Synthesis Utilization of shift_right                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:07s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 23:09:40 Fri May 01 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 23:09:40 Fri May 01 2020  | shift -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 23:09:46 Fri May 01 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 23:09:48 Fri May 01 2020  | Report Synthesis Utilization of shift_left                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:08s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

#HD: Running implementation Config_shift_right_count_up_implement
Writing results to: ./Implement/Config_shift_right_count_up_implement
Writing reports to: ./Implement/Config_shift_right_count_up_implement/reports

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| link_design         | 00h:00m:01s   | 23:09:48 Fri May 01 2020  | link_design -mode default -reconfig_partitions {inst_shift inst_count} -part xczu2eg-sfva625-1-e -top top |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 23:09:49 Fri May 01 2020  | Post link_design checkpoint                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| opt_design          | 00h:00m:04s   | 23:09:50 Fri May 01 2020  | opt_design                                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:09:54 Fri May 01 2020  | Post-opt_design checkpoint                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| place_design        | 00h:00m:04s   | 23:09:54 Fri May 01 2020  | place_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:09:58 Fri May 01 2020  | Post-place_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:00s   | 23:09:58 Fri May 01 2020  | phys_opt_design                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:09:58 Fri May 01 2020  | Post-phys_opt_design checkpoint                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| route_design        | 00h:00m:37s   | 23:09:58 Fri May 01 2020  | route_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:35 Fri May 01 2020  | Post-route_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 23:10:35 Fri May 01 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 23:10:35 Fri May 01 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 23:10:35 Fri May 01 2020  | Timing Summary                                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Setup:
	| WNS=18.579 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Hold:
	| WHS=0.043 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=66 |


Total time:		00h:00m:48s


| report_drc          | 00h:00m:03s   | 23:10:36 Fri May 01 2020  | bitstream_checks                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

#HD: Running implementation Config_shift_right_count_up_implement

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 23:10:39 Fri May 01 2020  | Write cell checkpoint for inst_shift                                                  |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| update_design       | 00h:00m:00s   | 23:10:40 Fri May 01 2020  | Carve out (blackbox) inst_shift                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:40 Fri May 01 2020  | Write cell checkpoint for inst_count                                                  |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 23:10:40 Fri May 01 2020  | Carve out (blackbox) inst_count                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| lock_design         | 00h:00m:00s   | 23:10:41 Fri May 01 2020  | Lock placement and routing of top                                                     |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:41 Fri May 01 2020  | Write out locked Static checkpoint                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:02s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

#HD: Running implementation Config_shift_left_count_down_import
Writing results to: ./Implement/Config_shift_left_count_down_import
Writing reports to: ./Implement/Config_shift_left_count_down_import/reports

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 23:10:41 Fri May 01 2020  | link_design -mode default -reconfig_partitions {inst_shift inst_count} -part xczu2eg-sfva625-1-e -top top |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:43 Fri May 01 2020  | Post link_design checkpoint                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| opt_design          | 00h:00m:04s   | 23:10:43 Fri May 01 2020  | opt_design                                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:47 Fri May 01 2020  | Post-opt_design checkpoint                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| place_design        | 00h:00m:05s   | 23:10:47 Fri May 01 2020  | place_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:10:52 Fri May 01 2020  | Post-place_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:00s   | 23:10:52 Fri May 01 2020  | phys_opt_design                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 23:10:52 Fri May 01 2020  | Post-phys_opt_design checkpoint                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| route_design        | 00h:00m:36s   | 23:10:53 Fri May 01 2020  | route_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:11:29 Fri May 01 2020  | Post-route_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 23:11:29 Fri May 01 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 23:11:30 Fri May 01 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_timing       | 00h:00m:00s   | 23:11:30 Fri May 01 2020  | Timing Summary                                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Setup:
	| WNS=18.542 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Hold:
	| WHS=0.043 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=80 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=66 |


Total time:		00h:00m:49s


| report_drc          | 00h:00m:04s   | 23:11:30 Fri May 01 2020  | bitstream_checks                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

#HD: Running implementation Config_shift_left_count_down_import

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:11:34 Fri May 01 2020  | Write cell checkpoint for inst_shift                                                  |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 23:11:34 Fri May 01 2020  | Write cell checkpoint for inst_count                                                  |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:00s



| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| pr_verify           | 00h:00m:07s   | 23:11:35 Fri May 01 2020  | 2 Configurations                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:41s   | 23:11:42 Fri May 01 2020  | Config_shift_left_count_down_import                                                   |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:42s   | 23:12:23 Fri May 01 2020  | Config_shift_right_count_up_implement                                                 |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
