$date
	Fri Jan 02 23:29:15 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sized_numbers_test_tb $end
$scope module mut $end
$var reg 64 ! a [63:0] $end
$var reg 64 " b [63:0] $end
$var reg 64 # c [63:0] $end
$var reg 6 $ d [5:0] $end
$var reg 64 % e [63:0] $end
$var reg 64 & f [63:0] $end
$var reg 64 ' g [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
bxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz11101111 &
bx0000000000001010xxxx101111000001 %
b100101 $
b1000101 #
bx0000000000000000000000000000000000000000000000000000011101111 "
bx00000000000000001010101111000001 !
$end
