EINVAL,VAR_0
PHY_INTERFACE_MODE_GMII,VAR_1
PHY_INTERFACE_MODE_MII,VAR_2
PHY_INTERFACE_MODE_SGMII,VAR_3
SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_GMII_MII,VAR_4
SYSMGR_EMACGRP_CTRL_PHYSEL_MASK,VAR_5
SYSMGR_EMACGRP_CTRL_PTP_REF_CLK_MASK,VAR_6
SYSMGR_FPGAGRP_MODULE_EMAC,VAR_7
SYSMGR_FPGAGRP_MODULE_REG,VAR_8
dev_err,FUNC_0
regmap_read,FUNC_1
regmap_write,FUNC_2
reset_control_assert,FUNC_3
reset_control_deassert,FUNC_4
socfpga_get_plat_phymode,FUNC_5
socfpga_set_phy_mode_common,FUNC_6
tse_pcs_init,FUNC_7
socfpga_gen5_set_phy_mode,FUNC_8
dwmac,VAR_9
sys_mgr_base_addr,VAR_10
phymode,VAR_11
reg_offset,VAR_12
reg_shift,VAR_13
ctrl,VAR_14
val,VAR_15
module,VAR_16
