
ControlFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abd8  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800adb0  0800adb0  0001adb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b010  0800b010  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b010  0800b010  0001b010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b018  0800b018  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b018  0800b018  0001b018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b01c  0800b01c  0001b01c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0800b020  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003568  2000009c  0800b0bc  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003604  0800b0bc  00023604  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dabe  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a09  00000000  00000000  0003db8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001830  00000000  00000000  00041598  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001668  00000000  00000000  00042dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022668  00000000  00000000  00044430  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015738  00000000  00000000  00066a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ddd13  00000000  00000000  0007c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00159ee3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067f4  00000000  00000000  00159f60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000009c 	.word	0x2000009c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800ad98 	.word	0x0800ad98

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000a0 	.word	0x200000a0
 8000214:	0800ad98 	.word	0x0800ad98

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b972 	b.w	8000d50 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9e08      	ldr	r6, [sp, #32]
 8000a8a:	4604      	mov	r4, r0
 8000a8c:	4688      	mov	r8, r1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d14b      	bne.n	8000b2a <__udivmoddi4+0xa6>
 8000a92:	428a      	cmp	r2, r1
 8000a94:	4615      	mov	r5, r2
 8000a96:	d967      	bls.n	8000b68 <__udivmoddi4+0xe4>
 8000a98:	fab2 f282 	clz	r2, r2
 8000a9c:	b14a      	cbz	r2, 8000ab2 <__udivmoddi4+0x2e>
 8000a9e:	f1c2 0720 	rsb	r7, r2, #32
 8000aa2:	fa01 f302 	lsl.w	r3, r1, r2
 8000aa6:	fa20 f707 	lsr.w	r7, r0, r7
 8000aaa:	4095      	lsls	r5, r2
 8000aac:	ea47 0803 	orr.w	r8, r7, r3
 8000ab0:	4094      	lsls	r4, r2
 8000ab2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ab6:	0c23      	lsrs	r3, r4, #16
 8000ab8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000abc:	fa1f fc85 	uxth.w	ip, r5
 8000ac0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ac4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac8:	fb07 f10c 	mul.w	r1, r7, ip
 8000acc:	4299      	cmp	r1, r3
 8000ace:	d909      	bls.n	8000ae4 <__udivmoddi4+0x60>
 8000ad0:	18eb      	adds	r3, r5, r3
 8000ad2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ad6:	f080 811b 	bcs.w	8000d10 <__udivmoddi4+0x28c>
 8000ada:	4299      	cmp	r1, r3
 8000adc:	f240 8118 	bls.w	8000d10 <__udivmoddi4+0x28c>
 8000ae0:	3f02      	subs	r7, #2
 8000ae2:	442b      	add	r3, r5
 8000ae4:	1a5b      	subs	r3, r3, r1
 8000ae6:	b2a4      	uxth	r4, r4
 8000ae8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000aec:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000af4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af8:	45a4      	cmp	ip, r4
 8000afa:	d909      	bls.n	8000b10 <__udivmoddi4+0x8c>
 8000afc:	192c      	adds	r4, r5, r4
 8000afe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b02:	f080 8107 	bcs.w	8000d14 <__udivmoddi4+0x290>
 8000b06:	45a4      	cmp	ip, r4
 8000b08:	f240 8104 	bls.w	8000d14 <__udivmoddi4+0x290>
 8000b0c:	3802      	subs	r0, #2
 8000b0e:	442c      	add	r4, r5
 8000b10:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b14:	eba4 040c 	sub.w	r4, r4, ip
 8000b18:	2700      	movs	r7, #0
 8000b1a:	b11e      	cbz	r6, 8000b24 <__udivmoddi4+0xa0>
 8000b1c:	40d4      	lsrs	r4, r2
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e9c6 4300 	strd	r4, r3, [r6]
 8000b24:	4639      	mov	r1, r7
 8000b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2a:	428b      	cmp	r3, r1
 8000b2c:	d909      	bls.n	8000b42 <__udivmoddi4+0xbe>
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	f000 80eb 	beq.w	8000d0a <__udivmoddi4+0x286>
 8000b34:	2700      	movs	r7, #0
 8000b36:	e9c6 0100 	strd	r0, r1, [r6]
 8000b3a:	4638      	mov	r0, r7
 8000b3c:	4639      	mov	r1, r7
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	fab3 f783 	clz	r7, r3
 8000b46:	2f00      	cmp	r7, #0
 8000b48:	d147      	bne.n	8000bda <__udivmoddi4+0x156>
 8000b4a:	428b      	cmp	r3, r1
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xd0>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 80fa 	bhi.w	8000d48 <__udivmoddi4+0x2c4>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb61 0303 	sbc.w	r3, r1, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4698      	mov	r8, r3
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d0e0      	beq.n	8000b24 <__udivmoddi4+0xa0>
 8000b62:	e9c6 4800 	strd	r4, r8, [r6]
 8000b66:	e7dd      	b.n	8000b24 <__udivmoddi4+0xa0>
 8000b68:	b902      	cbnz	r2, 8000b6c <__udivmoddi4+0xe8>
 8000b6a:	deff      	udf	#255	; 0xff
 8000b6c:	fab2 f282 	clz	r2, r2
 8000b70:	2a00      	cmp	r2, #0
 8000b72:	f040 808f 	bne.w	8000c94 <__udivmoddi4+0x210>
 8000b76:	1b49      	subs	r1, r1, r5
 8000b78:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b7c:	fa1f f885 	uxth.w	r8, r5
 8000b80:	2701      	movs	r7, #1
 8000b82:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b86:	0c23      	lsrs	r3, r4, #16
 8000b88:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b90:	fb08 f10c 	mul.w	r1, r8, ip
 8000b94:	4299      	cmp	r1, r3
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x124>
 8000b98:	18eb      	adds	r3, r5, r3
 8000b9a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x122>
 8000ba0:	4299      	cmp	r1, r3
 8000ba2:	f200 80cd 	bhi.w	8000d40 <__udivmoddi4+0x2bc>
 8000ba6:	4684      	mov	ip, r0
 8000ba8:	1a59      	subs	r1, r3, r1
 8000baa:	b2a3      	uxth	r3, r4
 8000bac:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bb4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bb8:	fb08 f800 	mul.w	r8, r8, r0
 8000bbc:	45a0      	cmp	r8, r4
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x14c>
 8000bc0:	192c      	adds	r4, r5, r4
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x14a>
 8000bc8:	45a0      	cmp	r8, r4
 8000bca:	f200 80b6 	bhi.w	8000d3a <__udivmoddi4+0x2b6>
 8000bce:	4618      	mov	r0, r3
 8000bd0:	eba4 0408 	sub.w	r4, r4, r8
 8000bd4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bd8:	e79f      	b.n	8000b1a <__udivmoddi4+0x96>
 8000bda:	f1c7 0c20 	rsb	ip, r7, #32
 8000bde:	40bb      	lsls	r3, r7
 8000be0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000be4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000be8:	fa01 f407 	lsl.w	r4, r1, r7
 8000bec:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bf4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bf8:	4325      	orrs	r5, r4
 8000bfa:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bfe:	0c2c      	lsrs	r4, r5, #16
 8000c00:	fb08 3319 	mls	r3, r8, r9, r3
 8000c04:	fa1f fa8e 	uxth.w	sl, lr
 8000c08:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c0c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c10:	429c      	cmp	r4, r3
 8000c12:	fa02 f207 	lsl.w	r2, r2, r7
 8000c16:	fa00 f107 	lsl.w	r1, r0, r7
 8000c1a:	d90b      	bls.n	8000c34 <__udivmoddi4+0x1b0>
 8000c1c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c20:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c24:	f080 8087 	bcs.w	8000d36 <__udivmoddi4+0x2b2>
 8000c28:	429c      	cmp	r4, r3
 8000c2a:	f240 8084 	bls.w	8000d36 <__udivmoddi4+0x2b2>
 8000c2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c32:	4473      	add	r3, lr
 8000c34:	1b1b      	subs	r3, r3, r4
 8000c36:	b2ad      	uxth	r5, r5
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c44:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c48:	45a2      	cmp	sl, r4
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x1da>
 8000c4c:	eb1e 0404 	adds.w	r4, lr, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	d26b      	bcs.n	8000d2e <__udivmoddi4+0x2aa>
 8000c56:	45a2      	cmp	sl, r4
 8000c58:	d969      	bls.n	8000d2e <__udivmoddi4+0x2aa>
 8000c5a:	3802      	subs	r0, #2
 8000c5c:	4474      	add	r4, lr
 8000c5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c62:	fba0 8902 	umull	r8, r9, r0, r2
 8000c66:	eba4 040a 	sub.w	r4, r4, sl
 8000c6a:	454c      	cmp	r4, r9
 8000c6c:	46c2      	mov	sl, r8
 8000c6e:	464b      	mov	r3, r9
 8000c70:	d354      	bcc.n	8000d1c <__udivmoddi4+0x298>
 8000c72:	d051      	beq.n	8000d18 <__udivmoddi4+0x294>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	d069      	beq.n	8000d4c <__udivmoddi4+0x2c8>
 8000c78:	ebb1 050a 	subs.w	r5, r1, sl
 8000c7c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c80:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c84:	40fd      	lsrs	r5, r7
 8000c86:	40fc      	lsrs	r4, r7
 8000c88:	ea4c 0505 	orr.w	r5, ip, r5
 8000c8c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c90:	2700      	movs	r7, #0
 8000c92:	e747      	b.n	8000b24 <__udivmoddi4+0xa0>
 8000c94:	f1c2 0320 	rsb	r3, r2, #32
 8000c98:	fa20 f703 	lsr.w	r7, r0, r3
 8000c9c:	4095      	lsls	r5, r2
 8000c9e:	fa01 f002 	lsl.w	r0, r1, r2
 8000ca2:	fa21 f303 	lsr.w	r3, r1, r3
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	4338      	orrs	r0, r7
 8000cac:	0c01      	lsrs	r1, r0, #16
 8000cae:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cb2:	fa1f f885 	uxth.w	r8, r5
 8000cb6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cbe:	fb07 f308 	mul.w	r3, r7, r8
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x256>
 8000cca:	1869      	adds	r1, r5, r1
 8000ccc:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd0:	d22f      	bcs.n	8000d32 <__udivmoddi4+0x2ae>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d92d      	bls.n	8000d32 <__udivmoddi4+0x2ae>
 8000cd6:	3f02      	subs	r7, #2
 8000cd8:	4429      	add	r1, r5
 8000cda:	1acb      	subs	r3, r1, r3
 8000cdc:	b281      	uxth	r1, r0
 8000cde:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cea:	fb00 f308 	mul.w	r3, r0, r8
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d907      	bls.n	8000d02 <__udivmoddi4+0x27e>
 8000cf2:	1869      	adds	r1, r5, r1
 8000cf4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cf8:	d217      	bcs.n	8000d2a <__udivmoddi4+0x2a6>
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d915      	bls.n	8000d2a <__udivmoddi4+0x2a6>
 8000cfe:	3802      	subs	r0, #2
 8000d00:	4429      	add	r1, r5
 8000d02:	1ac9      	subs	r1, r1, r3
 8000d04:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d08:	e73b      	b.n	8000b82 <__udivmoddi4+0xfe>
 8000d0a:	4637      	mov	r7, r6
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	e709      	b.n	8000b24 <__udivmoddi4+0xa0>
 8000d10:	4607      	mov	r7, r0
 8000d12:	e6e7      	b.n	8000ae4 <__udivmoddi4+0x60>
 8000d14:	4618      	mov	r0, r3
 8000d16:	e6fb      	b.n	8000b10 <__udivmoddi4+0x8c>
 8000d18:	4541      	cmp	r1, r8
 8000d1a:	d2ab      	bcs.n	8000c74 <__udivmoddi4+0x1f0>
 8000d1c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d20:	eb69 020e 	sbc.w	r2, r9, lr
 8000d24:	3801      	subs	r0, #1
 8000d26:	4613      	mov	r3, r2
 8000d28:	e7a4      	b.n	8000c74 <__udivmoddi4+0x1f0>
 8000d2a:	4660      	mov	r0, ip
 8000d2c:	e7e9      	b.n	8000d02 <__udivmoddi4+0x27e>
 8000d2e:	4618      	mov	r0, r3
 8000d30:	e795      	b.n	8000c5e <__udivmoddi4+0x1da>
 8000d32:	4667      	mov	r7, ip
 8000d34:	e7d1      	b.n	8000cda <__udivmoddi4+0x256>
 8000d36:	4681      	mov	r9, r0
 8000d38:	e77c      	b.n	8000c34 <__udivmoddi4+0x1b0>
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	442c      	add	r4, r5
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0x14c>
 8000d40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d44:	442b      	add	r3, r5
 8000d46:	e72f      	b.n	8000ba8 <__udivmoddi4+0x124>
 8000d48:	4638      	mov	r0, r7
 8000d4a:	e708      	b.n	8000b5e <__udivmoddi4+0xda>
 8000d4c:	4637      	mov	r7, r6
 8000d4e:	e6e9      	b.n	8000b24 <__udivmoddi4+0xa0>

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <scale_all_sensors>:
static float present_velocity_dps = 0.0f;
static float last_present_position_deg = 0.0f;
static float last_setpoint_velocity_dps = 0.0f;

void scale_all_sensors()
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
	// scale motor current sense (unit:mA) and estimated average motor current with sign (using PWM ratio and setpoint PWM sign)
	float const a = (float)(MAKE_SHORT(regs[REG_CAL_CURRENT_SENSE_A_L],regs[REG_CAL_CURRENT_SENSE_A_H]));
 8000d5a:	4b4a      	ldr	r3, [pc, #296]	; (8000e84 <scale_all_sensors+0x130>)
 8000d5c:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	4a48      	ldr	r2, [pc, #288]	; (8000e84 <scale_all_sensors+0x130>)
 8000d64:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	ee07 3a90 	vmov	s15, r3
 8000d6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d72:	edc7 7a03 	vstr	s15, [r7, #12]
	present_motor_current_ma = (motor_current_input_adc-motor_current_input_adc_offset)/a*1000.0f*pwm_sign*pwm_ratio;
 8000d76:	4b44      	ldr	r3, [pc, #272]	; (8000e88 <scale_all_sensors+0x134>)
 8000d78:	ed93 7a00 	vldr	s14, [r3]
 8000d7c:	4b43      	ldr	r3, [pc, #268]	; (8000e8c <scale_all_sensors+0x138>)
 8000d7e:	edd3 7a00 	vldr	s15, [r3]
 8000d82:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000d86:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d8e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8000e90 <scale_all_sensors+0x13c>
 8000d92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d96:	4b3f      	ldr	r3, [pc, #252]	; (8000e94 <scale_all_sensors+0x140>)
 8000d98:	edd3 7a00 	vldr	s15, [r3]
 8000d9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000da0:	4b3d      	ldr	r3, [pc, #244]	; (8000e98 <scale_all_sensors+0x144>)
 8000da2:	edd3 7a00 	vldr	s15, [r3]
 8000da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000daa:	4b3c      	ldr	r3, [pc, #240]	; (8000e9c <scale_all_sensors+0x148>)
 8000dac:	edc3 7a00 	vstr	s15, [r3]

	// scale position (unit:degrees)
	float const min_position_adc = (float)(MAKE_SHORT(regs[REG_MIN_POSITION_ADC_L],regs[REG_MIN_POSITION_ADC_H]));
 8000db0:	4b34      	ldr	r3, [pc, #208]	; (8000e84 <scale_all_sensors+0x130>)
 8000db2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000db6:	021b      	lsls	r3, r3, #8
 8000db8:	4a32      	ldr	r2, [pc, #200]	; (8000e84 <scale_all_sensors+0x130>)
 8000dba:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	ee07 3a90 	vmov	s15, r3
 8000dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dc8:	edc7 7a02 	vstr	s15, [r7, #8]
	float const max_position_adc = (float)(MAKE_SHORT(regs[REG_MAX_POSITION_ADC_L],regs[REG_MAX_POSITION_ADC_H]));
 8000dcc:	4b2d      	ldr	r3, [pc, #180]	; (8000e84 <scale_all_sensors+0x130>)
 8000dce:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	4a2b      	ldr	r2, [pc, #172]	; (8000e84 <scale_all_sensors+0x130>)
 8000dd6:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	ee07 3a90 	vmov	s15, r3
 8000de0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000de4:	edc7 7a01 	vstr	s15, [r7, #4]
	float const max_rotation_deg = (float)(regs[REG_MAX_ROTATION_DEG]);
 8000de8:	4b26      	ldr	r3, [pc, #152]	; (8000e84 <scale_all_sensors+0x130>)
 8000dea:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000dee:	ee07 3a90 	vmov	s15, r3
 8000df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000df6:	edc7 7a00 	vstr	s15, [r7]
	present_position_deg = fmap(position_input_adc,min_position_adc,max_position_adc,0.0f,max_rotation_deg);
 8000dfa:	4b29      	ldr	r3, [pc, #164]	; (8000ea0 <scale_all_sensors+0x14c>)
 8000dfc:	edd3 7a00 	vldr	s15, [r3]
 8000e00:	ed97 2a00 	vldr	s4, [r7]
 8000e04:	eddf 1a27 	vldr	s3, [pc, #156]	; 8000ea4 <scale_all_sensors+0x150>
 8000e08:	ed97 1a01 	vldr	s2, [r7, #4]
 8000e0c:	edd7 0a02 	vldr	s1, [r7, #8]
 8000e10:	eeb0 0a67 	vmov.f32	s0, s15
 8000e14:	f002 fa21 	bl	800325a <fmap>
 8000e18:	eef0 7a40 	vmov.f32	s15, s0
 8000e1c:	4b22      	ldr	r3, [pc, #136]	; (8000ea8 <scale_all_sensors+0x154>)
 8000e1e:	edc3 7a00 	vstr	s15, [r3]
	// potentiometer leads maybe inverted, user can reverse polarity of potentiometer (EEPROM parameter)
	if(regs[REG_INV_ROTATION_SENSOR] > 0)
 8000e22:	4b18      	ldr	r3, [pc, #96]	; (8000e84 <scale_all_sensors+0x130>)
 8000e24:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d009      	beq.n	8000e40 <scale_all_sensors+0xec>
		present_position_deg =  max_rotation_deg-present_position_deg;
 8000e2c:	4b1e      	ldr	r3, [pc, #120]	; (8000ea8 <scale_all_sensors+0x154>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	ed97 7a00 	vldr	s14, [r7]
 8000e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e3a:	4b1b      	ldr	r3, [pc, #108]	; (8000ea8 <scale_all_sensors+0x154>)
 8000e3c:	edc3 7a00 	vstr	s15, [r3]

	// scale voltage (unit:0.1V)
	present_voltage_0v1 = voltage_input_adc/4096.0f*3.3f*24.2f/2.2f*10.0f*VOLTAGE_CALIBRATION;
 8000e40:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <scale_all_sensors+0x158>)
 8000e42:	ed93 7a00 	vldr	s14, [r3]
 8000e46:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8000eb0 <scale_all_sensors+0x15c>
 8000e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e4e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000eb4 <scale_all_sensors+0x160>
 8000e52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e56:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8000eb8 <scale_all_sensors+0x164>
 8000e5a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e5e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8000ebc <scale_all_sensors+0x168>
 8000e62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e66:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000ec0 <scale_all_sensors+0x16c>
 8000e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <scale_all_sensors+0x170>)
 8000e78:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7c:	bf00      	nop
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000150 	.word	0x20000150
 8000e88:	200000c0 	.word	0x200000c0
 8000e8c:	200000cc 	.word	0x200000cc
 8000e90:	447a0000 	.word	0x447a0000
 8000e94:	200000d0 	.word	0x200000d0
 8000e98:	200000d4 	.word	0x200000d4
 8000e9c:	200000d8 	.word	0x200000d8
 8000ea0:	200000c4 	.word	0x200000c4
 8000ea4:	00000000 	.word	0x00000000
 8000ea8:	200000dc 	.word	0x200000dc
 8000eac:	200000c8 	.word	0x200000c8
 8000eb0:	45800000 	.word	0x45800000
 8000eb4:	40533333 	.word	0x40533333
 8000eb8:	41c1999a 	.word	0x41c1999a
 8000ebc:	400ccccd 	.word	0x400ccccd
 8000ec0:	3f8a3d71 	.word	0x3f8a3d71
 8000ec4:	200000e0 	.word	0x200000e0

08000ec8 <APP_Control_Reset>:

// called once after SW REBBOT or HW RESET, and every time entering a new control loop mode
void APP_Control_Reset()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	// reset
	entering_state = true;
 8000ecc:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <APP_Control_Reset+0x9c>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
	counter = 0;
 8000ed2:	4b25      	ldr	r3, [pc, #148]	; (8000f68 <APP_Control_Reset+0xa0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
	pid_reset(&pid_position);
 8000ed8:	4824      	ldr	r0, [pc, #144]	; (8000f6c <APP_Control_Reset+0xa4>)
 8000eda:	f002 fa04 	bl	80032e6 <pid_reset>
	pid_reset(&pid_current);
 8000ede:	4824      	ldr	r0, [pc, #144]	; (8000f70 <APP_Control_Reset+0xa8>)
 8000ee0:	f002 fa01 	bl	80032e6 <pid_reset>
	setpoint_pwm = 0.0f;
 8000ee4:	4b23      	ldr	r3, [pc, #140]	; (8000f74 <APP_Control_Reset+0xac>)
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
	setpoint_current_ma = 0.0f;
 8000eec:	4b22      	ldr	r3, [pc, #136]	; (8000f78 <APP_Control_Reset+0xb0>)
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
	setpoint_acceleration_dpss = 0.0f;
 8000ef4:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <APP_Control_Reset+0xb4>)
 8000ef6:	f04f 0200 	mov.w	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
	setpoint_velocity_dps = 0.0f;
 8000efc:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <APP_Control_Reset+0xb8>)
 8000efe:	f04f 0200 	mov.w	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
	last_setpoint_velocity_dps = 0.0f;
 8000f04:	4b1f      	ldr	r3, [pc, #124]	; (8000f84 <APP_Control_Reset+0xbc>)
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
	setpoint_position_deg = present_position_deg;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <APP_Control_Reset+0xc0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a1e      	ldr	r2, [pc, #120]	; (8000f8c <APP_Control_Reset+0xc4>)
 8000f12:	6013      	str	r3, [r2, #0]
	last_present_position_deg = present_position_deg;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <APP_Control_Reset+0xc0>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a1d      	ldr	r2, [pc, #116]	; (8000f90 <APP_Control_Reset+0xc8>)
 8000f1a:	6013      	str	r3, [r2, #0]
	// when re-entering in the control mode 'position', avoid glitch from past goal position
	regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <APP_Control_Reset+0xc0>)
 8000f1e:	edd3 7a00 	vldr	s15, [r3]
 8000f22:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f2e:	ee17 3a90 	vmov	r3, s15
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <APP_Control_Reset+0xcc>)
 8000f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 8000f3c:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <APP_Control_Reset+0xc0>)
 8000f3e:	edd3 7a00 	vldr	s15, [r3]
 8000f42:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f4e:	ee17 3a90 	vmov	r3, s15
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	121b      	asrs	r3, r3, #8
 8000f56:	b21b      	sxth	r3, r3
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <APP_Control_Reset+0xcc>)
 8000f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000000 	.word	0x20000000
 8000f68:	200000f8 	.word	0x200000f8
 8000f6c:	200000fc 	.word	0x200000fc
 8000f70:	20000108 	.word	0x20000108
 8000f74:	200000e4 	.word	0x200000e4
 8000f78:	200000e8 	.word	0x200000e8
 8000f7c:	200000ec 	.word	0x200000ec
 8000f80:	200000f0 	.word	0x200000f0
 8000f84:	2000011c 	.word	0x2000011c
 8000f88:	200000dc 	.word	0x200000dc
 8000f8c:	200000f4 	.word	0x200000f4
 8000f90:	20000118 	.word	0x20000118
 8000f94:	20000150 	.word	0x20000150

08000f98 <APP_Control_Init>:

// called once after SW REBOOT or HW RESET
void APP_Control_Init()
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	// reset (EWMA) filtered sensor inputs
	motor_current_input_adc = 0.0f;
 8000f9c:	4b21      	ldr	r3, [pc, #132]	; (8001024 <APP_Control_Init+0x8c>)
 8000f9e:	f04f 0200 	mov.w	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
	position_input_adc = 0.0f; // NOTE : init by zero will delay the present position estimation by 1 ms at least
 8000fa4:	4b20      	ldr	r3, [pc, #128]	; (8001028 <APP_Control_Init+0x90>)
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
	voltage_input_adc = 0.0f; // NOTE : init by zero will delay the present voltage estimation by 1 ms at least
 8000fac:	4b1f      	ldr	r3, [pc, #124]	; (800102c <APP_Control_Init+0x94>)
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
	motor_current_input_adc_offset = (float)(MAKE_SHORT(regs[REG_CAL_CURRENT_SENSE_B_L],regs[REG_CAL_CURRENT_SENSE_B_H]));
 8000fb4:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <APP_Control_Init+0x98>)
 8000fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <APP_Control_Init+0x98>)
 8000fbe:	f892 203c 	ldrb.w	r2, [r2, #60]	; 0x3c
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	ee07 3a90 	vmov	s15, r3
 8000fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fcc:	4b19      	ldr	r3, [pc, #100]	; (8001034 <APP_Control_Init+0x9c>)
 8000fce:	edc3 7a00 	vstr	s15, [r3]

	// force motor in coast
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,MOTOR_PWM_COAST);
 8000fd2:	4b19      	ldr	r3, [pc, #100]	; (8001038 <APP_Control_Init+0xa0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,MOTOR_PWM_COAST);
 8000fda:	4b17      	ldr	r3, [pc, #92]	; (8001038 <APP_Control_Init+0xa0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	639a      	str	r2, [r3, #56]	; 0x38
	// start motor PWM generation
	HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_1);
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4814      	ldr	r0, [pc, #80]	; (8001038 <APP_Control_Init+0xa0>)
 8000fe6:	f007 fae9 	bl	80085bc <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_2);
 8000fea:	2104      	movs	r1, #4
 8000fec:	4812      	ldr	r0, [pc, #72]	; (8001038 <APP_Control_Init+0xa0>)
 8000fee:	f007 fae5 	bl	80085bc <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start(&htim15);
 8000ff2:	4812      	ldr	r0, [pc, #72]	; (800103c <APP_Control_Init+0xa4>)
 8000ff4:	f007 fa1e 	bl	8008434 <HAL_TIM_Base_Start>
	// start OP AMP
	HAL_OPAMP_Start(&hopamp1);
 8000ff8:	4811      	ldr	r0, [pc, #68]	; (8001040 <APP_Control_Init+0xa8>)
 8000ffa:	f006 f9b9 	bl	8007370 <HAL_OPAMP_Start>
	// start ADC
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_DMA,3);
 8000ffe:	2203      	movs	r2, #3
 8001000:	4910      	ldr	r1, [pc, #64]	; (8001044 <APP_Control_Init+0xac>)
 8001002:	4811      	ldr	r0, [pc, #68]	; (8001048 <APP_Control_Init+0xb0>)
 8001004:	f004 f800 	bl	8005008 <HAL_ADC_Start_DMA>

	// 2ms delay for filtered sensor inputs to stabilize
	HAL_Delay(1);
 8001008:	2001      	movs	r0, #1
 800100a:	f003 fc13 	bl	8004834 <HAL_Delay>
	scale_all_sensors();
 800100e:	f7ff fea1 	bl	8000d54 <scale_all_sensors>
	HAL_Delay(1);
 8001012:	2001      	movs	r0, #1
 8001014:	f003 fc0e 	bl	8004834 <HAL_Delay>
	scale_all_sensors();
 8001018:	f7ff fe9c 	bl	8000d54 <scale_all_sensors>

	// reset all state control loop variables
	APP_Control_Reset();
 800101c:	f7ff ff54 	bl	8000ec8 <APP_Control_Reset>
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200000c0 	.word	0x200000c0
 8001028:	200000c4 	.word	0x200000c4
 800102c:	200000c8 	.word	0x200000c8
 8001030:	20000150 	.word	0x20000150
 8001034:	200000cc 	.word	0x200000cc
 8001038:	20000234 	.word	0x20000234
 800103c:	20000280 	.word	0x20000280
 8001040:	200002cc 	.word	0x200002cc
 8001044:	200000b8 	.word	0x200000b8
 8001048:	20000308 	.word	0x20000308

0800104c <APP_Control_Process>:

// called from main loop
void APP_Control_Process()
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b0bc      	sub	sp, #240	; 0xf0
 8001050:	af00      	add	r7, sp, #0
	// apply 1ms period
	uint16_t current_time_us = __HAL_TIM_GET_COUNTER(&htim15);
 8001052:	4bb6      	ldr	r3, [pc, #728]	; (800132c <APP_Control_Process+0x2e0>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001058:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
	if(current_time_us<period_us)
 800105c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001060:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 8001064:	4293      	cmp	r3, r2
 8001066:	f0c1 80ee 	bcc.w	8002246 <APP_Control_Process+0x11fa>
		return;
	__HAL_TIM_SET_COUNTER(&htim15,(current_time_us-period_us));
 800106a:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 800106e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001072:	1a9a      	subs	r2, r3, r2
 8001074:	4bad      	ldr	r3, [pc, #692]	; (800132c <APP_Control_Process+0x2e0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	625a      	str	r2, [r3, #36]	; 0x24

	// acquire motor current, position and voltage (see ADC DMA completed conversion callback)

	// scale sensor at process rate
	scale_all_sensors();
 800107a:	f7ff fe6b 	bl	8000d54 <scale_all_sensors>

	// compute velocity from position (derivative), and filter velocity (EWMA)
	float present_speed_dps_unfiltered = (present_position_deg - last_present_position_deg)*LOOP_FREQUENCY_HZ;
 800107e:	4bac      	ldr	r3, [pc, #688]	; (8001330 <APP_Control_Process+0x2e4>)
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	4bab      	ldr	r3, [pc, #684]	; (8001334 <APP_Control_Process+0x2e8>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108e:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8001338 <APP_Control_Process+0x2ec>
 8001092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001096:	edc7 7a3a 	vstr	s15, [r7, #232]	; 0xe8
	last_present_position_deg =  present_position_deg;
 800109a:	4ba5      	ldr	r3, [pc, #660]	; (8001330 <APP_Control_Process+0x2e4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4aa5      	ldr	r2, [pc, #660]	; (8001334 <APP_Control_Process+0x2e8>)
 80010a0:	6013      	str	r3, [r2, #0]
	present_velocity_dps = ALPHA_VELOCITY * present_speed_dps_unfiltered + (1.0f-ALPHA_VELOCITY)*present_velocity_dps;
 80010a2:	edd7 7a3a 	vldr	s15, [r7, #232]	; 0xe8
 80010a6:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 800133c <APP_Control_Process+0x2f0>
 80010aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010ae:	4ba4      	ldr	r3, [pc, #656]	; (8001340 <APP_Control_Process+0x2f4>)
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	eddf 6aa3 	vldr	s13, [pc, #652]	; 8001344 <APP_Control_Process+0x2f8>
 80010b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c0:	4b9f      	ldr	r3, [pc, #636]	; (8001340 <APP_Control_Process+0x2f4>)
 80010c2:	edc3 7a00 	vstr	s15, [r3]

	// torque enable logic
	bool torque_enable = (regs[REG_TORQUE_ENABLE]!=0) && (regs[REG_HARDWARE_ERROR_STATUS]==0);
 80010c6:	4ba0      	ldr	r3, [pc, #640]	; (8001348 <APP_Control_Process+0x2fc>)
 80010c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d006      	beq.n	80010de <APP_Control_Process+0x92>
 80010d0:	4b9d      	ldr	r3, [pc, #628]	; (8001348 <APP_Control_Process+0x2fc>)
 80010d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <APP_Control_Process+0x92>
 80010da:	2301      	movs	r3, #1
 80010dc:	e000      	b.n	80010e0 <APP_Control_Process+0x94>
 80010de:	2300      	movs	r3, #0
 80010e0:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 80010e4:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
	if(torque_enable)
 80010f0:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f000 871d 	beq.w	8001f34 <APP_Control_Process+0xee8>
	{
		// modes & transitions
		// compute setpoint_pwm
		switch(current_control_mode)
 80010fa:	4b94      	ldr	r3, [pc, #592]	; (800134c <APP_Control_Process+0x300>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b04      	cmp	r3, #4
 8001100:	f200 86b9 	bhi.w	8001e76 <APP_Control_Process+0xe2a>
 8001104:	a201      	add	r2, pc, #4	; (adr r2, 800110c <APP_Control_Process+0xc0>)
 8001106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110a:	bf00      	nop
 800110c:	08001121 	.word	0x08001121
 8001110:	08001371 	.word	0x08001371
 8001114:	080016a9 	.word	0x080016a9
 8001118:	08001bad 	.word	0x08001bad
 800111c:	08001d6b 	.word	0x08001d6b
		{
		// Simple PID from position to pwm
		// Mg92 Kp = 400 Ki = 20 Kd = 400
		case REG_CONTROL_MODE_POSITION:
			if(entering_state)
 8001120:	4b8b      	ldr	r3, [pc, #556]	; (8001350 <APP_Control_Process+0x304>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d042      	beq.n	80011ae <APP_Control_Process+0x162>
			{
				entering_state = false;
 8001128:	4b89      	ldr	r3, [pc, #548]	; (8001350 <APP_Control_Process+0x304>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
				// init goal RAM registers according this control mode
				regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 800112e:	4b80      	ldr	r3, [pc, #512]	; (8001330 <APP_Control_Process+0x2e4>)
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001140:	ee17 3a90 	vmov	r3, s15
 8001144:	b21b      	sxth	r3, r3
 8001146:	b2da      	uxtb	r2, r3
 8001148:	4b7f      	ldr	r3, [pc, #508]	; (8001348 <APP_Control_Process+0x2fc>)
 800114a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
				regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 800114e:	4b78      	ldr	r3, [pc, #480]	; (8001330 <APP_Control_Process+0x2e4>)
 8001150:	edd3 7a00 	vldr	s15, [r3]
 8001154:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001158:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001160:	ee17 3a90 	vmov	r3, s15
 8001164:	b21b      	sxth	r3, r3
 8001166:	121b      	asrs	r3, r3, #8
 8001168:	b21b      	sxth	r3, r3
 800116a:	b2da      	uxtb	r2, r3
 800116c:	4b76      	ldr	r3, [pc, #472]	; (8001348 <APP_Control_Process+0x2fc>)
 800116e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				// init limit RAM registers according this control mode
				regs[REG_GOAL_PWM_100_L] = regs[REG_MAX_PWM_100_L];
 8001172:	4b75      	ldr	r3, [pc, #468]	; (8001348 <APP_Control_Process+0x2fc>)
 8001174:	7e9a      	ldrb	r2, [r3, #26]
 8001176:	4b74      	ldr	r3, [pc, #464]	; (8001348 <APP_Control_Process+0x2fc>)
 8001178:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
				regs[REG_GOAL_PWM_100_H] = regs[REG_MAX_PWM_100_H];
 800117c:	4b72      	ldr	r3, [pc, #456]	; (8001348 <APP_Control_Process+0x2fc>)
 800117e:	7eda      	ldrb	r2, [r3, #27]
 8001180:	4b71      	ldr	r3, [pc, #452]	; (8001348 <APP_Control_Process+0x2fc>)
 8001182:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				// reset others
				regs[REG_GOAL_VELOCITY_DPS_L] = 0;
 8001186:	4b70      	ldr	r3, [pc, #448]	; (8001348 <APP_Control_Process+0x2fc>)
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				regs[REG_GOAL_VELOCITY_DPS_H] = 0;
 800118e:	4b6e      	ldr	r3, [pc, #440]	; (8001348 <APP_Control_Process+0x2fc>)
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				regs[REG_GOAL_CURRENT_MA_L] = 0;
 8001196:	4b6c      	ldr	r3, [pc, #432]	; (8001348 <APP_Control_Process+0x2fc>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
				regs[REG_GOAL_CURRENT_MA_H] = 0;
 800119e:	4b6a      	ldr	r3, [pc, #424]	; (8001348 <APP_Control_Process+0x2fc>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
				// set setpoint position at current position
				setpoint_position_deg = present_position_deg;
 80011a6:	4b62      	ldr	r3, [pc, #392]	; (8001330 <APP_Control_Process+0x2e4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a6a      	ldr	r2, [pc, #424]	; (8001354 <APP_Control_Process+0x308>)
 80011ac:	6013      	str	r3, [r2, #0]
			}
			{
				// limit goal position
				float const min_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MIN_POSITION_DEG_L],regs[REG_MIN_POSITION_DEG_H]));
 80011ae:	4b66      	ldr	r3, [pc, #408]	; (8001348 <APP_Control_Process+0x2fc>)
 80011b0:	7c5b      	ldrb	r3, [r3, #17]
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	4a64      	ldr	r2, [pc, #400]	; (8001348 <APP_Control_Process+0x2fc>)
 80011b6:	7c12      	ldrb	r2, [r2, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	ee07 3a90 	vmov	s15, r3
 80011be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
				float const max_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MAX_POSITION_DEG_L],regs[REG_MAX_POSITION_DEG_H]));
 80011c6:	4b60      	ldr	r3, [pc, #384]	; (8001348 <APP_Control_Process+0x2fc>)
 80011c8:	7cdb      	ldrb	r3, [r3, #19]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	4a5e      	ldr	r2, [pc, #376]	; (8001348 <APP_Control_Process+0x2fc>)
 80011ce:	7c92      	ldrb	r2, [r2, #18]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
				float goal_position_deg = 0.1f * (float)(MAKE_SHORT(regs[REG_GOAL_POSITION_DEG_L],regs[REG_GOAL_POSITION_DEG_H]));
 80011de:	4b5a      	ldr	r3, [pc, #360]	; (8001348 <APP_Control_Process+0x2fc>)
 80011e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80011e4:	021b      	lsls	r3, r3, #8
 80011e6:	4a58      	ldr	r2, [pc, #352]	; (8001348 <APP_Control_Process+0x2fc>)
 80011e8:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 80011ec:	4313      	orrs	r3, r2
 80011ee:	ee07 3a90 	vmov	s15, r3
 80011f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011f6:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001358 <APP_Control_Process+0x30c>
 80011fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011fe:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				goal_position_deg = fconstrain(goal_position_deg,min_goal_position_deg,max_goal_position_deg);
 8001202:	ed97 1a0c 	vldr	s2, [r7, #48]	; 0x30
 8001206:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 800120a:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800120e:	f001 fffb 	bl	8003208 <fconstrain>
 8001212:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
				// compute position setpoint from goal position
				// there is no profil, so position setpoint is goal position
				setpoint_position_deg = goal_position_deg;
 8001216:	4a4f      	ldr	r2, [pc, #316]	; (8001354 <APP_Control_Process+0x308>)
 8001218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800121a:	6013      	str	r3, [r2, #0]
				// compute position error
				float const error_position = setpoint_position_deg - present_position_deg;
 800121c:	4b4d      	ldr	r3, [pc, #308]	; (8001354 <APP_Control_Process+0x308>)
 800121e:	ed93 7a00 	vldr	s14, [r3]
 8001222:	4b43      	ldr	r3, [pc, #268]	; (8001330 <APP_Control_Process+0x2e4>)
 8001224:	edd3 7a00 	vldr	s15, [r3]
 8001228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				// compute pwm setpoint from position error using a PID position
				float const pid_pos_kp = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KP_L],regs[REG_PID_POSITION_KP_H]))/1000.0f;
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <APP_Control_Process+0x2fc>)
 8001232:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	4a43      	ldr	r2, [pc, #268]	; (8001348 <APP_Control_Process+0x2fc>)
 800123a:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800123e:	4313      	orrs	r3, r2
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001248:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8001338 <APP_Control_Process+0x2ec>
 800124c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001250:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
				float const pid_pos_ki = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KI_L],regs[REG_PID_POSITION_KI_H]))/100.0f;
 8001254:	4b3c      	ldr	r3, [pc, #240]	; (8001348 <APP_Control_Process+0x2fc>)
 8001256:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	4a3a      	ldr	r2, [pc, #232]	; (8001348 <APP_Control_Process+0x2fc>)
 800125e:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8001262:	4313      	orrs	r3, r2
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800126c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800135c <APP_Control_Process+0x310>
 8001270:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001274:	edc7 7a08 	vstr	s15, [r7, #32]
				float const pid_pos_kd = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KD_L],regs[REG_PID_POSITION_KD_H]))/10.0f;
 8001278:	4b33      	ldr	r3, [pc, #204]	; (8001348 <APP_Control_Process+0x2fc>)
 800127a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	4a31      	ldr	r2, [pc, #196]	; (8001348 <APP_Control_Process+0x2fc>)
 8001282:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8001286:	4313      	orrs	r3, r2
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001290:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001298:	edc7 7a07 	vstr	s15, [r7, #28]
				float const pwm_limit = (float)(MAKE_SHORT(regs[REG_GOAL_PWM_100_L],regs[REG_GOAL_PWM_100_H]));
 800129c:	4b2a      	ldr	r3, [pc, #168]	; (8001348 <APP_Control_Process+0x2fc>)
 800129e:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80012a2:	021b      	lsls	r3, r3, #8
 80012a4:	4a28      	ldr	r2, [pc, #160]	; (8001348 <APP_Control_Process+0x2fc>)
 80012a6:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
 80012aa:	4313      	orrs	r3, r2
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b4:	edc7 7a06 	vstr	s15, [r7, #24]
				setpoint_pwm =
						ALPHA_PWM_SETPOINT * (
								pid_process_antiwindup_clamp(
 80012b8:	eddf 2a20 	vldr	s5, [pc, #128]	; 800133c <APP_Control_Process+0x2f0>
 80012bc:	ed97 2a06 	vldr	s4, [r7, #24]
 80012c0:	edd7 1a07 	vldr	s3, [r7, #28]
 80012c4:	ed97 1a08 	vldr	s2, [r7, #32]
 80012c8:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80012cc:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 80012d0:	4823      	ldr	r0, [pc, #140]	; (8001360 <APP_Control_Process+0x314>)
 80012d2:	f002 f8cc 	bl	800346e <pid_process_antiwindup_clamp>
 80012d6:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_PWM_SETPOINT * (
 80012da:	eddf 7a18 	vldr	s15, [pc, #96]	; 800133c <APP_Control_Process+0x2f0>
 80012de:	ee27 7a27 	vmul.f32	s14, s14, s15
										pid_pos_kd,
										pwm_limit,
										ALPHA_VELOCITY
								)
						) +
						(1.0f-ALPHA_PWM_SETPOINT) * setpoint_pwm;
 80012e2:	4b20      	ldr	r3, [pc, #128]	; (8001364 <APP_Control_Process+0x318>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001344 <APP_Control_Process+0x2f8>
 80012ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
						) +
 80012f0:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_pwm =
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <APP_Control_Process+0x318>)
 80012f6:	edc3 7a00 	vstr	s15, [r3]
			}
			// unused setpoints zero
			setpoint_velocity_dps = 0.0f;
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <APP_Control_Process+0x31c>)
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
			setpoint_current_ma = 0.0f;
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <APP_Control_Process+0x320>)
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
			// mode change
			if(regs[REG_CONTROL_MODE]!=REG_CONTROL_MODE_POSITION)
 800130a:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <APP_Control_Process+0x2fc>)
 800130c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001310:	2b00      	cmp	r3, #0
 8001312:	f000 85a7 	beq.w	8001e64 <APP_Control_Process+0xe18>
			{
				APP_Control_Reset();
 8001316:	f7ff fdd7 	bl	8000ec8 <APP_Control_Reset>
				current_control_mode = regs[REG_CONTROL_MODE];
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <APP_Control_Process+0x2fc>)
 800131c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001320:	461a      	mov	r2, r3
 8001322:	4b0a      	ldr	r3, [pc, #40]	; (800134c <APP_Control_Process+0x300>)
 8001324:	601a      	str	r2, [r3, #0]
			}
			break;
 8001326:	f000 bd9d 	b.w	8001e64 <APP_Control_Process+0xe18>
 800132a:	bf00      	nop
 800132c:	20000280 	.word	0x20000280
 8001330:	200000dc 	.word	0x200000dc
 8001334:	20000118 	.word	0x20000118
 8001338:	447a0000 	.word	0x447a0000
 800133c:	3df5c28f 	.word	0x3df5c28f
 8001340:	20000114 	.word	0x20000114
 8001344:	3f6147ae 	.word	0x3f6147ae
 8001348:	20000150 	.word	0x20000150
 800134c:	20000004 	.word	0x20000004
 8001350:	20000000 	.word	0x20000000
 8001354:	200000f4 	.word	0x200000f4
 8001358:	3dcccccd 	.word	0x3dcccccd
 800135c:	42c80000 	.word	0x42c80000
 8001360:	200000fc 	.word	0x200000fc
 8001364:	200000e4 	.word	0x200000e4
 8001368:	200000f0 	.word	0x200000f0
 800136c:	200000e8 	.word	0x200000e8


		case REG_CONTROL_MODE_POSITION_TORQUE:
			if(entering_state)
 8001370:	4bbb      	ldr	r3, [pc, #748]	; (8001660 <APP_Control_Process+0x614>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d044      	beq.n	8001402 <APP_Control_Process+0x3b6>
			{
				entering_state = false;
 8001378:	4bb9      	ldr	r3, [pc, #740]	; (8001660 <APP_Control_Process+0x614>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
				// init goal RAM registers according this control mode
				regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 800137e:	4bb9      	ldr	r3, [pc, #740]	; (8001664 <APP_Control_Process+0x618>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800138c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001390:	ee17 3a90 	vmov	r3, s15
 8001394:	b21b      	sxth	r3, r3
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4bb3      	ldr	r3, [pc, #716]	; (8001668 <APP_Control_Process+0x61c>)
 800139a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
				regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 800139e:	4bb1      	ldr	r3, [pc, #708]	; (8001664 <APP_Control_Process+0x618>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80013a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b0:	ee17 3a90 	vmov	r3, s15
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	121b      	asrs	r3, r3, #8
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	4baa      	ldr	r3, [pc, #680]	; (8001668 <APP_Control_Process+0x61c>)
 80013be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				// init limit RAM registers according this control mode
				regs[REG_GOAL_CURRENT_MA_L] = regs[REG_MAX_CURRENT_MA_L];
 80013c2:	4ba9      	ldr	r3, [pc, #676]	; (8001668 <APP_Control_Process+0x61c>)
 80013c4:	7e1a      	ldrb	r2, [r3, #24]
 80013c6:	4ba8      	ldr	r3, [pc, #672]	; (8001668 <APP_Control_Process+0x61c>)
 80013c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
				regs[REG_GOAL_CURRENT_MA_H] = regs[REG_MAX_CURRENT_MA_H];
 80013cc:	4ba6      	ldr	r3, [pc, #664]	; (8001668 <APP_Control_Process+0x61c>)
 80013ce:	7e5a      	ldrb	r2, [r3, #25]
 80013d0:	4ba5      	ldr	r3, [pc, #660]	; (8001668 <APP_Control_Process+0x61c>)
 80013d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
				regs[REG_GOAL_PWM_100_L] = regs[REG_MAX_PWM_100_L];
 80013d6:	4ba4      	ldr	r3, [pc, #656]	; (8001668 <APP_Control_Process+0x61c>)
 80013d8:	7e9a      	ldrb	r2, [r3, #26]
 80013da:	4ba3      	ldr	r3, [pc, #652]	; (8001668 <APP_Control_Process+0x61c>)
 80013dc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
				regs[REG_GOAL_PWM_100_H] = regs[REG_MAX_PWM_100_H];
 80013e0:	4ba1      	ldr	r3, [pc, #644]	; (8001668 <APP_Control_Process+0x61c>)
 80013e2:	7eda      	ldrb	r2, [r3, #27]
 80013e4:	4ba0      	ldr	r3, [pc, #640]	; (8001668 <APP_Control_Process+0x61c>)
 80013e6:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				// reset others
				regs[REG_GOAL_VELOCITY_DPS_L] = 0.0f;
 80013ea:	4b9f      	ldr	r3, [pc, #636]	; (8001668 <APP_Control_Process+0x61c>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				regs[REG_GOAL_VELOCITY_DPS_H] = 0.0f;
 80013f2:	4b9d      	ldr	r3, [pc, #628]	; (8001668 <APP_Control_Process+0x61c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				// set setpoint position at current position
				setpoint_position_deg = present_position_deg;
 80013fa:	4b9a      	ldr	r3, [pc, #616]	; (8001664 <APP_Control_Process+0x618>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a9b      	ldr	r2, [pc, #620]	; (800166c <APP_Control_Process+0x620>)
 8001400:	6013      	str	r3, [r2, #0]
			}
			{
				// limit goal position
				float const min_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MIN_POSITION_DEG_L],regs[REG_MIN_POSITION_DEG_H]));
 8001402:	4b99      	ldr	r3, [pc, #612]	; (8001668 <APP_Control_Process+0x61c>)
 8001404:	7c5b      	ldrb	r3, [r3, #17]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	4a97      	ldr	r2, [pc, #604]	; (8001668 <APP_Control_Process+0x61c>)
 800140a:	7c12      	ldrb	r2, [r2, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	ee07 3a90 	vmov	s15, r3
 8001412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001416:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
				float const max_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MAX_POSITION_DEG_L],regs[REG_MAX_POSITION_DEG_H]));
 800141a:	4b93      	ldr	r3, [pc, #588]	; (8001668 <APP_Control_Process+0x61c>)
 800141c:	7cdb      	ldrb	r3, [r3, #19]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	4a91      	ldr	r2, [pc, #580]	; (8001668 <APP_Control_Process+0x61c>)
 8001422:	7c92      	ldrb	r2, [r2, #18]
 8001424:	4313      	orrs	r3, r2
 8001426:	ee07 3a90 	vmov	s15, r3
 800142a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
				float goal_position_deg = 0.1f * (float)(MAKE_SHORT(regs[REG_GOAL_POSITION_DEG_L],regs[REG_GOAL_POSITION_DEG_H]));
 8001432:	4b8d      	ldr	r3, [pc, #564]	; (8001668 <APP_Control_Process+0x61c>)
 8001434:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	4a8b      	ldr	r2, [pc, #556]	; (8001668 <APP_Control_Process+0x61c>)
 800143c:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 8001440:	4313      	orrs	r3, r2
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144a:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8001670 <APP_Control_Process+0x624>
 800144e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001452:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
				goal_position_deg = fconstrain(goal_position_deg,min_goal_position_deg,max_goal_position_deg);
 8001456:	ed97 1a19 	vldr	s2, [r7, #100]	; 0x64
 800145a:	edd7 0a1a 	vldr	s1, [r7, #104]	; 0x68
 800145e:	ed97 0a18 	vldr	s0, [r7, #96]	; 0x60
 8001462:	f001 fed1 	bl	8003208 <fconstrain>
 8001466:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60
				// compute position setpoint from goal position
				// there is no profil, so position setpoint is goal position
				setpoint_position_deg = goal_position_deg;
 800146a:	4a80      	ldr	r2, [pc, #512]	; (800166c <APP_Control_Process+0x620>)
 800146c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800146e:	6013      	str	r3, [r2, #0]
				// compute position error
				float const error_position = setpoint_position_deg - present_position_deg;
 8001470:	4b7e      	ldr	r3, [pc, #504]	; (800166c <APP_Control_Process+0x620>)
 8001472:	ed93 7a00 	vldr	s14, [r3]
 8001476:	4b7b      	ldr	r3, [pc, #492]	; (8001664 <APP_Control_Process+0x618>)
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001480:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
				// compute current setpoint from position error using a PID position
				float const pid_pos_kp = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KP_L],regs[REG_PID_POSITION_KP_H]))/100.0f;
 8001484:	4b78      	ldr	r3, [pc, #480]	; (8001668 <APP_Control_Process+0x61c>)
 8001486:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	4a76      	ldr	r2, [pc, #472]	; (8001668 <APP_Control_Process+0x61c>)
 800148e:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 8001492:	4313      	orrs	r3, r2
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800149c:	eddf 6a75 	vldr	s13, [pc, #468]	; 8001674 <APP_Control_Process+0x628>
 80014a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014a4:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
				float const pid_pos_ki = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KI_L],regs[REG_PID_POSITION_KI_H]))/1000.0f;
 80014a8:	4b6f      	ldr	r3, [pc, #444]	; (8001668 <APP_Control_Process+0x61c>)
 80014aa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	4a6d      	ldr	r2, [pc, #436]	; (8001668 <APP_Control_Process+0x61c>)
 80014b2:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80014b6:	4313      	orrs	r3, r2
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014c0:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8001678 <APP_Control_Process+0x62c>
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
				float const pid_pos_kd = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KD_L],regs[REG_PID_POSITION_KD_H]))/10.0f;
 80014cc:	4b66      	ldr	r3, [pc, #408]	; (8001668 <APP_Control_Process+0x61c>)
 80014ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	4a64      	ldr	r2, [pc, #400]	; (8001668 <APP_Control_Process+0x61c>)
 80014d6:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 80014da:	4313      	orrs	r3, r2
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80014e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ec:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
				float const current_limit = (float)(MAKE_SHORT(regs[REG_GOAL_CURRENT_MA_L],regs[REG_GOAL_CURRENT_MA_H]));
 80014f0:	4b5d      	ldr	r3, [pc, #372]	; (8001668 <APP_Control_Process+0x61c>)
 80014f2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	4a5b      	ldr	r2, [pc, #364]	; (8001668 <APP_Control_Process+0x61c>)
 80014fa:	f892 2047 	ldrb.w	r2, [r2, #71]	; 0x47
 80014fe:	4313      	orrs	r3, r2
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001508:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
				setpoint_current_ma =
						ALPHA_CURRENT_SETPOINT * (
								pid_process_antiwindup_clamp(
 800150c:	eddf 2a5b 	vldr	s5, [pc, #364]	; 800167c <APP_Control_Process+0x630>
 8001510:	ed97 2a13 	vldr	s4, [r7, #76]	; 0x4c
 8001514:	edd7 1a14 	vldr	s3, [r7, #80]	; 0x50
 8001518:	ed97 1a15 	vldr	s2, [r7, #84]	; 0x54
 800151c:	edd7 0a16 	vldr	s1, [r7, #88]	; 0x58
 8001520:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 8001524:	4856      	ldr	r0, [pc, #344]	; (8001680 <APP_Control_Process+0x634>)
 8001526:	f001 ffa2 	bl	800346e <pid_process_antiwindup_clamp>
 800152a:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_CURRENT_SETPOINT * (
 800152e:	eddf 7a55 	vldr	s15, [pc, #340]	; 8001684 <APP_Control_Process+0x638>
 8001532:	ee27 7a27 	vmul.f32	s14, s14, s15
										pid_pos_kd,
										current_limit,
										ALPHA_VELOCITY
								)
						) +
						(1.0f-ALPHA_CURRENT_SETPOINT) * setpoint_current_ma;
 8001536:	4b54      	ldr	r3, [pc, #336]	; (8001688 <APP_Control_Process+0x63c>)
 8001538:	edd3 7a00 	vldr	s15, [r3]
 800153c:	eddf 6a53 	vldr	s13, [pc, #332]	; 800168c <APP_Control_Process+0x640>
 8001540:	ee67 7aa6 	vmul.f32	s15, s15, s13
						) +
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_current_ma =
 8001548:	4b4f      	ldr	r3, [pc, #316]	; (8001688 <APP_Control_Process+0x63c>)
 800154a:	edc3 7a00 	vstr	s15, [r3]
			}
			{
				// compute current error
				float const error_current = setpoint_current_ma - present_motor_current_ma;
 800154e:	4b4e      	ldr	r3, [pc, #312]	; (8001688 <APP_Control_Process+0x63c>)
 8001550:	ed93 7a00 	vldr	s14, [r3]
 8001554:	4b4e      	ldr	r3, [pc, #312]	; (8001690 <APP_Control_Process+0x644>)
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800155e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
				// compute pwm setpoint from current error using a PI
				float const pid_current_kp = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KP_L],regs[REG_PID_CURRENT_KP_H]))/1000.0f;
 8001562:	4b41      	ldr	r3, [pc, #260]	; (8001668 <APP_Control_Process+0x61c>)
 8001564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	4a3f      	ldr	r2, [pc, #252]	; (8001668 <APP_Control_Process+0x61c>)
 800156c:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8001570:	4313      	orrs	r3, r2
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800157a:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8001678 <APP_Control_Process+0x62c>
 800157e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001582:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
				float const pid_current_ki = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KI_L],regs[REG_PID_CURRENT_KI_H]))/100.0f;
 8001586:	4b38      	ldr	r3, [pc, #224]	; (8001668 <APP_Control_Process+0x61c>)
 8001588:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	4a36      	ldr	r2, [pc, #216]	; (8001668 <APP_Control_Process+0x61c>)
 8001590:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8001594:	4313      	orrs	r3, r2
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800159e:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001674 <APP_Control_Process+0x628>
 80015a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
				float const pid_current_kff = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KFF_L],regs[REG_PID_CURRENT_KFF_H]))/100.0f;
 80015aa:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <APP_Control_Process+0x61c>)
 80015ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	4a2d      	ldr	r2, [pc, #180]	; (8001668 <APP_Control_Process+0x61c>)
 80015b4:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 80015b8:	4313      	orrs	r3, r2
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c2:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001674 <APP_Control_Process+0x628>
 80015c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ca:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
				float const pwm_limit = (float)(MAKE_SHORT(regs[REG_GOAL_PWM_100_L],regs[REG_GOAL_PWM_100_H]));
 80015ce:	4b26      	ldr	r3, [pc, #152]	; (8001668 <APP_Control_Process+0x61c>)
 80015d0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	4a24      	ldr	r2, [pc, #144]	; (8001668 <APP_Control_Process+0x61c>)
 80015d8:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
 80015dc:	4313      	orrs	r3, r2
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
				setpoint_pwm =
						ALPHA_PWM_SETPOINT * (
								pid_process_antiwindup_clamp_with_ff(
 80015ea:	4b27      	ldr	r3, [pc, #156]	; (8001688 <APP_Control_Process+0x63c>)
 80015ec:	ed93 7a00 	vldr	s14, [r3]
 80015f0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f8:	eeb0 3a67 	vmov.f32	s6, s15
 80015fc:	eddf 2a25 	vldr	s5, [pc, #148]	; 8001694 <APP_Control_Process+0x648>
 8001600:	ed97 2a0e 	vldr	s4, [r7, #56]	; 0x38
 8001604:	eddf 1a23 	vldr	s3, [pc, #140]	; 8001694 <APP_Control_Process+0x648>
 8001608:	ed97 1a10 	vldr	s2, [r7, #64]	; 0x40
 800160c:	edd7 0a11 	vldr	s1, [r7, #68]	; 0x44
 8001610:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001614:	4820      	ldr	r0, [pc, #128]	; (8001698 <APP_Control_Process+0x64c>)
 8001616:	f001 fe7c 	bl	8003312 <pid_process_antiwindup_clamp_with_ff>
 800161a:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_PWM_SETPOINT * (
 800161e:	eddf 7a17 	vldr	s15, [pc, #92]	; 800167c <APP_Control_Process+0x630>
 8001622:	ee27 7a27 	vmul.f32	s14, s14, s15
										pwm_limit,
										0.0f,
										pid_current_kff * setpoint_current_ma
								)
							) +
							(1.0f-ALPHA_PWM_SETPOINT) * setpoint_pwm ;
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <APP_Control_Process+0x650>)
 8001628:	edd3 7a00 	vldr	s15, [r3]
 800162c:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80016a0 <APP_Control_Process+0x654>
 8001630:	ee67 7aa6 	vmul.f32	s15, s15, s13
							) +
 8001634:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_pwm =
 8001638:	4b18      	ldr	r3, [pc, #96]	; (800169c <APP_Control_Process+0x650>)
 800163a:	edc3 7a00 	vstr	s15, [r3]
			}
			// mode change
			if(regs[REG_CONTROL_MODE]!=REG_CONTROL_MODE_POSITION_TORQUE)
 800163e:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <APP_Control_Process+0x61c>)
 8001640:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001644:	2b01      	cmp	r3, #1
 8001646:	f000 840f 	beq.w	8001e68 <APP_Control_Process+0xe1c>
			{
				APP_Control_Reset();
 800164a:	f7ff fc3d 	bl	8000ec8 <APP_Control_Reset>
				current_control_mode = regs[REG_CONTROL_MODE];
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <APP_Control_Process+0x61c>)
 8001650:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001654:	461a      	mov	r2, r3
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <APP_Control_Process+0x658>)
 8001658:	601a      	str	r2, [r3, #0]
			}
			break;
 800165a:	f000 bc05 	b.w	8001e68 <APP_Control_Process+0xe1c>
 800165e:	bf00      	nop
 8001660:	20000000 	.word	0x20000000
 8001664:	200000dc 	.word	0x200000dc
 8001668:	20000150 	.word	0x20000150
 800166c:	200000f4 	.word	0x200000f4
 8001670:	3dcccccd 	.word	0x3dcccccd
 8001674:	42c80000 	.word	0x42c80000
 8001678:	447a0000 	.word	0x447a0000
 800167c:	3df5c28f 	.word	0x3df5c28f
 8001680:	200000fc 	.word	0x200000fc
 8001684:	3f75c28f 	.word	0x3f75c28f
 8001688:	200000e8 	.word	0x200000e8
 800168c:	3d23d710 	.word	0x3d23d710
 8001690:	200000d8 	.word	0x200000d8
 8001694:	00000000 	.word	0x00000000
 8001698:	20000108 	.word	0x20000108
 800169c:	200000e4 	.word	0x200000e4
 80016a0:	3f6147ae 	.word	0x3f6147ae
 80016a4:	20000004 	.word	0x20000004


		case REG_CONTROL_MODE_VELOCITY_PROFIL_POSITION_TORQUE:
			if(entering_state)
 80016a8:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <APP_Control_Process+0x7d4>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d046      	beq.n	800173e <APP_Control_Process+0x6f2>
			{
				entering_state = false;
 80016b0:	4b5b      	ldr	r3, [pc, #364]	; (8001820 <APP_Control_Process+0x7d4>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	701a      	strb	r2, [r3, #0]
				// init goal RAM registers according this control mode
				regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 80016b6:	4b5b      	ldr	r3, [pc, #364]	; (8001824 <APP_Control_Process+0x7d8>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80016c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016c8:	ee17 3a90 	vmov	r3, s15
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	4b55      	ldr	r3, [pc, #340]	; (8001828 <APP_Control_Process+0x7dc>)
 80016d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
				regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 80016d6:	4b53      	ldr	r3, [pc, #332]	; (8001824 <APP_Control_Process+0x7d8>)
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80016e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e8:	ee17 3a90 	vmov	r3, s15
 80016ec:	b21b      	sxth	r3, r3
 80016ee:	121b      	asrs	r3, r3, #8
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	4b4c      	ldr	r3, [pc, #304]	; (8001828 <APP_Control_Process+0x7dc>)
 80016f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				// init limit RAM registers according this control mode
				regs[REG_GOAL_VELOCITY_DPS_L] = regs[REG_MAX_VELOCITY_DPS_L];
 80016fa:	4b4b      	ldr	r3, [pc, #300]	; (8001828 <APP_Control_Process+0x7dc>)
 80016fc:	7d1a      	ldrb	r2, [r3, #20]
 80016fe:	4b4a      	ldr	r3, [pc, #296]	; (8001828 <APP_Control_Process+0x7dc>)
 8001700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				regs[REG_GOAL_VELOCITY_DPS_H] = regs[REG_MAX_VELOCITY_DPS_H];
 8001704:	4b48      	ldr	r3, [pc, #288]	; (8001828 <APP_Control_Process+0x7dc>)
 8001706:	7d5a      	ldrb	r2, [r3, #21]
 8001708:	4b47      	ldr	r3, [pc, #284]	; (8001828 <APP_Control_Process+0x7dc>)
 800170a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				regs[REG_GOAL_CURRENT_MA_L] = regs[REG_MAX_CURRENT_MA_L];
 800170e:	4b46      	ldr	r3, [pc, #280]	; (8001828 <APP_Control_Process+0x7dc>)
 8001710:	7e1a      	ldrb	r2, [r3, #24]
 8001712:	4b45      	ldr	r3, [pc, #276]	; (8001828 <APP_Control_Process+0x7dc>)
 8001714:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
				regs[REG_GOAL_CURRENT_MA_H] = regs[REG_MAX_CURRENT_MA_H];
 8001718:	4b43      	ldr	r3, [pc, #268]	; (8001828 <APP_Control_Process+0x7dc>)
 800171a:	7e5a      	ldrb	r2, [r3, #25]
 800171c:	4b42      	ldr	r3, [pc, #264]	; (8001828 <APP_Control_Process+0x7dc>)
 800171e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
				regs[REG_GOAL_PWM_100_L] = regs[REG_MAX_PWM_100_L];
 8001722:	4b41      	ldr	r3, [pc, #260]	; (8001828 <APP_Control_Process+0x7dc>)
 8001724:	7e9a      	ldrb	r2, [r3, #26]
 8001726:	4b40      	ldr	r3, [pc, #256]	; (8001828 <APP_Control_Process+0x7dc>)
 8001728:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
				regs[REG_GOAL_PWM_100_H] = regs[REG_MAX_PWM_100_H];
 800172c:	4b3e      	ldr	r3, [pc, #248]	; (8001828 <APP_Control_Process+0x7dc>)
 800172e:	7eda      	ldrb	r2, [r3, #27]
 8001730:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <APP_Control_Process+0x7dc>)
 8001732:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				// set setpoint position at current position
				setpoint_position_deg = present_position_deg;
 8001736:	4b3b      	ldr	r3, [pc, #236]	; (8001824 <APP_Control_Process+0x7d8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a3c      	ldr	r2, [pc, #240]	; (800182c <APP_Control_Process+0x7e0>)
 800173c:	6013      	str	r3, [r2, #0]
			}
			{
				// limit goal position
				float const min_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MIN_POSITION_DEG_L],regs[REG_MIN_POSITION_DEG_H]));
 800173e:	4b3a      	ldr	r3, [pc, #232]	; (8001828 <APP_Control_Process+0x7dc>)
 8001740:	7c5b      	ldrb	r3, [r3, #17]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	4a38      	ldr	r2, [pc, #224]	; (8001828 <APP_Control_Process+0x7dc>)
 8001746:	7c12      	ldrb	r2, [r2, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	ee07 3a90 	vmov	s15, r3
 800174e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001752:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
				float const max_goal_position_deg = (float)(MAKE_SHORT(regs[REG_MAX_POSITION_DEG_L],regs[REG_MAX_POSITION_DEG_H]));
 8001756:	4b34      	ldr	r3, [pc, #208]	; (8001828 <APP_Control_Process+0x7dc>)
 8001758:	7cdb      	ldrb	r3, [r3, #19]
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	4a32      	ldr	r2, [pc, #200]	; (8001828 <APP_Control_Process+0x7dc>)
 800175e:	7c92      	ldrb	r2, [r2, #18]
 8001760:	4313      	orrs	r3, r2
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800176a:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc
				float goal_position_deg = 0.1f * (float)(MAKE_SHORT(regs[REG_GOAL_POSITION_DEG_L],regs[REG_GOAL_POSITION_DEG_H]));
 800176e:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <APP_Control_Process+0x7dc>)
 8001770:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001774:	021b      	lsls	r3, r3, #8
 8001776:	4a2c      	ldr	r2, [pc, #176]	; (8001828 <APP_Control_Process+0x7dc>)
 8001778:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 800177c:	4313      	orrs	r3, r2
 800177e:	ee07 3a90 	vmov	s15, r3
 8001782:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001786:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001830 <APP_Control_Process+0x7e4>
 800178a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800178e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
				goal_position_deg = fconstrain(goal_position_deg,min_goal_position_deg,max_goal_position_deg);
 8001792:	ed97 1a2f 	vldr	s2, [r7, #188]	; 0xbc
 8001796:	edd7 0a30 	vldr	s1, [r7, #192]	; 0xc0
 800179a:	ed97 0a2e 	vldr	s0, [r7, #184]	; 0xb8
 800179e:	f001 fd33 	bl	8003208 <fconstrain>
 80017a2:	ed87 0a2e 	vstr	s0, [r7, #184]	; 0xb8
				// compute position setpoint from goal position
				float const max_velocity_dps = (float)(MAKE_SHORT(regs[REG_GOAL_VELOCITY_DPS_L],regs[REG_GOAL_VELOCITY_DPS_H]));
 80017a6:	4b20      	ldr	r3, [pc, #128]	; (8001828 <APP_Control_Process+0x7dc>)
 80017a8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80017ac:	021b      	lsls	r3, r3, #8
 80017ae:	4a1e      	ldr	r2, [pc, #120]	; (8001828 <APP_Control_Process+0x7dc>)
 80017b0:	f892 2045 	ldrb.w	r2, [r2, #69]	; 0x45
 80017b4:	4313      	orrs	r3, r2
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017be:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
				float const max_acceleration_dpss = (float)(MAKE_SHORT(regs[REG_MAX_ACCELERATION_DPSS_L],regs[REG_MAX_ACCELERATION_DPSS_H]));
 80017c2:	4b19      	ldr	r3, [pc, #100]	; (8001828 <APP_Control_Process+0x7dc>)
 80017c4:	7ddb      	ldrb	r3, [r3, #23]
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	4a17      	ldr	r2, [pc, #92]	; (8001828 <APP_Control_Process+0x7dc>)
 80017ca:	7d92      	ldrb	r2, [r2, #22]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d6:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
				// trapezoidal profile for setpoint position
				// compute remaining distance between setpoint position to goal position
				float const remaining_distance_deg = goal_position_deg - setpoint_position_deg;
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <APP_Control_Process+0x7e0>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80017e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e8:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
				// compute maximun velocity to be able to stop at goal position
				float vmax = sqrtf( 2.0f * max_acceleration_dpss * fabsf(remaining_distance_deg) );
 80017ec:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80017f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017f4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80017f8:	eef0 7ae7 	vabs.f32	s15, s15
 80017fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001800:	eeb0 0a67 	vmov.f32	s0, s15
 8001804:	f009 fa72 	bl	800acec <sqrtf>
 8001808:	ed87 0a2a 	vstr	s0, [r7, #168]	; 0xa8
				// restore sign
				vmax = ( remaining_distance_deg>0.0f) ? vmax : -vmax;
 800180c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001810:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	dd0c      	ble.n	8001834 <APP_Control_Process+0x7e8>
 800181a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800181e:	e00d      	b.n	800183c <APP_Control_Process+0x7f0>
 8001820:	20000000 	.word	0x20000000
 8001824:	200000dc 	.word	0x200000dc
 8001828:	20000150 	.word	0x20000150
 800182c:	200000f4 	.word	0x200000f4
 8001830:	3dcccccd 	.word	0x3dcccccd
 8001834:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001838:	eef1 7a67 	vneg.f32	s15, s15
 800183c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
				// limit maximum velocity, when far from stop
				vmax = fconstrain(vmax,-max_velocity_dps,max_velocity_dps);
 8001840:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001844:	eef1 7a67 	vneg.f32	s15, s15
 8001848:	ed97 1a2d 	vldr	s2, [r7, #180]	; 0xb4
 800184c:	eef0 0a67 	vmov.f32	s1, s15
 8001850:	ed97 0a2a 	vldr	s0, [r7, #168]	; 0xa8
 8001854:	f001 fcd8 	bl	8003208 <fconstrain>
 8001858:	ed87 0a2a 	vstr	s0, [r7, #168]	; 0xa8
				// compute distance between maximun velocity and current velocity
				float delta_v = vmax - setpoint_velocity_dps;
 800185c:	4bbf      	ldr	r3, [pc, #764]	; (8001b5c <APP_Control_Process+0xb10>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001866:	ee77 7a67 	vsub.f32	s15, s14, s15
 800186a:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
				// now compute new velocity according acceleration
				setpoint_velocity_dps += fconstrain(delta_v, (-max_acceleration_dpss/LOOP_FREQUENCY_HZ), (max_acceleration_dpss/LOOP_FREQUENCY_HZ));
 800186e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001872:	eef1 7a67 	vneg.f32	s15, s15
 8001876:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8001b60 <APP_Control_Process+0xb14>
 800187a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800187e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001882:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8001b60 <APP_Control_Process+0xb14>
 8001886:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800188a:	eeb0 1a46 	vmov.f32	s2, s12
 800188e:	eef0 0a66 	vmov.f32	s1, s13
 8001892:	ed97 0a29 	vldr	s0, [r7, #164]	; 0xa4
 8001896:	f001 fcb7 	bl	8003208 <fconstrain>
 800189a:	eeb0 7a40 	vmov.f32	s14, s0
 800189e:	4baf      	ldr	r3, [pc, #700]	; (8001b5c <APP_Control_Process+0xb10>)
 80018a0:	edd3 7a00 	vldr	s15, [r3]
 80018a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a8:	4bac      	ldr	r3, [pc, #688]	; (8001b5c <APP_Control_Process+0xb10>)
 80018aa:	edc3 7a00 	vstr	s15, [r3]
				// now compute new position
				setpoint_position_deg += (setpoint_velocity_dps/LOOP_FREQUENCY_HZ);
 80018ae:	4bab      	ldr	r3, [pc, #684]	; (8001b5c <APP_Control_Process+0xb10>)
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	eddf 6aaa 	vldr	s13, [pc, #680]	; 8001b60 <APP_Control_Process+0xb14>
 80018b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018bc:	4ba9      	ldr	r3, [pc, #676]	; (8001b64 <APP_Control_Process+0xb18>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c6:	4ba7      	ldr	r3, [pc, #668]	; (8001b64 <APP_Control_Process+0xb18>)
 80018c8:	edc3 7a00 	vstr	s15, [r3]
				// now compute acceleration
				setpoint_acceleration_dpss = (setpoint_velocity_dps - last_setpoint_velocity_dps)*LOOP_FREQUENCY_HZ;
 80018cc:	4ba3      	ldr	r3, [pc, #652]	; (8001b5c <APP_Control_Process+0xb10>)
 80018ce:	ed93 7a00 	vldr	s14, [r3]
 80018d2:	4ba5      	ldr	r3, [pc, #660]	; (8001b68 <APP_Control_Process+0xb1c>)
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018dc:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8001b60 <APP_Control_Process+0xb14>
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e4:	4ba1      	ldr	r3, [pc, #644]	; (8001b6c <APP_Control_Process+0xb20>)
 80018e6:	edc3 7a00 	vstr	s15, [r3]
				last_setpoint_velocity_dps =  setpoint_velocity_dps;
 80018ea:	4b9c      	ldr	r3, [pc, #624]	; (8001b5c <APP_Control_Process+0xb10>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a9e      	ldr	r2, [pc, #632]	; (8001b68 <APP_Control_Process+0xb1c>)
 80018f0:	6013      	str	r3, [r2, #0]
				// compute current setpoint from position setpoint using a PID position and velocity/acceleration feed forwards
				float const pid_vel_kff = (float)(MAKE_SHORT(regs[REG_PID_VELOCITY_KFF_L],regs[REG_PID_VELOCITY_KFF_H]))/1000.0f;
 80018f2:	4b9f      	ldr	r3, [pc, #636]	; (8001b70 <APP_Control_Process+0xb24>)
 80018f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	4a9d      	ldr	r2, [pc, #628]	; (8001b70 <APP_Control_Process+0xb24>)
 80018fc:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001900:	4313      	orrs	r3, r2
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800190a:	eddf 6a95 	vldr	s13, [pc, #596]	; 8001b60 <APP_Control_Process+0xb14>
 800190e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001912:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
				float const pid_acc_kff = (float)(MAKE_SHORT(regs[REG_PID_ACCELERATION_KFF_L],regs[REG_PID_ACCELERATION_KFF_H]))/100000.0f;
 8001916:	4b96      	ldr	r3, [pc, #600]	; (8001b70 <APP_Control_Process+0xb24>)
 8001918:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800191c:	021b      	lsls	r3, r3, #8
 800191e:	4a94      	ldr	r2, [pc, #592]	; (8001b70 <APP_Control_Process+0xb24>)
 8001920:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001924:	4313      	orrs	r3, r2
 8001926:	ee07 3a90 	vmov	s15, r3
 800192a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800192e:	eddf 6a91 	vldr	s13, [pc, #580]	; 8001b74 <APP_Control_Process+0xb28>
 8001932:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001936:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
				float const velocity_feed_forward = pid_vel_kff * setpoint_velocity_dps;
 800193a:	4b88      	ldr	r3, [pc, #544]	; (8001b5c <APP_Control_Process+0xb10>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8001944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001948:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
				float const acceleration_feed_forward = pid_acc_kff * setpoint_acceleration_dpss;
 800194c:	4b87      	ldr	r3, [pc, #540]	; (8001b6c <APP_Control_Process+0xb20>)
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8001956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800195a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
				// compute position error
				float const error_position = setpoint_position_deg - present_position_deg;
 800195e:	4b81      	ldr	r3, [pc, #516]	; (8001b64 <APP_Control_Process+0xb18>)
 8001960:	ed93 7a00 	vldr	s14, [r3]
 8001964:	4b84      	ldr	r3, [pc, #528]	; (8001b78 <APP_Control_Process+0xb2c>)
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
				// compute current setpoint from position error using a PID position
				float const pid_pos_kp = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KP_L],regs[REG_PID_POSITION_KP_H]))/100.0f;
 8001972:	4b7f      	ldr	r3, [pc, #508]	; (8001b70 <APP_Control_Process+0xb24>)
 8001974:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	4a7d      	ldr	r2, [pc, #500]	; (8001b70 <APP_Control_Process+0xb24>)
 800197c:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 8001980:	4313      	orrs	r3, r2
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800198a:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8001b7c <APP_Control_Process+0xb30>
 800198e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001992:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
				float const pid_pos_ki = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KI_L],regs[REG_PID_POSITION_KI_H]))/1000.0f;
 8001996:	4b76      	ldr	r3, [pc, #472]	; (8001b70 <APP_Control_Process+0xb24>)
 8001998:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800199c:	021b      	lsls	r3, r3, #8
 800199e:	4a74      	ldr	r2, [pc, #464]	; (8001b70 <APP_Control_Process+0xb24>)
 80019a0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80019a4:	4313      	orrs	r3, r2
 80019a6:	ee07 3a90 	vmov	s15, r3
 80019aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ae:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8001b60 <APP_Control_Process+0xb14>
 80019b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
				float const pid_pos_kd = (float)(MAKE_SHORT(regs[REG_PID_POSITION_KD_L],regs[REG_PID_POSITION_KD_H]))/10.0f;
 80019ba:	4b6d      	ldr	r3, [pc, #436]	; (8001b70 <APP_Control_Process+0xb24>)
 80019bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	4a6b      	ldr	r2, [pc, #428]	; (8001b70 <APP_Control_Process+0xb24>)
 80019c4:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 80019c8:	4313      	orrs	r3, r2
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80019d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019da:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
				float const current_limit = (float)(MAKE_SHORT(regs[REG_GOAL_CURRENT_MA_L],regs[REG_GOAL_CURRENT_MA_H]));
 80019de:	4b64      	ldr	r3, [pc, #400]	; (8001b70 <APP_Control_Process+0xb24>)
 80019e0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	4a62      	ldr	r2, [pc, #392]	; (8001b70 <APP_Control_Process+0xb24>)
 80019e8:	f892 2047 	ldrb.w	r2, [r2, #71]	; 0x47
 80019ec:	4313      	orrs	r3, r2
 80019ee:	ee07 3a90 	vmov	s15, r3
 80019f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
				setpoint_current_ma =
						ALPHA_CURRENT_SETPOINT * (
								pid_process_antiwindup_clamp_with_ff(
 80019fa:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80019fe:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001a02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a06:	eeb0 3a67 	vmov.f32	s6, s15
 8001a0a:	eddf 2a5d 	vldr	s5, [pc, #372]	; 8001b80 <APP_Control_Process+0xb34>
 8001a0e:	ed97 2a20 	vldr	s4, [r7, #128]	; 0x80
 8001a12:	edd7 1a21 	vldr	s3, [r7, #132]	; 0x84
 8001a16:	ed97 1a22 	vldr	s2, [r7, #136]	; 0x88
 8001a1a:	edd7 0a23 	vldr	s1, [r7, #140]	; 0x8c
 8001a1e:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001a22:	4858      	ldr	r0, [pc, #352]	; (8001b84 <APP_Control_Process+0xb38>)
 8001a24:	f001 fc75 	bl	8003312 <pid_process_antiwindup_clamp_with_ff>
 8001a28:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_CURRENT_SETPOINT * (
 8001a2c:	eddf 7a56 	vldr	s15, [pc, #344]	; 8001b88 <APP_Control_Process+0xb3c>
 8001a30:	ee27 7a27 	vmul.f32	s14, s14, s15
										current_limit,
										ALPHA_VELOCITY,
										velocity_feed_forward+acceleration_feed_forward
								)
						) +
						(1.0f-ALPHA_CURRENT_SETPOINT) * setpoint_current_ma;
 8001a34:	4b55      	ldr	r3, [pc, #340]	; (8001b8c <APP_Control_Process+0xb40>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	eddf 6a55 	vldr	s13, [pc, #340]	; 8001b90 <APP_Control_Process+0xb44>
 8001a3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
						) +
 8001a42:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_current_ma =
 8001a46:	4b51      	ldr	r3, [pc, #324]	; (8001b8c <APP_Control_Process+0xb40>)
 8001a48:	edc3 7a00 	vstr	s15, [r3]
			}
			{
				// compute current error
				float const error_current = setpoint_current_ma - present_motor_current_ma;
 8001a4c:	4b4f      	ldr	r3, [pc, #316]	; (8001b8c <APP_Control_Process+0xb40>)
 8001a4e:	ed93 7a00 	vldr	s14, [r3]
 8001a52:	4b50      	ldr	r3, [pc, #320]	; (8001b94 <APP_Control_Process+0xb48>)
 8001a54:	edd3 7a00 	vldr	s15, [r3]
 8001a58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a5c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
				// compute pwm setpoint from current error using a PI
				float const pid_current_kp = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KP_L],regs[REG_PID_CURRENT_KP_H]))/1000.0f;
 8001a60:	4b43      	ldr	r3, [pc, #268]	; (8001b70 <APP_Control_Process+0xb24>)
 8001a62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	4a41      	ldr	r2, [pc, #260]	; (8001b70 <APP_Control_Process+0xb24>)
 8001a6a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	ee07 3a90 	vmov	s15, r3
 8001a74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a78:	eddf 6a39 	vldr	s13, [pc, #228]	; 8001b60 <APP_Control_Process+0xb14>
 8001a7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a80:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
				float const pid_current_ki = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KI_L],regs[REG_PID_CURRENT_KI_H]))/100.0f;
 8001a84:	4b3a      	ldr	r3, [pc, #232]	; (8001b70 <APP_Control_Process+0xb24>)
 8001a86:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001a8a:	021b      	lsls	r3, r3, #8
 8001a8c:	4a38      	ldr	r2, [pc, #224]	; (8001b70 <APP_Control_Process+0xb24>)
 8001a8e:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8001a92:	4313      	orrs	r3, r2
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a9c:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001b7c <APP_Control_Process+0xb30>
 8001aa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aa4:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
				float const pid_current_kff = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KFF_L],regs[REG_PID_CURRENT_KFF_H]))/100.0f;
 8001aa8:	4b31      	ldr	r3, [pc, #196]	; (8001b70 <APP_Control_Process+0xb24>)
 8001aaa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	4a2f      	ldr	r2, [pc, #188]	; (8001b70 <APP_Control_Process+0xb24>)
 8001ab2:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	ee07 3a90 	vmov	s15, r3
 8001abc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ac0:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001b7c <APP_Control_Process+0xb30>
 8001ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac8:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
				float const pwm_limit = (float)(MAKE_SHORT(regs[REG_GOAL_PWM_100_L],regs[REG_GOAL_PWM_100_H]));
 8001acc:	4b28      	ldr	r3, [pc, #160]	; (8001b70 <APP_Control_Process+0xb24>)
 8001ace:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001ad2:	021b      	lsls	r3, r3, #8
 8001ad4:	4a26      	ldr	r2, [pc, #152]	; (8001b70 <APP_Control_Process+0xb24>)
 8001ad6:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
 8001ada:	4313      	orrs	r3, r2
 8001adc:	ee07 3a90 	vmov	s15, r3
 8001ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae4:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
				setpoint_pwm =
						ALPHA_PWM_SETPOINT * (
								pid_process_antiwindup_clamp_with_ff(
 8001ae8:	4b28      	ldr	r3, [pc, #160]	; (8001b8c <APP_Control_Process+0xb40>)
 8001aea:	ed93 7a00 	vldr	s14, [r3]
 8001aee:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af6:	eeb0 3a67 	vmov.f32	s6, s15
 8001afa:	eddf 2a27 	vldr	s5, [pc, #156]	; 8001b98 <APP_Control_Process+0xb4c>
 8001afe:	ed97 2a1b 	vldr	s4, [r7, #108]	; 0x6c
 8001b02:	eddf 1a25 	vldr	s3, [pc, #148]	; 8001b98 <APP_Control_Process+0xb4c>
 8001b06:	ed97 1a1d 	vldr	s2, [r7, #116]	; 0x74
 8001b0a:	edd7 0a1e 	vldr	s1, [r7, #120]	; 0x78
 8001b0e:	ed97 0a1f 	vldr	s0, [r7, #124]	; 0x7c
 8001b12:	4822      	ldr	r0, [pc, #136]	; (8001b9c <APP_Control_Process+0xb50>)
 8001b14:	f001 fbfd 	bl	8003312 <pid_process_antiwindup_clamp_with_ff>
 8001b18:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_PWM_SETPOINT * (
 8001b1c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8001b80 <APP_Control_Process+0xb34>
 8001b20:	ee27 7a27 	vmul.f32	s14, s14, s15
										pwm_limit,
										0.0f,
										pid_current_kff * setpoint_current_ma
								)
							) +
							(1.0f-ALPHA_PWM_SETPOINT) * setpoint_pwm ;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	; (8001ba0 <APP_Control_Process+0xb54>)
 8001b26:	edd3 7a00 	vldr	s15, [r3]
 8001b2a:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8001ba4 <APP_Control_Process+0xb58>
 8001b2e:	ee67 7aa6 	vmul.f32	s15, s15, s13
							) +
 8001b32:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_pwm =
 8001b36:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <APP_Control_Process+0xb54>)
 8001b38:	edc3 7a00 	vstr	s15, [r3]
			}
			// mode change
			if(regs[REG_CONTROL_MODE]!=REG_CONTROL_MODE_VELOCITY_PROFIL_POSITION_TORQUE)
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <APP_Control_Process+0xb24>)
 8001b3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	f000 8192 	beq.w	8001e6c <APP_Control_Process+0xe20>
			{
				APP_Control_Reset();
 8001b48:	f7ff f9be 	bl	8000ec8 <APP_Control_Reset>
				current_control_mode = regs[REG_CONTROL_MODE];
 8001b4c:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <APP_Control_Process+0xb24>)
 8001b4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b52:	461a      	mov	r2, r3
 8001b54:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <APP_Control_Process+0xb5c>)
 8001b56:	601a      	str	r2, [r3, #0]
			}
			break;
 8001b58:	e188      	b.n	8001e6c <APP_Control_Process+0xe20>
 8001b5a:	bf00      	nop
 8001b5c:	200000f0 	.word	0x200000f0
 8001b60:	447a0000 	.word	0x447a0000
 8001b64:	200000f4 	.word	0x200000f4
 8001b68:	2000011c 	.word	0x2000011c
 8001b6c:	200000ec 	.word	0x200000ec
 8001b70:	20000150 	.word	0x20000150
 8001b74:	47c35000 	.word	0x47c35000
 8001b78:	200000dc 	.word	0x200000dc
 8001b7c:	42c80000 	.word	0x42c80000
 8001b80:	3df5c28f 	.word	0x3df5c28f
 8001b84:	200000fc 	.word	0x200000fc
 8001b88:	3f75c28f 	.word	0x3f75c28f
 8001b8c:	200000e8 	.word	0x200000e8
 8001b90:	3d23d710 	.word	0x3d23d710
 8001b94:	200000d8 	.word	0x200000d8
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	20000108 	.word	0x20000108
 8001ba0:	200000e4 	.word	0x200000e4
 8001ba4:	3f6147ae 	.word	0x3f6147ae
 8001ba8:	20000004 	.word	0x20000004

		case REG_CONTROL_MODE_CURRENT:
			if(entering_state)
 8001bac:	4bc8      	ldr	r3, [pc, #800]	; (8001ed0 <APP_Control_Process+0xe84>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d03e      	beq.n	8001c32 <APP_Control_Process+0xbe6>
			{
				entering_state = false;
 8001bb4:	4bc6      	ldr	r3, [pc, #792]	; (8001ed0 <APP_Control_Process+0xe84>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
				// init goal RAM registers according this control mode
				regs[REG_GOAL_CURRENT_MA_L] = 0;
 8001bba:	4bc6      	ldr	r3, [pc, #792]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
				regs[REG_GOAL_CURRENT_MA_H] = 0;
 8001bc2:	4bc4      	ldr	r3, [pc, #784]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
				// init limit RAM registers according this control mode
				regs[REG_GOAL_PWM_100_L] = regs[REG_MAX_PWM_100_L];
 8001bca:	4bc2      	ldr	r3, [pc, #776]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bcc:	7e9a      	ldrb	r2, [r3, #26]
 8001bce:	4bc1      	ldr	r3, [pc, #772]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bd0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
				regs[REG_GOAL_PWM_100_H] = regs[REG_MAX_PWM_100_H];
 8001bd4:	4bbf      	ldr	r3, [pc, #764]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bd6:	7eda      	ldrb	r2, [r3, #27]
 8001bd8:	4bbe      	ldr	r3, [pc, #760]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bda:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				// reset unused RAM registers
				regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 8001bde:	4bbe      	ldr	r3, [pc, #760]	; (8001ed8 <APP_Control_Process+0xe8c>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf0:	ee17 3a90 	vmov	r3, s15
 8001bf4:	b21b      	sxth	r3, r3
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4bb6      	ldr	r3, [pc, #728]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001bfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
				regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 8001bfe:	4bb6      	ldr	r3, [pc, #728]	; (8001ed8 <APP_Control_Process+0xe8c>)
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c10:	ee17 3a90 	vmov	r3, s15
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	121b      	asrs	r3, r3, #8
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	4bad      	ldr	r3, [pc, #692]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				regs[REG_GOAL_VELOCITY_DPS_L] = 0;
 8001c22:	4bac      	ldr	r3, [pc, #688]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				regs[REG_GOAL_VELOCITY_DPS_H] = 0;
 8001c2a:	4baa      	ldr	r3, [pc, #680]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			{
				float const goal_current = (int16_t)(MAKE_SHORT(regs[REG_GOAL_CURRENT_MA_L],regs[REG_GOAL_CURRENT_MA_H]));
 8001c32:	4ba8      	ldr	r3, [pc, #672]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c34:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	b21a      	sxth	r2, r3
 8001c3c:	4ba5      	ldr	r3, [pc, #660]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c3e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8001c42:	b21b      	sxth	r3, r3
 8001c44:	4313      	orrs	r3, r2
 8001c46:	b21b      	sxth	r3, r3
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c50:	edc7 7a36 	vstr	s15, [r7, #216]	; 0xd8
				//float const current_limit = (float)(MAKE_SHORT(regs[REG_MAX_CURRENT_MA_L],regs[REG_MAX_CURRENT_MA_H]));
				//setpoint_current_ma = fconstrain(goal_current,-current_limit,current_limit);
				setpoint_current_ma = goal_current;
 8001c54:	4aa1      	ldr	r2, [pc, #644]	; (8001edc <APP_Control_Process+0xe90>)
 8001c56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001c5a:	6013      	str	r3, [r2, #0]
				// compute current error
				float const error_current = setpoint_current_ma - present_motor_current_ma;
 8001c5c:	4b9f      	ldr	r3, [pc, #636]	; (8001edc <APP_Control_Process+0xe90>)
 8001c5e:	ed93 7a00 	vldr	s14, [r3]
 8001c62:	4b9f      	ldr	r3, [pc, #636]	; (8001ee0 <APP_Control_Process+0xe94>)
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6c:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
				// compute pwm setpoint from current error using a PI
				float const pid_current_kp = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KP_L],regs[REG_PID_CURRENT_KP_H]))/1000.0f;
 8001c70:	4b98      	ldr	r3, [pc, #608]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	4a96      	ldr	r2, [pc, #600]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c7a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	ee07 3a90 	vmov	s15, r3
 8001c84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c88:	eddf 6a96 	vldr	s13, [pc, #600]	; 8001ee4 <APP_Control_Process+0xe98>
 8001c8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c90:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0
				float const pid_current_ki = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KI_L],regs[REG_PID_CURRENT_KI_H]))/100.0f;
 8001c94:	4b8f      	ldr	r3, [pc, #572]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c96:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	4a8d      	ldr	r2, [pc, #564]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001c9e:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	ee07 3a90 	vmov	s15, r3
 8001ca8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cac:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8001ee8 <APP_Control_Process+0xe9c>
 8001cb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cb4:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
				float const pid_current_kff = (float)(MAKE_SHORT(regs[REG_PID_CURRENT_KFF_L],regs[REG_PID_CURRENT_KFF_H]))/100.0f;
 8001cb8:	4b86      	ldr	r3, [pc, #536]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001cba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	4a84      	ldr	r2, [pc, #528]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001cc2:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	ee07 3a90 	vmov	s15, r3
 8001ccc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd0:	eddf 6a85 	vldr	s13, [pc, #532]	; 8001ee8 <APP_Control_Process+0xe9c>
 8001cd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cd8:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
				float const pwm_limit = (float)(MAKE_SHORT(regs[REG_GOAL_PWM_100_L],regs[REG_GOAL_PWM_100_H]));
 8001cdc:	4b7d      	ldr	r3, [pc, #500]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001cde:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	4a7b      	ldr	r2, [pc, #492]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001ce6:	f892 2049 	ldrb.w	r2, [r2, #73]	; 0x49
 8001cea:	4313      	orrs	r3, r2
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cf4:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
				setpoint_pwm =
						ALPHA_PWM_SETPOINT * (
								pid_process_antiwindup_clamp_with_ff(
 8001cf8:	4b78      	ldr	r3, [pc, #480]	; (8001edc <APP_Control_Process+0xe90>)
 8001cfa:	ed93 7a00 	vldr	s14, [r3]
 8001cfe:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8001d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d06:	eeb0 3a67 	vmov.f32	s6, s15
 8001d0a:	eddf 2a78 	vldr	s5, [pc, #480]	; 8001eec <APP_Control_Process+0xea0>
 8001d0e:	ed97 2a31 	vldr	s4, [r7, #196]	; 0xc4
 8001d12:	eddf 1a76 	vldr	s3, [pc, #472]	; 8001eec <APP_Control_Process+0xea0>
 8001d16:	ed97 1a33 	vldr	s2, [r7, #204]	; 0xcc
 8001d1a:	edd7 0a34 	vldr	s1, [r7, #208]	; 0xd0
 8001d1e:	ed97 0a35 	vldr	s0, [r7, #212]	; 0xd4
 8001d22:	4873      	ldr	r0, [pc, #460]	; (8001ef0 <APP_Control_Process+0xea4>)
 8001d24:	f001 faf5 	bl	8003312 <pid_process_antiwindup_clamp_with_ff>
 8001d28:	eeb0 7a40 	vmov.f32	s14, s0
						ALPHA_PWM_SETPOINT * (
 8001d2c:	eddf 7a71 	vldr	s15, [pc, #452]	; 8001ef4 <APP_Control_Process+0xea8>
 8001d30:	ee27 7a27 	vmul.f32	s14, s14, s15
										pwm_limit,
										0.0f,
										pid_current_kff * setpoint_current_ma
								)
							) +
							(1.0f-ALPHA_PWM_SETPOINT) * setpoint_pwm ;
 8001d34:	4b70      	ldr	r3, [pc, #448]	; (8001ef8 <APP_Control_Process+0xeac>)
 8001d36:	edd3 7a00 	vldr	s15, [r3]
 8001d3a:	eddf 6a70 	vldr	s13, [pc, #448]	; 8001efc <APP_Control_Process+0xeb0>
 8001d3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
							) +
 8001d42:	ee77 7a27 	vadd.f32	s15, s14, s15
				setpoint_pwm =
 8001d46:	4b6c      	ldr	r3, [pc, #432]	; (8001ef8 <APP_Control_Process+0xeac>)
 8001d48:	edc3 7a00 	vstr	s15, [r3]
			}
			// mode change
			if(regs[REG_CONTROL_MODE]!=REG_CONTROL_MODE_CURRENT)
 8001d4c:	4b61      	ldr	r3, [pc, #388]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	f000 808c 	beq.w	8001e70 <APP_Control_Process+0xe24>
			{
				APP_Control_Reset();
 8001d58:	f7ff f8b6 	bl	8000ec8 <APP_Control_Reset>
				current_control_mode = regs[REG_CONTROL_MODE];
 8001d5c:	4b5d      	ldr	r3, [pc, #372]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001d5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d62:	461a      	mov	r2, r3
 8001d64:	4b66      	ldr	r3, [pc, #408]	; (8001f00 <APP_Control_Process+0xeb4>)
 8001d66:	601a      	str	r2, [r3, #0]
			}
			break;
 8001d68:	e082      	b.n	8001e70 <APP_Control_Process+0xe24>


		case REG_CONTROL_MODE_PWM:
			if(entering_state)
 8001d6a:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <APP_Control_Process+0xe84>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d03c      	beq.n	8001dec <APP_Control_Process+0xda0>
			{
				entering_state = false;
 8001d72:	4b57      	ldr	r3, [pc, #348]	; (8001ed0 <APP_Control_Process+0xe84>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
				// init goal RAM registers according this control mode
				regs[REG_GOAL_PWM_100_L] = 0;
 8001d78:	4b56      	ldr	r3, [pc, #344]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
				regs[REG_GOAL_PWM_100_H] = 0;
 8001d80:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
				// reset unused RAM registers
				regs[REG_GOAL_POSITION_DEG_L] = LOW_BYTE((int16_t)(present_position_deg*10.0f));
 8001d88:	4b53      	ldr	r3, [pc, #332]	; (8001ed8 <APP_Control_Process+0xe8c>)
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d9a:	ee17 3a90 	vmov	r3, s15
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	4b4c      	ldr	r3, [pc, #304]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001da4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
				regs[REG_GOAL_POSITION_DEG_H] = HIGH_BYTE((int16_t)(present_position_deg*10.0f));
 8001da8:	4b4b      	ldr	r3, [pc, #300]	; (8001ed8 <APP_Control_Process+0xe8c>)
 8001daa:	edd3 7a00 	vldr	s15, [r3]
 8001dae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001db2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dba:	ee17 3a90 	vmov	r3, s15
 8001dbe:	b21b      	sxth	r3, r3
 8001dc0:	121b      	asrs	r3, r3, #8
 8001dc2:	b21b      	sxth	r3, r3
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b43      	ldr	r3, [pc, #268]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
				regs[REG_GOAL_VELOCITY_DPS_L] = 0;
 8001dcc:	4b41      	ldr	r3, [pc, #260]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				regs[REG_GOAL_VELOCITY_DPS_H] = 0;
 8001dd4:	4b3f      	ldr	r3, [pc, #252]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				regs[REG_GOAL_CURRENT_MA_L] = 0;
 8001ddc:	4b3d      	ldr	r3, [pc, #244]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
				regs[REG_GOAL_CURRENT_MA_H] = 0;
 8001de4:	4b3b      	ldr	r3, [pc, #236]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			}
			// compute pwm setpoint from goal pwm
			{
				float const goal_pwm = (int16_t)(MAKE_SHORT(regs[REG_GOAL_PWM_100_L],regs[REG_GOAL_PWM_100_H]));
 8001dec:	4b39      	ldr	r3, [pc, #228]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001dee:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	4b37      	ldr	r3, [pc, #220]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001df8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e0a:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0
				float const pwm_limit = (float)(MAKE_SHORT(regs[REG_MAX_PWM_100_L],regs[REG_MAX_PWM_100_H]));
 8001e0e:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001e10:	7edb      	ldrb	r3, [r3, #27]
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	4a2f      	ldr	r2, [pc, #188]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001e16:	7e92      	ldrb	r2, [r2, #26]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	ee07 3a90 	vmov	s15, r3
 8001e1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e22:	edc7 7a37 	vstr	s15, [r7, #220]	; 0xdc
				setpoint_pwm = fconstrain(goal_pwm,-pwm_limit,pwm_limit);
 8001e26:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 8001e2a:	eef1 7a67 	vneg.f32	s15, s15
 8001e2e:	ed97 1a37 	vldr	s2, [r7, #220]	; 0xdc
 8001e32:	eef0 0a67 	vmov.f32	s1, s15
 8001e36:	ed97 0a38 	vldr	s0, [r7, #224]	; 0xe0
 8001e3a:	f001 f9e5 	bl	8003208 <fconstrain>
 8001e3e:	eef0 7a40 	vmov.f32	s15, s0
 8001e42:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <APP_Control_Process+0xeac>)
 8001e44:	edc3 7a00 	vstr	s15, [r3]
			}
			// mode change
			if(regs[REG_CONTROL_MODE]!=REG_CONTROL_MODE_PWM)
 8001e48:	4b22      	ldr	r3, [pc, #136]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001e4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	d010      	beq.n	8001e74 <APP_Control_Process+0xe28>
			{
				APP_Control_Reset();
 8001e52:	f7ff f839 	bl	8000ec8 <APP_Control_Reset>
				current_control_mode = regs[REG_CONTROL_MODE];
 8001e56:	4b1f      	ldr	r3, [pc, #124]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001e58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <APP_Control_Process+0xeb4>)
 8001e60:	601a      	str	r2, [r3, #0]
			}
			break;
 8001e62:	e007      	b.n	8001e74 <APP_Control_Process+0xe28>
			break;
 8001e64:	bf00      	nop
 8001e66:	e006      	b.n	8001e76 <APP_Control_Process+0xe2a>
			break;
 8001e68:	bf00      	nop
 8001e6a:	e004      	b.n	8001e76 <APP_Control_Process+0xe2a>
			break;
 8001e6c:	bf00      	nop
 8001e6e:	e002      	b.n	8001e76 <APP_Control_Process+0xe2a>
			break;
 8001e70:	bf00      	nop
 8001e72:	e000      	b.n	8001e76 <APP_Control_Process+0xe2a>
			break;
 8001e74:	bf00      	nop
		}

		// motor leads maybe inverted, user can reverse polarity of motor (EEPROM parameter)
		float const pwm_inv = regs[REG_INV_ROTATION_MOTOR] > 0 ? -1.0f : 1.0f;
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <APP_Control_Process+0xe88>)
 8001e78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <APP_Control_Process+0xe38>
 8001e80:	4b20      	ldr	r3, [pc, #128]	; (8001f04 <APP_Control_Process+0xeb8>)
 8001e82:	e001      	b.n	8001e88 <APP_Control_Process+0xe3c>
 8001e84:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001e88:	617b      	str	r3, [r7, #20]
		float pwm = pwm_inv * setpoint_pwm;
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	; (8001ef8 <APP_Control_Process+0xeac>)
 8001e8c:	edd3 7a00 	vldr	s15, [r3]
 8001e90:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e98:	edc7 7a04 	vstr	s15, [r7, #16]

		// apply pwm
		if(pwm>=0.0f)
 8001e9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ea0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea8:	db32      	blt.n	8001f10 <APP_Control_Process+0xec4>
		{
			__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,MOTOR_PWM_BRAKE);
 8001eaa:	4b17      	ldr	r3, [pc, #92]	; (8001f08 <APP_Control_Process+0xebc>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2263      	movs	r2, #99	; 0x63
 8001eb0:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,MOTOR_PWM_BRAKE-pwm);
 8001eb2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001f0c <APP_Control_Process+0xec0>
 8001eb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ebe:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <APP_Control_Process+0xebc>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ec6:	ee17 2a90 	vmov	r2, s15
 8001eca:	639a      	str	r2, [r3, #56]	; 0x38
 8001ecc:	e03c      	b.n	8001f48 <APP_Control_Process+0xefc>
 8001ece:	bf00      	nop
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000150 	.word	0x20000150
 8001ed8:	200000dc 	.word	0x200000dc
 8001edc:	200000e8 	.word	0x200000e8
 8001ee0:	200000d8 	.word	0x200000d8
 8001ee4:	447a0000 	.word	0x447a0000
 8001ee8:	42c80000 	.word	0x42c80000
 8001eec:	00000000 	.word	0x00000000
 8001ef0:	20000108 	.word	0x20000108
 8001ef4:	3df5c28f 	.word	0x3df5c28f
 8001ef8:	200000e4 	.word	0x200000e4
 8001efc:	3f6147ae 	.word	0x3f6147ae
 8001f00:	20000004 	.word	0x20000004
 8001f04:	bf800000 	.word	0xbf800000
 8001f08:	20000234 	.word	0x20000234
 8001f0c:	42c60000 	.word	0x42c60000


		}
		else
		{
			__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,MOTOR_PWM_BRAKE+pwm);
 8001f10:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f14:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8001f0c <APP_Control_Process+0xec0>
 8001f18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <APP_Control_Process+0xf10>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f24:	ee17 2a90 	vmov	r2, s15
 8001f28:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,MOTOR_PWM_BRAKE);
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <APP_Control_Process+0xf10>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2263      	movs	r2, #99	; 0x63
 8001f30:	639a      	str	r2, [r3, #56]	; 0x38
 8001f32:	e009      	b.n	8001f48 <APP_Control_Process+0xefc>
		}
	}
	else
	{
		APP_Control_Reset();
 8001f34:	f7fe ffc8 	bl	8000ec8 <APP_Control_Reset>
		// motor brake
		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,MOTOR_PWM_BRAKE);
 8001f38:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <APP_Control_Process+0xf10>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2263      	movs	r2, #99	; 0x63
 8001f3e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,MOTOR_PWM_BRAKE);
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <APP_Control_Process+0xf10>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2263      	movs	r2, #99	; 0x63
 8001f46:	639a      	str	r2, [r3, #56]	; 0x38
	}

	// Note : This is an unipolar current sensing architecture,
	// then motor current is always positive in FORWARD and REVERSE drive phase,
	// and zero in BRAKE phases. So, the sign of the current, is build from the sign of the PWM setpoint
	pwm_sign = ( setpoint_pwm < 0.0f ) ? -1.0f : 1.0f;
 8001f48:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <APP_Control_Process+0xf14>)
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	d507      	bpl.n	8001f68 <APP_Control_Process+0xf1c>
 8001f58:	4b02      	ldr	r3, [pc, #8]	; (8001f64 <APP_Control_Process+0xf18>)
 8001f5a:	e007      	b.n	8001f6c <APP_Control_Process+0xf20>
 8001f5c:	20000234 	.word	0x20000234
 8001f60:	200000e4 	.word	0x200000e4
 8001f64:	bf800000 	.word	0xbf800000
 8001f68:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f6c:	4ab8      	ldr	r2, [pc, #736]	; (8002250 <APP_Control_Process+0x1204>)
 8001f6e:	6013      	str	r3, [r2, #0]
	pwm_ratio = fabsf(setpoint_pwm)/100.0f;
 8001f70:	4bb8      	ldr	r3, [pc, #736]	; (8002254 <APP_Control_Process+0x1208>)
 8001f72:	edd3 7a00 	vldr	s15, [r3]
 8001f76:	eeb0 7ae7 	vabs.f32	s14, s15
 8001f7a:	eddf 6ab7 	vldr	s13, [pc, #732]	; 8002258 <APP_Control_Process+0x120c>
 8001f7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f82:	4bb6      	ldr	r3, [pc, #728]	; (800225c <APP_Control_Process+0x1210>)
 8001f84:	edc3 7a00 	vstr	s15, [r3]

	// live update of RAM regs
	regs[REG_PRESENT_POSITION_DEG_L] = LOW_BYTE((uint16_t)(present_position_deg*10.0f));
 8001f88:	4bb5      	ldr	r3, [pc, #724]	; (8002260 <APP_Control_Process+0x1214>)
 8001f8a:	edd3 7a00 	vldr	s15, [r3]
 8001f8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f9a:	ee17 3a90 	vmov	r3, s15
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	4bb0      	ldr	r3, [pc, #704]	; (8002264 <APP_Control_Process+0x1218>)
 8001fa4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	regs[REG_PRESENT_POSITION_DEG_H] = HIGH_BYTE((uint16_t)(present_position_deg*10.0f));
 8001fa8:	4bad      	ldr	r3, [pc, #692]	; (8002260 <APP_Control_Process+0x1214>)
 8001faa:	edd3 7a00 	vldr	s15, [r3]
 8001fae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fba:	ee17 3a90 	vmov	r3, s15
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	0a1b      	lsrs	r3, r3, #8
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4ba7      	ldr	r3, [pc, #668]	; (8002264 <APP_Control_Process+0x1218>)
 8001fc8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e

	regs[REG_PRESENT_VELOCITY_DPS_L] = LOW_BYTE((int16_t)present_velocity_dps);
 8001fcc:	4ba6      	ldr	r3, [pc, #664]	; (8002268 <APP_Control_Process+0x121c>)
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fd6:	ee17 3a90 	vmov	r3, s15
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	4ba1      	ldr	r3, [pc, #644]	; (8002264 <APP_Control_Process+0x1218>)
 8001fe0:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	regs[REG_PRESENT_VELOCITY_DPS_H] = HIGH_BYTE((int16_t)present_velocity_dps);
 8001fe4:	4ba0      	ldr	r3, [pc, #640]	; (8002268 <APP_Control_Process+0x121c>)
 8001fe6:	edd3 7a00 	vldr	s15, [r3]
 8001fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fee:	ee17 3a90 	vmov	r3, s15
 8001ff2:	b21b      	sxth	r3, r3
 8001ff4:	121b      	asrs	r3, r3, #8
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4b9a      	ldr	r3, [pc, #616]	; (8002264 <APP_Control_Process+0x1218>)
 8001ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	regs[REG_PRESENT_CURRENT_MA_L] = LOW_BYTE((int16_t)present_motor_current_ma);
 8002000:	4b9a      	ldr	r3, [pc, #616]	; (800226c <APP_Control_Process+0x1220>)
 8002002:	edd3 7a00 	vldr	s15, [r3]
 8002006:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800200a:	ee17 3a90 	vmov	r3, s15
 800200e:	b21b      	sxth	r3, r3
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4b94      	ldr	r3, [pc, #592]	; (8002264 <APP_Control_Process+0x1218>)
 8002014:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	regs[REG_PRESENT_CURRENT_MA_H] = HIGH_BYTE((int16_t)present_motor_current_ma);
 8002018:	4b94      	ldr	r3, [pc, #592]	; (800226c <APP_Control_Process+0x1220>)
 800201a:	edd3 7a00 	vldr	s15, [r3]
 800201e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002022:	ee17 3a90 	vmov	r3, s15
 8002026:	b21b      	sxth	r3, r3
 8002028:	121b      	asrs	r3, r3, #8
 800202a:	b21b      	sxth	r3, r3
 800202c:	b2da      	uxtb	r2, r3
 800202e:	4b8d      	ldr	r3, [pc, #564]	; (8002264 <APP_Control_Process+0x1218>)
 8002030:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

	regs[REG_PRESENT_VOLTAGE] = (uint8_t)(present_voltage_0v1);
 8002034:	4b8e      	ldr	r3, [pc, #568]	; (8002270 <APP_Control_Process+0x1224>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800203e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002042:	793b      	ldrb	r3, [r7, #4]
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4b87      	ldr	r3, [pc, #540]	; (8002264 <APP_Control_Process+0x1218>)
 8002048:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	regs[REG_PRESENT_TEMPERATURE] = 0;
 800204c:	4b85      	ldr	r3, [pc, #532]	; (8002264 <APP_Control_Process+0x1218>)
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

	float moving_threshold = regs[REG_MOVING_THRESHOLD_DPS];
 8002054:	4b83      	ldr	r3, [pc, #524]	; (8002264 <APP_Control_Process+0x1218>)
 8002056:	7fdb      	ldrb	r3, [r3, #31]
 8002058:	ee07 3a90 	vmov	s15, r3
 800205c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002060:	edc7 7a03 	vstr	s15, [r7, #12]
	regs[REG_MOVING] = ( fabs(present_velocity_dps) > moving_threshold ) ? 1 : 0;
 8002064:	4b80      	ldr	r3, [pc, #512]	; (8002268 <APP_Control_Process+0x121c>)
 8002066:	edd3 7a00 	vldr	s15, [r3]
 800206a:	eef0 7ae7 	vabs.f32	s15, s15
 800206e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002072:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207a:	bf4c      	ite	mi
 800207c:	2301      	movmi	r3, #1
 800207e:	2300      	movpl	r3, #0
 8002080:	b2db      	uxtb	r3, r3
 8002082:	461a      	mov	r2, r3
 8002084:	4b77      	ldr	r3, [pc, #476]	; (8002264 <APP_Control_Process+0x1218>)
 8002086:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

	regs[REG_SETPOINT_POSITION_DEG_L] = LOW_BYTE((uint16_t)(setpoint_position_deg*10.0f));
 800208a:	4b7a      	ldr	r3, [pc, #488]	; (8002274 <APP_Control_Process+0x1228>)
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002094:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002098:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800209c:	ee17 3a90 	vmov	r3, s15
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	4b6f      	ldr	r3, [pc, #444]	; (8002264 <APP_Control_Process+0x1218>)
 80020a6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	regs[REG_SETPOINT_POSITION_DEG_H] = HIGH_BYTE((uint16_t)(setpoint_position_deg*10.0f));
 80020aa:	4b72      	ldr	r3, [pc, #456]	; (8002274 <APP_Control_Process+0x1228>)
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80020b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020bc:	ee17 3a90 	vmov	r3, s15
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	0a1b      	lsrs	r3, r3, #8
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b66      	ldr	r3, [pc, #408]	; (8002264 <APP_Control_Process+0x1218>)
 80020ca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57

	regs[REG_SETPOINT_VELOCITY_DPS_L] = LOW_BYTE((int16_t)setpoint_velocity_dps);
 80020ce:	4b6a      	ldr	r3, [pc, #424]	; (8002278 <APP_Control_Process+0x122c>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020d8:	ee17 3a90 	vmov	r3, s15
 80020dc:	b21b      	sxth	r3, r3
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	4b60      	ldr	r3, [pc, #384]	; (8002264 <APP_Control_Process+0x1218>)
 80020e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	regs[REG_SETPOINT_VELOCITY_DPS_H] = HIGH_BYTE((int16_t)setpoint_velocity_dps);
 80020e6:	4b64      	ldr	r3, [pc, #400]	; (8002278 <APP_Control_Process+0x122c>)
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020f0:	ee17 3a90 	vmov	r3, s15
 80020f4:	b21b      	sxth	r3, r3
 80020f6:	121b      	asrs	r3, r3, #8
 80020f8:	b21b      	sxth	r3, r3
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	4b59      	ldr	r3, [pc, #356]	; (8002264 <APP_Control_Process+0x1218>)
 80020fe:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	//regs[REG_SETPOINT_VELOCITY_DPS_L] = LOW_BYTE((int16_t)pid_position.err_integral); // DEBUG
	//regs[REG_SETPOINT_VELOCITY_DPS_H] = HIGH_BYTE((int16_t)pid_position.err_integral); // DEBUG

	regs[REG_SETPOINT_CURRENT_MA_L] = LOW_BYTE((int16_t)setpoint_current_ma);
 8002102:	4b5e      	ldr	r3, [pc, #376]	; (800227c <APP_Control_Process+0x1230>)
 8002104:	edd3 7a00 	vldr	s15, [r3]
 8002108:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800210c:	ee17 3a90 	vmov	r3, s15
 8002110:	b21b      	sxth	r3, r3
 8002112:	b2da      	uxtb	r2, r3
 8002114:	4b53      	ldr	r3, [pc, #332]	; (8002264 <APP_Control_Process+0x1218>)
 8002116:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	regs[REG_SETPOINT_CURRENT_MA_H] = HIGH_BYTE((int16_t)setpoint_current_ma);
 800211a:	4b58      	ldr	r3, [pc, #352]	; (800227c <APP_Control_Process+0x1230>)
 800211c:	edd3 7a00 	vldr	s15, [r3]
 8002120:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002124:	ee17 3a90 	vmov	r3, s15
 8002128:	b21b      	sxth	r3, r3
 800212a:	121b      	asrs	r3, r3, #8
 800212c:	b21b      	sxth	r3, r3
 800212e:	b2da      	uxtb	r2, r3
 8002130:	4b4c      	ldr	r3, [pc, #304]	; (8002264 <APP_Control_Process+0x1218>)
 8002132:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b

	regs[REG_SETPOINT_PWM_100_L] = LOW_BYTE((int16_t)setpoint_pwm);
 8002136:	4b47      	ldr	r3, [pc, #284]	; (8002254 <APP_Control_Process+0x1208>)
 8002138:	edd3 7a00 	vldr	s15, [r3]
 800213c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002140:	ee17 3a90 	vmov	r3, s15
 8002144:	b21b      	sxth	r3, r3
 8002146:	b2da      	uxtb	r2, r3
 8002148:	4b46      	ldr	r3, [pc, #280]	; (8002264 <APP_Control_Process+0x1218>)
 800214a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	regs[REG_SETPOINT_PWM_100_H] = HIGH_BYTE((int16_t)setpoint_pwm);
 800214e:	4b41      	ldr	r3, [pc, #260]	; (8002254 <APP_Control_Process+0x1208>)
 8002150:	edd3 7a00 	vldr	s15, [r3]
 8002154:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002158:	ee17 3a90 	vmov	r3, s15
 800215c:	b21b      	sxth	r3, r3
 800215e:	121b      	asrs	r3, r3, #8
 8002160:	b21b      	sxth	r3, r3
 8002162:	b2da      	uxtb	r2, r3
 8002164:	4b3f      	ldr	r3, [pc, #252]	; (8002264 <APP_Control_Process+0x1218>)
 8002166:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

	regs[REG_MOTOR_CURRENT_INPUT_ADC_L] = LOW_BYTE((uint16_t)motor_current_input_adc);
 800216a:	4b45      	ldr	r3, [pc, #276]	; (8002280 <APP_Control_Process+0x1234>)
 800216c:	edd3 7a00 	vldr	s15, [r3]
 8002170:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002174:	ee17 3a90 	vmov	r3, s15
 8002178:	b29b      	uxth	r3, r3
 800217a:	b2da      	uxtb	r2, r3
 800217c:	4b39      	ldr	r3, [pc, #228]	; (8002264 <APP_Control_Process+0x1218>)
 800217e:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	regs[REG_MOTOR_CURRENT_INPUT_ADC_H] = HIGH_BYTE((uint16_t)motor_current_input_adc);
 8002182:	4b3f      	ldr	r3, [pc, #252]	; (8002280 <APP_Control_Process+0x1234>)
 8002184:	edd3 7a00 	vldr	s15, [r3]
 8002188:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800218c:	ee17 3a90 	vmov	r3, s15
 8002190:	b29b      	uxth	r3, r3
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	b29b      	uxth	r3, r3
 8002196:	b2da      	uxtb	r2, r3
 8002198:	4b32      	ldr	r3, [pc, #200]	; (8002264 <APP_Control_Process+0x1218>)
 800219a:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f

	regs[REG_MOTOR_CURRENT_INPUT_ADC_OFFSET_L] = LOW_BYTE((uint16_t)motor_current_input_adc_offset);
 800219e:	4b39      	ldr	r3, [pc, #228]	; (8002284 <APP_Control_Process+0x1238>)
 80021a0:	edd3 7a00 	vldr	s15, [r3]
 80021a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021a8:	ee17 3a90 	vmov	r3, s15
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	4b2c      	ldr	r3, [pc, #176]	; (8002264 <APP_Control_Process+0x1218>)
 80021b2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	regs[REG_MOTOR_CURRENT_INPUT_ADC_OFFSET_H] = HIGH_BYTE((uint16_t)motor_current_input_adc_offset);
 80021b6:	4b33      	ldr	r3, [pc, #204]	; (8002284 <APP_Control_Process+0x1238>)
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021c0:	ee17 3a90 	vmov	r3, s15
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	0a1b      	lsrs	r3, r3, #8
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	4b25      	ldr	r3, [pc, #148]	; (8002264 <APP_Control_Process+0x1218>)
 80021ce:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

	regs[REG_POSITION_INPUT_ADC_L] = LOW_BYTE((uint16_t)position_input_adc);
 80021d2:	4b2d      	ldr	r3, [pc, #180]	; (8002288 <APP_Control_Process+0x123c>)
 80021d4:	edd3 7a00 	vldr	s15, [r3]
 80021d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021dc:	ee17 3a90 	vmov	r3, s15
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	4b1f      	ldr	r3, [pc, #124]	; (8002264 <APP_Control_Process+0x1218>)
 80021e6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	regs[REG_POSITION_INPUT_ADC_H] = HIGH_BYTE((uint16_t)position_input_adc);
 80021ea:	4b27      	ldr	r3, [pc, #156]	; (8002288 <APP_Control_Process+0x123c>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021f4:	ee17 3a90 	vmov	r3, s15
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	0a1b      	lsrs	r3, r3, #8
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	4b18      	ldr	r3, [pc, #96]	; (8002264 <APP_Control_Process+0x1218>)
 8002202:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63

	regs[REG_VOLTAGE_INPUT_ADC_L] = LOW_BYTE((uint16_t)voltage_input_adc);
 8002206:	4b21      	ldr	r3, [pc, #132]	; (800228c <APP_Control_Process+0x1240>)
 8002208:	edd3 7a00 	vldr	s15, [r3]
 800220c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002210:	ee17 3a90 	vmov	r3, s15
 8002214:	b29b      	uxth	r3, r3
 8002216:	b2da      	uxtb	r2, r3
 8002218:	4b12      	ldr	r3, [pc, #72]	; (8002264 <APP_Control_Process+0x1218>)
 800221a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	regs[REG_VOLTAGE_INPUT_ADC_H] = HIGH_BYTE((uint16_t)voltage_input_adc);
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <APP_Control_Process+0x1240>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002228:	ee17 3a90 	vmov	r3, s15
 800222c:	b29b      	uxth	r3, r3
 800222e:	0a1b      	lsrs	r3, r3, #8
 8002230:	b29b      	uxth	r3, r3
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <APP_Control_Process+0x1218>)
 8002236:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65

	// steps
	++counter;
 800223a:	4b15      	ldr	r3, [pc, #84]	; (8002290 <APP_Control_Process+0x1244>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	3301      	adds	r3, #1
 8002240:	4a13      	ldr	r2, [pc, #76]	; (8002290 <APP_Control_Process+0x1244>)
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	e000      	b.n	8002248 <APP_Control_Process+0x11fc>
		return;
 8002246:	bf00      	nop
}
 8002248:	37f0      	adds	r7, #240	; 0xf0
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200000d0 	.word	0x200000d0
 8002254:	200000e4 	.word	0x200000e4
 8002258:	42c80000 	.word	0x42c80000
 800225c:	200000d4 	.word	0x200000d4
 8002260:	200000dc 	.word	0x200000dc
 8002264:	20000150 	.word	0x20000150
 8002268:	20000114 	.word	0x20000114
 800226c:	200000d8 	.word	0x200000d8
 8002270:	200000e0 	.word	0x200000e0
 8002274:	200000f4 	.word	0x200000f4
 8002278:	200000f0 	.word	0x200000f0
 800227c:	200000e8 	.word	0x200000e8
 8002280:	200000c0 	.word	0x200000c0
 8002284:	200000cc 	.word	0x200000cc
 8002288:	200000c4 	.word	0x200000c4
 800228c:	200000c8 	.word	0x200000c8
 8002290:	200000f8 	.word	0x200000f8

08002294 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	if(hadc==&hadc1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a3c      	ldr	r2, [pc, #240]	; (8002390 <HAL_ADC_ConvCpltCallback+0xfc>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d170      	bne.n	8002386 <HAL_ADC_ConvCpltCallback+0xf2>
	{
		// Filter (EWMA) position and voltage ADC samples
		voltage_input_adc = ALPHA_VOLTAGE * (float)(ADC_DMA[2]) + (1.0f-ALPHA_VOLTAGE) * voltage_input_adc;
 80022a4:	4b3b      	ldr	r3, [pc, #236]	; (8002394 <HAL_ADC_ConvCpltCallback+0x100>)
 80022a6:	889b      	ldrh	r3, [r3, #4]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	ee07 3a90 	vmov	s15, r3
 80022ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002398 <HAL_ADC_ConvCpltCallback+0x104>
 80022b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022ba:	4b38      	ldr	r3, [pc, #224]	; (800239c <HAL_ADC_ConvCpltCallback+0x108>)
 80022bc:	edd3 7a00 	vldr	s15, [r3]
 80022c0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80023a0 <HAL_ADC_ConvCpltCallback+0x10c>
 80022c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022cc:	4b33      	ldr	r3, [pc, #204]	; (800239c <HAL_ADC_ConvCpltCallback+0x108>)
 80022ce:	edc3 7a00 	vstr	s15, [r3]
		position_input_adc = ALPHA_POSITION * (float)(ADC_DMA[1]) + (1.0f-ALPHA_POSITION) * position_input_adc;
 80022d2:	4b30      	ldr	r3, [pc, #192]	; (8002394 <HAL_ADC_ConvCpltCallback+0x100>)
 80022d4:	885b      	ldrh	r3, [r3, #2]
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022e0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002398 <HAL_ADC_ConvCpltCallback+0x104>
 80022e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022e8:	4b2e      	ldr	r3, [pc, #184]	; (80023a4 <HAL_ADC_ConvCpltCallback+0x110>)
 80022ea:	edd3 7a00 	vldr	s15, [r3]
 80022ee:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80023a0 <HAL_ADC_ConvCpltCallback+0x10c>
 80022f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <HAL_ADC_ConvCpltCallback+0x110>)
 80022fc:	edc3 7a00 	vstr	s15, [r3]
		// TIM4 is 40KHz, motor PWM is 20KHz
		// So ADC is triggered twice per motor PWM period by TIM4
		// We will measure ON and OFF instant motor current

		// In FORWARD or REVERSE DRIVE phases, PWM is ON, counter decreases
		if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 8002300:	4b29      	ldr	r3, [pc, #164]	; (80023a8 <HAL_ADC_ConvCpltCallback+0x114>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	2b10      	cmp	r3, #16
 800230c:	d117      	bne.n	800233e <HAL_ADC_ConvCpltCallback+0xaa>
		{
			// filter motor current
			motor_current_input_adc = ALPHA_CURRENT_SENSE*(float)(ADC_DMA[0]) + (1.0f-ALPHA_CURRENT_SENSE)*motor_current_input_adc;
 800230e:	4b21      	ldr	r3, [pc, #132]	; (8002394 <HAL_ADC_ConvCpltCallback+0x100>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	b29b      	uxth	r3, r3
 8002314:	ee07 3a90 	vmov	s15, r3
 8002318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800231c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002398 <HAL_ADC_ConvCpltCallback+0x104>
 8002320:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002324:	4b21      	ldr	r3, [pc, #132]	; (80023ac <HAL_ADC_ConvCpltCallback+0x118>)
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80023a0 <HAL_ADC_ConvCpltCallback+0x10c>
 800232e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_ADC_ConvCpltCallback+0x118>)
 8002338:	edc3 7a00 	vstr	s15, [r3]
 800233c:	e01e      	b.n	800237c <HAL_ADC_ConvCpltCallback+0xe8>
		}
		// In BRAKE phase, PWM is OFF, counter increases
		else
		{
			// self-calibrate ADC offset (b) when motor is stopped
			if(setpoint_pwm==0.0f)
 800233e:	4b1c      	ldr	r3, [pc, #112]	; (80023b0 <HAL_ADC_ConvCpltCallback+0x11c>)
 8002340:	edd3 7a00 	vldr	s15, [r3]
 8002344:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800234c:	d116      	bne.n	800237c <HAL_ADC_ConvCpltCallback+0xe8>
			{
				motor_current_input_adc_offset = ALPHA_CURRENT_SENSE_OFFSET*(float)(ADC_DMA[0]) + (1.0f-ALPHA_CURRENT_SENSE_OFFSET)*motor_current_input_adc_offset;
 800234e:	4b11      	ldr	r3, [pc, #68]	; (8002394 <HAL_ADC_ConvCpltCallback+0x100>)
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	b29b      	uxth	r3, r3
 8002354:	ee07 3a90 	vmov	s15, r3
 8002358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800235c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80023b4 <HAL_ADC_ConvCpltCallback+0x120>
 8002360:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002364:	4b14      	ldr	r3, [pc, #80]	; (80023b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8002366:	edd3 7a00 	vldr	s15, [r3]
 800236a:	eddf 6a14 	vldr	s13, [pc, #80]	; 80023bc <HAL_ADC_ConvCpltCallback+0x128>
 800236e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002376:	4b10      	ldr	r3, [pc, #64]	; (80023b8 <HAL_ADC_ConvCpltCallback+0x124>)
 8002378:	edc3 7a00 	vstr	s15, [r3]
			}
		}

		// restart ADC
		HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_DMA,3);
 800237c:	2203      	movs	r2, #3
 800237e:	4905      	ldr	r1, [pc, #20]	; (8002394 <HAL_ADC_ConvCpltCallback+0x100>)
 8002380:	4803      	ldr	r0, [pc, #12]	; (8002390 <HAL_ADC_ConvCpltCallback+0xfc>)
 8002382:	f002 fe41 	bl	8005008 <HAL_ADC_Start_DMA>
	}
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000308 	.word	0x20000308
 8002394:	200000b8 	.word	0x200000b8
 8002398:	3d4ccccd 	.word	0x3d4ccccd
 800239c:	200000c8 	.word	0x200000c8
 80023a0:	3f733333 	.word	0x3f733333
 80023a4:	200000c4 	.word	0x200000c4
 80023a8:	20000234 	.word	0x20000234
 80023ac:	200000c0 	.word	0x200000c0
 80023b0:	200000e4 	.word	0x200000e4
 80023b4:	3a83126f 	.word	0x3a83126f
 80023b8:	200000cc 	.word	0x200000cc
 80023bc:	3f7fbe77 	.word	0x3f7fbe77

080023c0 <factory_reset_eeprom_regs>:
#include "stm32g4xx_hal.h"

uint8_t regs[REG_MAX];

void factory_reset_eeprom_regs()
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	regs[REG_MODEL_NUMBER_L] = LOW_BYTE(REG_MODEL_NUMBER_VALUE);
 80023c4:	4b5f      	ldr	r3, [pc, #380]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023c6:	225c      	movs	r2, #92	; 0x5c
 80023c8:	701a      	strb	r2, [r3, #0]
	regs[REG_MODEL_NUMBER_H] = HIGH_BYTE(REG_MODEL_NUMBER_VALUE);
 80023ca:	4b5e      	ldr	r3, [pc, #376]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	705a      	strb	r2, [r3, #1]
	regs[REG_VERSION] = REG_VERSION_VALUE;
 80023d0:	4b5c      	ldr	r3, [pc, #368]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	709a      	strb	r2, [r3, #2]
	regs[REG_ID] = REG_ID_VALUE;
 80023d6:	4b5b      	ldr	r3, [pc, #364]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023d8:	2201      	movs	r2, #1
 80023da:	70da      	strb	r2, [r3, #3]
	regs[REG_BAUD_RATE] = REG_BAUD_RATE_VALUE;
 80023dc:	4b59      	ldr	r3, [pc, #356]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023de:	2203      	movs	r2, #3
 80023e0:	711a      	strb	r2, [r3, #4]
	regs[REG_RETURN_DELAY] = REG_RETURN_DELAY_VALUE;
 80023e2:	4b58      	ldr	r3, [pc, #352]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	715a      	strb	r2, [r3, #5]

	regs[REG_MIN_POSITION_DEG_L] = LOW_BYTE(REG_MIN_POSITION_DEG_VALUE);
 80023e8:	4b56      	ldr	r3, [pc, #344]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023ea:	221e      	movs	r2, #30
 80023ec:	741a      	strb	r2, [r3, #16]
	regs[REG_MIN_POSITION_DEG_H] = HIGH_BYTE(REG_MIN_POSITION_DEG_VALUE);
 80023ee:	4b55      	ldr	r3, [pc, #340]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	745a      	strb	r2, [r3, #17]
	regs[REG_MAX_POSITION_DEG_L] = LOW_BYTE(REG_MAX_POSITION_DEG_VALUE);
 80023f4:	4b53      	ldr	r3, [pc, #332]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023f6:	2296      	movs	r2, #150	; 0x96
 80023f8:	749a      	strb	r2, [r3, #18]
	regs[REG_MAX_POSITION_DEG_H] = HIGH_BYTE(REG_MAX_POSITION_DEG_VALUE);
 80023fa:	4b52      	ldr	r3, [pc, #328]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	74da      	strb	r2, [r3, #19]
	regs[REG_MAX_VELOCITY_DPS_L] = LOW_BYTE(REG_MAX_VELOCITY_DPS_VALUE);
 8002400:	4b50      	ldr	r3, [pc, #320]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002402:	2220      	movs	r2, #32
 8002404:	751a      	strb	r2, [r3, #20]
	regs[REG_MAX_VELOCITY_DPS_H] = HIGH_BYTE(REG_MAX_VELOCITY_DPS_VALUE);
 8002406:	4b4f      	ldr	r3, [pc, #316]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002408:	2203      	movs	r2, #3
 800240a:	755a      	strb	r2, [r3, #21]
	regs[REG_MAX_ACCELERATION_DPSS_L] = LOW_BYTE(REG_MAX_ACCELERATION_DPSS_VALUE);
 800240c:	4b4d      	ldr	r3, [pc, #308]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800240e:	2240      	movs	r2, #64	; 0x40
 8002410:	759a      	strb	r2, [r3, #22]
	regs[REG_MAX_ACCELERATION_DPSS_H] = HIGH_BYTE(REG_MAX_ACCELERATION_DPSS_VALUE);
 8002412:	4b4c      	ldr	r3, [pc, #304]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002414:	221f      	movs	r2, #31
 8002416:	75da      	strb	r2, [r3, #23]
	regs[REG_MAX_CURRENT_MA_L] = LOW_BYTE(REG_MAX_CURRENT_MA_VALUE);
 8002418:	4b4a      	ldr	r3, [pc, #296]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800241a:	22fa      	movs	r2, #250	; 0xfa
 800241c:	761a      	strb	r2, [r3, #24]
	regs[REG_MAX_CURRENT_MA_H] = HIGH_BYTE(REG_MAX_CURRENT_MA_VALUE);
 800241e:	4b49      	ldr	r3, [pc, #292]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002420:	2200      	movs	r2, #0
 8002422:	765a      	strb	r2, [r3, #25]
	regs[REG_MAX_PWM_100_L] = LOW_BYTE(REG_MAX_PWM_100_VALUE);
 8002424:	4b47      	ldr	r3, [pc, #284]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002426:	2232      	movs	r2, #50	; 0x32
 8002428:	769a      	strb	r2, [r3, #26]
	regs[REG_MAX_PWM_100_H] = HIGH_BYTE(REG_MAX_PWM_100_VALUE);
 800242a:	4b46      	ldr	r3, [pc, #280]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800242c:	2200      	movs	r2, #0
 800242e:	76da      	strb	r2, [r3, #27]
	regs[REG_TEMPERATURE_LIMIT] = REG_TEMPERATURE_LIMIT_VALUE;
 8002430:	4b44      	ldr	r3, [pc, #272]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002432:	223c      	movs	r2, #60	; 0x3c
 8002434:	771a      	strb	r2, [r3, #28]
	regs[REG_LOW_VOLTAGE_LIMIT] = REG_LOW_VOLTAGE_LIMIT_VALUE;
 8002436:	4b43      	ldr	r3, [pc, #268]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002438:	222d      	movs	r2, #45	; 0x2d
 800243a:	775a      	strb	r2, [r3, #29]
	regs[REG_HIGH_VOLTAGE_LIMIT] = REG_HIGH_VOLTAGE_LIMIT_VALUE;
 800243c:	4b41      	ldr	r3, [pc, #260]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800243e:	225f      	movs	r2, #95	; 0x5f
 8002440:	779a      	strb	r2, [r3, #30]

	regs[REG_MOVING_THRESHOLD_DPS] = REG_MOVING_THRESHOLD_DPS_VALUE;
 8002442:	4b40      	ldr	r3, [pc, #256]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002444:	2205      	movs	r2, #5
 8002446:	77da      	strb	r2, [r3, #31]
	regs[REG_STATUS_RETURN_LVL] = REG_STATUS_RETURN_LVL_VALUE;
 8002448:	4b3e      	ldr	r3, [pc, #248]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800244a:	2202      	movs	r2, #2
 800244c:	f883 2020 	strb.w	r2, [r3, #32]
	regs[REG_ALARM_LED] = REG_ALARM_LED_VALUE;
 8002450:	4b3c      	ldr	r3, [pc, #240]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002452:	2224      	movs	r2, #36	; 0x24
 8002454:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	regs[REG_ALARM_SHUTDOWN] = REG_ALARM_SHUTDOWN_VALUE;
 8002458:	4b3a      	ldr	r3, [pc, #232]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800245a:	2224      	movs	r2, #36	; 0x24
 800245c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	regs[REG_MIN_POSITION_ADC_L] = LOW_BYTE(REG_MIN_POSITION_ADC_VALUE);
 8002460:	4b38      	ldr	r3, [pc, #224]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002462:	2232      	movs	r2, #50	; 0x32
 8002464:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	regs[REG_MIN_POSITION_ADC_H] = HIGH_BYTE(REG_MIN_POSITION_ADC_VALUE);
 8002468:	4b36      	ldr	r3, [pc, #216]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	regs[REG_MAX_POSITION_ADC_L] = LOW_BYTE(REG_MAX_POSITION_ADC_VALUE);
 8002470:	4b34      	ldr	r3, [pc, #208]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002472:	226e      	movs	r2, #110	; 0x6e
 8002474:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	regs[REG_MAX_POSITION_ADC_H] = HIGH_BYTE(REG_MAX_POSITION_ADC_VALUE);
 8002478:	4b32      	ldr	r3, [pc, #200]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800247a:	220f      	movs	r2, #15
 800247c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	regs[REG_MAX_ROTATION_DEG] = REG_MAX_ROTATION_DEG_VALUE;
 8002480:	4b30      	ldr	r3, [pc, #192]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002482:	22b4      	movs	r2, #180	; 0xb4
 8002484:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	regs[REG_INV_ROTATION_MOTOR] = REG_INV_ROTATION_MOTOR_VALUE;
 8002488:	4b2e      	ldr	r3, [pc, #184]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	regs[REG_INV_ROTATION_SENSOR] = REG_INV_ROTATION_SENSOR_VALUE;
 8002490:	4b2c      	ldr	r3, [pc, #176]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	regs[REG_PID_POSITION_KP_L] = LOW_BYTE(REG_PID_POSITION_KP_VALUE);
 8002498:	4b2a      	ldr	r3, [pc, #168]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800249a:	22d0      	movs	r2, #208	; 0xd0
 800249c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	regs[REG_PID_POSITION_KP_H] = HIGH_BYTE(REG_PID_POSITION_KP_VALUE);
 80024a0:	4b28      	ldr	r3, [pc, #160]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024a2:	2207      	movs	r2, #7
 80024a4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	regs[REG_PID_POSITION_KI_L] = LOW_BYTE(REG_PID_POSITION_KI_VALUE);
 80024a8:	4b26      	ldr	r3, [pc, #152]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	regs[REG_PID_POSITION_KI_H] = HIGH_BYTE(REG_PID_POSITION_KI_VALUE);
 80024b0:	4b24      	ldr	r3, [pc, #144]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	regs[REG_PID_POSITION_KD_L] = LOW_BYTE(REG_PID_POSITION_KD_VALUE);
 80024b8:	4b22      	ldr	r3, [pc, #136]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024ba:	2210      	movs	r2, #16
 80024bc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	regs[REG_PID_POSITION_KD_H] = HIGH_BYTE(REG_PID_POSITION_KD_VALUE);
 80024c0:	4b20      	ldr	r3, [pc, #128]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024c2:	220e      	movs	r2, #14
 80024c4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	regs[REG_PID_VELOCITY_KFF_L] = LOW_BYTE(REG_PID_VELOCITY_KFF_VALUE);
 80024c8:	4b1e      	ldr	r3, [pc, #120]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024ca:	220a      	movs	r2, #10
 80024cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	regs[REG_PID_VELOCITY_KFF_H] = HIGH_BYTE(REG_PID_VELOCITY_KFF_VALUE);
 80024d0:	4b1c      	ldr	r3, [pc, #112]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	regs[REG_PID_ACCELERATION_KFF_L] = LOW_BYTE(REG_PID_ACCELERATION_KFF_VALUE);
 80024d8:	4b1a      	ldr	r3, [pc, #104]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024da:	220a      	movs	r2, #10
 80024dc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	regs[REG_PID_ACCELERATION_KFF_H] = HIGH_BYTE(REG_PID_ACCELERATION_KFF_VALUE);
 80024e0:	4b18      	ldr	r3, [pc, #96]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	regs[REG_PID_CURRENT_KP_L] = LOW_BYTE(REG_PID_CURRENT_KP_VALUE);
 80024e8:	4b16      	ldr	r3, [pc, #88]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024ea:	22f4      	movs	r2, #244	; 0xf4
 80024ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	regs[REG_PID_CURRENT_KP_H] = HIGH_BYTE(REG_PID_CURRENT_KP_VALUE);
 80024f0:	4b14      	ldr	r3, [pc, #80]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	regs[REG_PID_CURRENT_KI_L] = LOW_BYTE(REG_PID_CURRENT_KI_VALUE);
 80024f8:	4b12      	ldr	r3, [pc, #72]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	regs[REG_PID_CURRENT_KI_H] = HIGH_BYTE(REG_PID_CURRENT_KI_VALUE);
 8002500:	4b10      	ldr	r3, [pc, #64]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	regs[REG_PID_CURRENT_KFF_L] = LOW_BYTE(REG_PID_CURRENT_KFF_VALUE);
 8002508:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800250a:	2214      	movs	r2, #20
 800250c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	regs[REG_PID_CURRENT_KFF_H] = HIGH_BYTE(REG_PID_CURRENT_KFF_VALUE);
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	regs[REG_CAL_CURRENT_SENSE_A_L] = LOW_BYTE(REG_CAL_CURRENT_SENSE_A_L_VALUE);
 8002518:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800251a:	2280      	movs	r2, #128	; 0x80
 800251c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	regs[REG_CAL_CURRENT_SENSE_A_H] = HIGH_BYTE(REG_CAL_CURRENT_SENSE_A_L_VALUE);
 8002520:	4b08      	ldr	r3, [pc, #32]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002522:	2207      	movs	r2, #7
 8002524:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	regs[REG_CAL_CURRENT_SENSE_B_L] = LOW_BYTE(REG_CAL_CURRENT_SENSE_B_L_VALUE);
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800252a:	22b5      	movs	r2, #181	; 0xb5
 800252c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	regs[REG_CAL_CURRENT_SENSE_B_H] = HIGH_BYTE(REG_CAL_CURRENT_SENSE_B_L_VALUE);
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 8002532:	2204      	movs	r2, #4
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d


	eeprom_store(regs, REG_TORQUE_ENABLE); // REG_TORQUE_ENABLE must be 64 bits aligned
 8002538:	2140      	movs	r1, #64	; 0x40
 800253a:	4802      	ldr	r0, [pc, #8]	; (8002544 <factory_reset_eeprom_regs+0x184>)
 800253c:	f000 f8e8 	bl	8002710 <eeprom_store>
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000150 	.word	0x20000150

08002548 <load_eeprom_regs>:


void load_eeprom_regs()
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	eeprom_restore(regs, REG_TORQUE_ENABLE); // REG_TORQUE_ENABLE must be 64 bits aligned
 800254c:	2140      	movs	r1, #64	; 0x40
 800254e:	4802      	ldr	r0, [pc, #8]	; (8002558 <load_eeprom_regs+0x10>)
 8002550:	f000 f8cc 	bl	80026ec <eeprom_restore>
}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000150 	.word	0x20000150

0800255c <store_eeprom_regs>:

void store_eeprom_regs()
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	eeprom_store(regs, REG_TORQUE_ENABLE); // REG_TORQUE_ENABLE must be 64 bits aligned
 8002560:	2140      	movs	r1, #64	; 0x40
 8002562:	4802      	ldr	r0, [pc, #8]	; (800256c <store_eeprom_regs+0x10>)
 8002564:	f000 f8d4 	bl	8002710 <eeprom_store>
}
 8002568:	bf00      	nop
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000150 	.word	0x20000150

08002570 <reset_ram_regs>:

void reset_ram_regs()
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0

	regs[REG_TORQUE_ENABLE] = 0; 	// OFF
 8002574:	4b4e      	ldr	r3, [pc, #312]	; (80026b0 <reset_ram_regs+0x140>)
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	regs[REG_LED] = 0;				// OFF
 800257c:	4b4c      	ldr	r3, [pc, #304]	; (80026b0 <reset_ram_regs+0x140>)
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	regs[REG_CONTROL_MODE] = 1;		// POSITION CONTROL
 8002584:	4b4a      	ldr	r3, [pc, #296]	; (80026b0 <reset_ram_regs+0x140>)
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	regs[REG_GOAL_POSITION_DEG_L] = 0;
 800258c:	4b48      	ldr	r3, [pc, #288]	; (80026b0 <reset_ram_regs+0x140>)
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	regs[REG_GOAL_POSITION_DEG_H] = 0;
 8002594:	4b46      	ldr	r3, [pc, #280]	; (80026b0 <reset_ram_regs+0x140>)
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	regs[REG_GOAL_VELOCITY_DPS_L] = 0;
 800259c:	4b44      	ldr	r3, [pc, #272]	; (80026b0 <reset_ram_regs+0x140>)
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	regs[REG_GOAL_VELOCITY_DPS_H] = 0;
 80025a4:	4b42      	ldr	r3, [pc, #264]	; (80026b0 <reset_ram_regs+0x140>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	regs[REG_GOAL_CURRENT_MA_L] = 0;
 80025ac:	4b40      	ldr	r3, [pc, #256]	; (80026b0 <reset_ram_regs+0x140>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	regs[REG_GOAL_CURRENT_MA_H] = 0;
 80025b4:	4b3e      	ldr	r3, [pc, #248]	; (80026b0 <reset_ram_regs+0x140>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	regs[REG_GOAL_PWM_100_L] = 0;
 80025bc:	4b3c      	ldr	r3, [pc, #240]	; (80026b0 <reset_ram_regs+0x140>)
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	regs[REG_GOAL_PWM_100_H] = 0;
 80025c4:	4b3a      	ldr	r3, [pc, #232]	; (80026b0 <reset_ram_regs+0x140>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

	regs[REG_PRESENT_POSITION_DEG_L] = 0;
 80025cc:	4b38      	ldr	r3, [pc, #224]	; (80026b0 <reset_ram_regs+0x140>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	regs[REG_PRESENT_POSITION_DEG_H] = 0;
 80025d4:	4b36      	ldr	r3, [pc, #216]	; (80026b0 <reset_ram_regs+0x140>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	regs[REG_PRESENT_VELOCITY_DPS_L] = 0;
 80025dc:	4b34      	ldr	r3, [pc, #208]	; (80026b0 <reset_ram_regs+0x140>)
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	regs[REG_PRESENT_VELOCITY_DPS_H] = 0;
 80025e4:	4b32      	ldr	r3, [pc, #200]	; (80026b0 <reset_ram_regs+0x140>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	regs[REG_PRESENT_CURRENT_MA_L] = 0;
 80025ec:	4b30      	ldr	r3, [pc, #192]	; (80026b0 <reset_ram_regs+0x140>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	regs[REG_PRESENT_CURRENT_MA_H] = 0;
 80025f4:	4b2e      	ldr	r3, [pc, #184]	; (80026b0 <reset_ram_regs+0x140>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	regs[REG_PRESENT_VOLTAGE] = 0;
 80025fc:	4b2c      	ldr	r3, [pc, #176]	; (80026b0 <reset_ram_regs+0x140>)
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	regs[REG_PRESENT_TEMPERATURE] = 0;
 8002604:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <reset_ram_regs+0x140>)
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	regs[REG_MOVING] = 0;
 800260c:	4b28      	ldr	r3, [pc, #160]	; (80026b0 <reset_ram_regs+0x140>)
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

	regs[REG_SETPOINT_POSITION_DEG_L] = 0;
 8002614:	4b26      	ldr	r3, [pc, #152]	; (80026b0 <reset_ram_regs+0x140>)
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	regs[REG_SETPOINT_POSITION_DEG_H] = 0;
 800261c:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <reset_ram_regs+0x140>)
 800261e:	2200      	movs	r2, #0
 8002620:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	regs[REG_SETPOINT_VELOCITY_DPS_L] = 0;
 8002624:	4b22      	ldr	r3, [pc, #136]	; (80026b0 <reset_ram_regs+0x140>)
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	regs[REG_SETPOINT_VELOCITY_DPS_H] = 0;
 800262c:	4b20      	ldr	r3, [pc, #128]	; (80026b0 <reset_ram_regs+0x140>)
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	regs[REG_SETPOINT_CURRENT_MA_L] = 0;
 8002634:	4b1e      	ldr	r3, [pc, #120]	; (80026b0 <reset_ram_regs+0x140>)
 8002636:	2200      	movs	r2, #0
 8002638:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	regs[REG_SETPOINT_CURRENT_MA_H] = 0;
 800263c:	4b1c      	ldr	r3, [pc, #112]	; (80026b0 <reset_ram_regs+0x140>)
 800263e:	2200      	movs	r2, #0
 8002640:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
	regs[REG_SETPOINT_PWM_100_L] = 0;
 8002644:	4b1a      	ldr	r3, [pc, #104]	; (80026b0 <reset_ram_regs+0x140>)
 8002646:	2200      	movs	r2, #0
 8002648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	regs[REG_SETPOINT_PWM_100_H] = 0;
 800264c:	4b18      	ldr	r3, [pc, #96]	; (80026b0 <reset_ram_regs+0x140>)
 800264e:	2200      	movs	r2, #0
 8002650:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
	regs[REG_MOTOR_CURRENT_INPUT_ADC_L] = 0;
 8002654:	4b16      	ldr	r3, [pc, #88]	; (80026b0 <reset_ram_regs+0x140>)
 8002656:	2200      	movs	r2, #0
 8002658:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	regs[REG_MOTOR_CURRENT_INPUT_ADC_H] = 0;
 800265c:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <reset_ram_regs+0x140>)
 800265e:	2200      	movs	r2, #0
 8002660:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	regs[REG_MOTOR_CURRENT_INPUT_ADC_OFFSET_L] = 0;
 8002664:	4b12      	ldr	r3, [pc, #72]	; (80026b0 <reset_ram_regs+0x140>)
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	regs[REG_MOTOR_CURRENT_INPUT_ADC_OFFSET_H] = 0;
 800266c:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <reset_ram_regs+0x140>)
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	regs[REG_POSITION_INPUT_ADC_L] = 0;
 8002674:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <reset_ram_regs+0x140>)
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	regs[REG_POSITION_INPUT_ADC_H] = 0;
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <reset_ram_regs+0x140>)
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
	regs[REG_VOLTAGE_INPUT_ADC_L] = 0;
 8002684:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <reset_ram_regs+0x140>)
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	regs[REG_VOLTAGE_INPUT_ADC_H] = 0;
 800268c:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <reset_ram_regs+0x140>)
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65

	regs[REG_PROTOCOL_CRC_FAIL] = 0;
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <reset_ram_regs+0x140>)
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	regs[REG_HARDWARE_ERROR_STATUS] = 0;
 800269c:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <reset_ram_regs+0x140>)
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000150 	.word	0x20000150

080026b4 <eeprom_base_address>:

static uint32_t const page_nb = 63U; //(uint32_t)FLASH_PAGE_NB-1;
static uint32_t const start_address = 0x08000000UL+63*0x800U; //(FLASH_BASE)+page_nb*(FLASH_PAGE_SIZE);

uint8_t const * eeprom_base_address()
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
	return (uint8_t*)start_address;
 80026b8:	4b02      	ldr	r3, [pc, #8]	; (80026c4 <eeprom_base_address+0x10>)
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	0801f800 	.word	0x0801f800

080026c8 <eeprom_empty>:

bool eeprom_empty()
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	return *(uint32_t*)(start_address)==0xFFFFFFFF;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <eeprom_empty+0x20>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d4:	bf0c      	ite	eq
 80026d6:	2301      	moveq	r3, #1
 80026d8:	2300      	movne	r3, #0
 80026da:	b2db      	uxtb	r3, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	0801f800 	.word	0x0801f800

080026ec <eeprom_restore>:

HAL_StatusTypeDef eeprom_restore(uint8_t * regs, uint32_t size)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
	memcpy(regs,(uint8_t const*)start_address,size);
 80026f6:	4b05      	ldr	r3, [pc, #20]	; (800270c <eeprom_restore+0x20>)
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	4619      	mov	r1, r3
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f008 fae1 	bl	800acc4 <memcpy>
	return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	0801f800 	.word	0x0801f800

08002710 <eeprom_store>:

HAL_StatusTypeDef eeprom_store(uint8_t const * regs, uint32_t size)
{
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b08d      	sub	sp, #52	; 0x34
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Unlock();
 800271a:	f004 f98f 	bl	8006a3c <HAL_FLASH_Unlock>
	// erase the last page of bank1 (STM32G43x : 1 bank, 64 pages, 2kB per page, 64-bit data)
	{
		FLASH_EraseInitTypeDef erase =
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	2301      	movs	r3, #1
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	233f      	movs	r3, #63	; 0x3f
 8002728:	61fb      	str	r3, [r7, #28]
 800272a:	2301      	movs	r3, #1
 800272c:	623b      	str	r3, [r7, #32]
				FLASH_TYPEERASE_PAGES,
				FLASH_BANK_1,
				page_nb,
				1
			};
		uint32_t page_error = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
		HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&erase, &page_error);
 8002732:	f107 0210 	add.w	r2, r7, #16
 8002736:	f107 0314 	add.w	r3, r7, #20
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f004 fa71 	bl	8006c24 <HAL_FLASHEx_Erase>
 8002742:	4603      	mov	r3, r0
 8002744:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		if(result!=HAL_OK)
 8002748:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800274c:	2b00      	cmp	r3, #0
 800274e:	d004      	beq.n	800275a <eeprom_store+0x4a>
		{
			HAL_FLASH_Lock();
 8002750:	f004 f996 	bl	8006a80 <HAL_FLASH_Lock>
			return result;
 8002754:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002758:	e03b      	b.n	80027d2 <eeprom_store+0xc2>
		}
	}
	// write the last page
	{
		uint64_t data = 0xDEADBEEF;
 800275a:	a422      	add	r4, pc, #136	; (adr r4, 80027e4 <eeprom_store+0xd4>)
 800275c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002760:	e9c7 3402 	strd	r3, r4, [r7, #8]
		for(uint32_t index=0; index<size;index+=sizeof(uint64_t)) // 64 bits
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002768:	e02c      	b.n	80027c4 <eeprom_store+0xb4>
		{
			memcpy(&data,regs+index,sizeof(uint64_t));
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276e:	18d1      	adds	r1, r2, r3
 8002770:	f107 0308 	add.w	r3, r7, #8
 8002774:	2208      	movs	r2, #8
 8002776:	4618      	mov	r0, r3
 8002778:	f008 faa4 	bl	800acc4 <memcpy>
			HAL_StatusTypeDef result = HAL_FLASH_Program(
 800277c:	4a18      	ldr	r2, [pc, #96]	; (80027e0 <eeprom_store+0xd0>)
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	18d1      	adds	r1, r2, r3
 8002782:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002786:	461a      	mov	r2, r3
 8002788:	4623      	mov	r3, r4
 800278a:	2000      	movs	r0, #0
 800278c:	f004 f900 	bl	8006990 <HAL_FLASH_Program>
 8002790:	4603      	mov	r3, r0
 8002792:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
					FLASH_TYPEPROGRAM_DOUBLEWORD,
					start_address+index,
					data
				);
			if(result!=HAL_OK)
 8002796:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00f      	beq.n	80027be <eeprom_store+0xae>
			{
				uint32_t error = HAL_FLASH_GetError();
 800279e:	f004 f989 	bl	8006ab4 <HAL_FLASH_GetError>
 80027a2:	6278      	str	r0, [r7, #36]	; 0x24
				if(error)
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d004      	beq.n	80027b4 <eeprom_store+0xa4>
				{
					HAL_FLASH_Lock();
 80027aa:	f004 f969 	bl	8006a80 <HAL_FLASH_Lock>
					return error;
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	e00e      	b.n	80027d2 <eeprom_store+0xc2>
				}
				HAL_FLASH_Lock();
 80027b4:	f004 f964 	bl	8006a80 <HAL_FLASH_Lock>
				return result;
 80027b8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80027bc:	e009      	b.n	80027d2 <eeprom_store+0xc2>
		for(uint32_t index=0; index<size;index+=sizeof(uint64_t)) // 64 bits
 80027be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c0:	3308      	adds	r3, #8
 80027c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d3ce      	bcc.n	800276a <eeprom_store+0x5a>
			}
		}
	}
	HAL_FLASH_Lock();
 80027cc:	f004 f958 	bl	8006a80 <HAL_FLASH_Lock>
	return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3734      	adds	r7, #52	; 0x34
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd90      	pop	{r4, r7, pc}
 80027da:	bf00      	nop
 80027dc:	f3af 8000 	nop.w
 80027e0:	0801f800 	.word	0x0801f800
 80027e4:	deadbeef 	.word	0xdeadbeef
 80027e8:	00000000 	.word	0x00000000

080027ec <stop_blinking>:
static uint32_t last_state_change_time[LED_COUNT]; // ms

/* Private functions ---------------------------------------------------------*/

void stop_blinking(int id)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    blinkin_period[id]=0;
 80027f4:	4a0c      	ldr	r2, [pc, #48]	; (8002828 <stop_blinking+0x3c>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2100      	movs	r1, #0
 80027fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    blinkin_counter[id]=0;
 80027fe:	4a0b      	ldr	r2, [pc, #44]	; (800282c <stop_blinking+0x40>)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2100      	movs	r1, #0
 8002804:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    blinkin_infinite[id]=false;
 8002808:	4a09      	ldr	r2, [pc, #36]	; (8002830 <stop_blinking+0x44>)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	2200      	movs	r2, #0
 8002810:	701a      	strb	r2, [r3, #0]
    last_state_change_time[id]=0;
 8002812:	4a08      	ldr	r2, [pc, #32]	; (8002834 <stop_blinking+0x48>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2100      	movs	r1, #0
 8002818:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	20000120 	.word	0x20000120
 800282c:	20000124 	.word	0x20000124
 8002830:	20000128 	.word	0x20000128
 8002834:	2000012c 	.word	0x2000012c

08002838 <HAL_Led_Init>:

/* HAL functions ---------------------------------------------------------*/

void HAL_Led_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
    // Init private data & ALL OFF
    int id = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
    for(id=0;id<LED_COUNT;++id)
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
 8002846:	e00d      	b.n	8002864 <HAL_Led_Init+0x2c>
    {
        stop_blinking(id);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ffcf 	bl	80027ec <stop_blinking>
        HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_SET);
 800284e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002852:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002856:	2201      	movs	r2, #1
 8002858:	4618      	mov	r0, r3
 800285a:	f004 fca1 	bl	80071a0 <HAL_GPIO_WritePin>
    for(id=0;id<LED_COUNT;++id)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3301      	adds	r3, #1
 8002862:	607b      	str	r3, [r7, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	ddee      	ble.n	8002848 <HAL_Led_Init+0x10>
    }
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_Led_Process>:

void HAL_Led_Process(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
    uint32_t const current_time = HAL_GetTick();
 800287a:	f001 ffcf 	bl	800481c <HAL_GetTick>
 800287e:	6038      	str	r0, [r7, #0]
    int id = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	607b      	str	r3, [r7, #4]
    for(id=0;id<LED_COUNT;++id)
 8002884:	2300      	movs	r3, #0
 8002886:	607b      	str	r3, [r7, #4]
 8002888:	e058      	b.n	800293c <HAL_Led_Process+0xc8>
    {
        // have to blink ?
        if( blinkin_period[id]!=0 )
 800288a:	4a30      	ldr	r2, [pc, #192]	; (800294c <HAL_Led_Process+0xd8>)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d04f      	beq.n	8002936 <HAL_Led_Process+0xc2>
        {
            // is it time to blink ?
            if( current_time >= last_state_change_time[id]+blinkin_period[id] )
 8002896:	4a2e      	ldr	r2, [pc, #184]	; (8002950 <HAL_Led_Process+0xdc>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800289e:	492b      	ldr	r1, [pc, #172]	; (800294c <HAL_Led_Process+0xd8>)
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80028a6:	4413      	add	r3, r2
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d343      	bcc.n	8002936 <HAL_Led_Process+0xc2>
            {
                // blink
                if(HAL_GPIO_ReadPin(hal_led_id_to_port[id],hal_led_id_to_pin[id])==GPIO_PIN_RESET)
 80028ae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028b6:	4611      	mov	r1, r2
 80028b8:	4618      	mov	r0, r3
 80028ba:	f004 fc59 	bl	8007170 <HAL_GPIO_ReadPin>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d108      	bne.n	80028d6 <HAL_Led_Process+0x62>
                    HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_SET);
 80028c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028cc:	2201      	movs	r2, #1
 80028ce:	4618      	mov	r0, r3
 80028d0:	f004 fc66 	bl	80071a0 <HAL_GPIO_WritePin>
 80028d4:	e007      	b.n	80028e6 <HAL_Led_Process+0x72>
                else
                    HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_RESET);
 80028d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028de:	2200      	movs	r2, #0
 80028e0:	4618      	mov	r0, r3
 80028e2:	f004 fc5d 	bl	80071a0 <HAL_GPIO_WritePin>
                // next time
                last_state_change_time[id]+=blinkin_period[id];
 80028e6:	4a1a      	ldr	r2, [pc, #104]	; (8002950 <HAL_Led_Process+0xdc>)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ee:	4917      	ldr	r1, [pc, #92]	; (800294c <HAL_Led_Process+0xd8>)
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80028f6:	441a      	add	r2, r3
 80028f8:	4915      	ldr	r1, [pc, #84]	; (8002950 <HAL_Led_Process+0xdc>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if(!blinkin_infinite[id])
 8002900:	4a14      	ldr	r2, [pc, #80]	; (8002954 <HAL_Led_Process+0xe0>)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4413      	add	r3, r2
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	f083 0301 	eor.w	r3, r3, #1
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d011      	beq.n	8002936 <HAL_Led_Process+0xc2>
                {
                    --blinkin_counter[id];
 8002912:	4a11      	ldr	r2, [pc, #68]	; (8002958 <HAL_Led_Process+0xe4>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291a:	1e5a      	subs	r2, r3, #1
 800291c:	490e      	ldr	r1, [pc, #56]	; (8002958 <HAL_Led_Process+0xe4>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    if(blinkin_counter[id]==0)
 8002924:	4a0c      	ldr	r2, [pc, #48]	; (8002958 <HAL_Led_Process+0xe4>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d102      	bne.n	8002936 <HAL_Led_Process+0xc2>
                    {
                        stop_blinking(id);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f7ff ff5b 	bl	80027ec <stop_blinking>
    for(id=0;id<LED_COUNT;++id)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3301      	adds	r3, #1
 800293a:	607b      	str	r3, [r7, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	dda3      	ble.n	800288a <HAL_Led_Process+0x16>
            }
            // else don't change led state
        }
        // else don't change led state
    }
}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000120 	.word	0x20000120
 8002950:	2000012c 	.word	0x2000012c
 8002954:	20000128 	.word	0x20000128
 8002958:	20000124 	.word	0x20000124

0800295c <HAL_Led_Set>:

void HAL_Led_Set(int id)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
    stop_blinking(id);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff ff41 	bl	80027ec <stop_blinking>
    HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_RESET);
 800296a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800296e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002972:	2200      	movs	r2, #0
 8002974:	4618      	mov	r0, r3
 8002976:	f004 fc13 	bl	80071a0 <HAL_GPIO_WritePin>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_Led_Reset>:

void HAL_Led_Reset(int id)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
    stop_blinking(id);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7ff ff2e 	bl	80027ec <stop_blinking>
    HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_SET);
 8002990:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002994:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002998:	2201      	movs	r2, #1
 800299a:	4618      	mov	r0, r3
 800299c:	f004 fc00 	bl	80071a0 <HAL_GPIO_WritePin>
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_Led_Blink>:
    else
        return LED_OFF;
}

void HAL_Led_Blink(int id, int times, int period_ms)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
    blinkin_period[id]=period_ms;
 80029b4:	4917      	ldr	r1, [pc, #92]	; (8002a14 <HAL_Led_Blink+0x6c>)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    blinkin_counter[id]=times!=0?times*2-1:0;
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_Led_Blink+0x24>
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	3b01      	subs	r3, #1
 80029ca:	e000      	b.n	80029ce <HAL_Led_Blink+0x26>
 80029cc:	2300      	movs	r3, #0
 80029ce:	4912      	ldr	r1, [pc, #72]	; (8002a18 <HAL_Led_Blink+0x70>)
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    blinkin_infinite[id]=(times==0);
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2d9      	uxtb	r1, r3
 80029e2:	4a0e      	ldr	r2, [pc, #56]	; (8002a1c <HAL_Led_Blink+0x74>)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4413      	add	r3, r2
 80029e8:	460a      	mov	r2, r1
 80029ea:	701a      	strb	r2, [r3, #0]
    last_state_change_time[id]=HAL_GetTick();
 80029ec:	f001 ff16 	bl	800481c <HAL_GetTick>
 80029f0:	4601      	mov	r1, r0
 80029f2:	4a0b      	ldr	r2, [pc, #44]	; (8002a20 <HAL_Led_Blink+0x78>)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // ON at once
    HAL_GPIO_WritePin(hal_led_id_to_port[id],hal_led_id_to_pin[id],GPIO_PIN_RESET);
 80029fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80029fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a02:	2200      	movs	r2, #0
 8002a04:	4618      	mov	r0, r3
 8002a06:	f004 fbcb 	bl	80071a0 <HAL_GPIO_WritePin>
}
 8002a0a:	bf00      	nop
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000120 	.word	0x20000120
 8002a18:	20000124 	.word	0x20000124
 8002a1c:	20000128 	.word	0x20000128
 8002a20:	2000012c 	.word	0x2000012c

08002a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a2a:	f001 fe92 	bl	8004752 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a2e:	f000 f86b 	bl	8002b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a32:	f000 fb67 	bl	8003104 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a36:	f000 fb2b 	bl	8003090 <MX_DMA_Init>
  MX_TIM4_Init();
 8002a3a:	f000 f997 	bl	8002d6c <MX_TIM4_Init>
  MX_TIM15_Init();
 8002a3e:	f000 fa19 	bl	8002e74 <MX_TIM15_Init>
  MX_USART2_UART_Init();
 8002a42:	f000 fa69 	bl	8002f18 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002a46:	f000 f8c9 	bl	8002bdc <MX_ADC1_Init>
  MX_OPAMP1_Init();
 8002a4a:	f000 f961 	bl	8002d10 <MX_OPAMP1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Led_Init();
 8002a4e:	f7ff fef3 	bl	8002838 <HAL_Led_Init>
  HAL_Led_Blink(LED0,10,150);
 8002a52:	2296      	movs	r2, #150	; 0x96
 8002a54:	210a      	movs	r1, #10
 8002a56:	2000      	movs	r0, #0
 8002a58:	f7ff ffa6 	bl	80029a8 <HAL_Led_Blink>
  HAL_Serial_Init_Half_Duplex(
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9303      	str	r3, [sp, #12]
 8002a60:	2310      	movs	r3, #16
 8002a62:	9302      	str	r3, [sp, #8]
 8002a64:	4b24      	ldr	r3, [pc, #144]	; (8002af8 <main+0xd4>)
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a70:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002a74:	4921      	ldr	r1, [pc, #132]	; (8002afc <main+0xd8>)
 8002a76:	4822      	ldr	r0, [pc, #136]	; (8002b00 <main+0xdc>)
 8002a78:	f001 f8fc 	bl	8003c74 <HAL_Serial_Init_Half_Duplex>
	GPIO_PIN_RESET,
	UART2_DIR_RX_GPIO_Port,
	UART2_DIR_RX_Pin,
	GPIO_PIN_RESET
	);
	if(eeprom_empty())
 8002a7c:	f7ff fe24 	bl	80026c8 <eeprom_empty>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <main+0x66>
		factory_reset_eeprom_regs();
 8002a86:	f7ff fc9b 	bl	80023c0 <factory_reset_eeprom_regs>
	load_eeprom_regs();
 8002a8a:	f7ff fd5d 	bl	8002548 <load_eeprom_regs>
	reset_ram_regs();
 8002a8e:	f7ff fd6f 	bl	8002570 <reset_ram_regs>
	APP_Control_Init();
 8002a92:	f7fe fa81 	bl	8000f98 <APP_Control_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t start_time = HAL_GetTick();
 8002a96:	f001 fec1 	bl	800481c <HAL_GetTick>
 8002a9a:	6078      	str	r0, [r7, #4]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Handle LED
	if(HAL_GetTick()>start_time+2000) // blink first 2 seconds
 8002a9c:	f001 febe 	bl	800481c <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d910      	bls.n	8002ace <main+0xaa>
	{
		if(regs[REG_LED]==0)
 8002aac:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <main+0xe0>)
 8002aae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d103      	bne.n	8002abe <main+0x9a>
		{
			HAL_Led_Reset(LED0);
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f7ff ff63 	bl	8002982 <HAL_Led_Reset>
 8002abc:	e007      	b.n	8002ace <main+0xaa>
		}
		else if(regs[REG_LED]==1)
 8002abe:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <main+0xe0>)
 8002ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d102      	bne.n	8002ace <main+0xaa>
		{
			HAL_Led_Set(LED0);
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f7ff ff47 	bl	800295c <HAL_Led_Set>
		}
	}
	HAL_Led_Process();
 8002ace:	f7ff fed1 	bl	8002874 <HAL_Led_Process>

	// Handle communication
	while(HAL_Serial_Available(&serial))
 8002ad2:	e008      	b.n	8002ae6 <main+0xc2>
	{
	  char c = HAL_Serial_GetChar(&serial);
 8002ad4:	4809      	ldr	r0, [pc, #36]	; (8002afc <main+0xd8>)
 8002ad6:	f001 f993 	bl	8003e00 <HAL_Serial_GetChar>
 8002ada:	4603      	mov	r3, r0
 8002adc:	70fb      	strb	r3, [r7, #3]
	  packet_handler(c);
 8002ade:	78fb      	ldrb	r3, [r7, #3]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 ff5d 	bl	80039a0 <packet_handler>
	while(HAL_Serial_Available(&serial))
 8002ae6:	4805      	ldr	r0, [pc, #20]	; (8002afc <main+0xd8>)
 8002ae8:	f001 f95a 	bl	8003da0 <HAL_Serial_Available>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f0      	bne.n	8002ad4 <main+0xb0>
	}

	// regulation
	APP_Control_Process();
 8002af2:	f7fe faab 	bl	800104c <APP_Control_Process>
	if(HAL_GetTick()>start_time+2000) // blink first 2 seconds
 8002af6:	e7d1      	b.n	8002a9c <main+0x78>
 8002af8:	48000400 	.word	0x48000400
 8002afc:	200003d4 	.word	0x200003d4
 8002b00:	20002cdc 	.word	0x20002cdc
 8002b04:	20000150 	.word	0x20000150

08002b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b0a4      	sub	sp, #144	; 0x90
 8002b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b0e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b12:	2238      	movs	r2, #56	; 0x38
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f008 f8df 	bl	800acda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b1c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	60da      	str	r2, [r3, #12]
 8002b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b2c:	463b      	mov	r3, r7
 8002b2e:	2244      	movs	r2, #68	; 0x44
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f008 f8d1 	bl	800acda <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b38:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b3c:	f004 fc4a 	bl	80073d4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b40:	2302      	movs	r3, #2
 8002b42:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b48:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b4a:	2340      	movs	r3, #64	; 0x40
 8002b4c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b52:	2302      	movs	r3, #2
 8002b54:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002b56:	2304      	movs	r3, #4
 8002b58:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8002b5a:	234b      	movs	r3, #75	; 0x4b
 8002b5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b60:	2302      	movs	r3, #2
 8002b62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b66:	2302      	movs	r3, #2
 8002b68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b72:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b76:	4618      	mov	r0, r3
 8002b78:	f004 fce0 	bl	800753c <HAL_RCC_OscConfig>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002b82:	f000 fb3d 	bl	8003200 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b86:	230f      	movs	r3, #15
 8002b88:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b92:	2300      	movs	r3, #0
 8002b94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b96:	2300      	movs	r3, #0
 8002b98:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002b9a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b9e:	2104      	movs	r1, #4
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f004 ffe3 	bl	8007b6c <HAL_RCC_ClockConfig>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002bac:	f000 fb28 	bl	8003200 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8002bb0:	f248 0302 	movw	r3, #32770	; 0x8002
 8002bb4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002bba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc0:	463b      	mov	r3, r7
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f005 f9ee 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002bce:	f000 fb17 	bl	8003200 <Error_Handler>
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	3790      	adds	r7, #144	; 0x90
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08c      	sub	sp, #48	; 0x30
 8002be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f008 f870 	bl	800acda <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002bfa:	4b41      	ldr	r3, [pc, #260]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002bfc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002c00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c02:	4b3f      	ldr	r3, [pc, #252]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c04:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c08:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c10:	4b3b      	ldr	r3, [pc, #236]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002c16:	4b3a      	ldr	r3, [pc, #232]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c1c:	4b38      	ldr	r3, [pc, #224]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c1e:	2201      	movs	r2, #1
 8002c20:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002c22:	4b37      	ldr	r3, [pc, #220]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c24:	2208      	movs	r2, #8
 8002c26:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c28:	4b35      	ldr	r3, [pc, #212]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c2e:	4b34      	ldr	r3, [pc, #208]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8002c34:	4b32      	ldr	r3, [pc, #200]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c36:	2203      	movs	r2, #3
 8002c38:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c3a:	4b31      	ldr	r3, [pc, #196]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8002c42:	4b2f      	ldr	r3, [pc, #188]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c44:	f44f 62b0 	mov.w	r2, #1408	; 0x580
 8002c48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002c4a:	4b2d      	ldr	r3, [pc, #180]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c52:	4b2b      	ldr	r3, [pc, #172]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002c5a:	4b29      	ldr	r3, [pc, #164]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c60:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002c62:	4b27      	ldr	r3, [pc, #156]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c6a:	4825      	ldr	r0, [pc, #148]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c6c:	f002 f844 	bl	8004cf8 <HAL_ADC_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002c76:	f000 fac3 	bl	8003200 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c82:	4619      	mov	r1, r3
 8002c84:	481e      	ldr	r0, [pc, #120]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002c86:	f003 f9e1 	bl	800604c <HAL_ADCEx_MultiModeConfigChannel>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8002c90:	f000 fab6 	bl	8003200 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <MX_ADC1_Init+0x128>)
 8002c96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c98:	2306      	movs	r3, #6
 8002c9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002ca0:	237f      	movs	r3, #127	; 0x7f
 8002ca2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cac:	1d3b      	adds	r3, r7, #4
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4813      	ldr	r0, [pc, #76]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002cb2:	f002 fc95 	bl	80055e0 <HAL_ADC_ConfigChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002cbc:	f000 faa0 	bl	8003200 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <MX_ADC1_Init+0x12c>)
 8002cc2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002cc4:	230c      	movs	r3, #12
 8002cc6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	4619      	mov	r1, r3
 8002ccc:	480c      	ldr	r0, [pc, #48]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002cce:	f002 fc87 	bl	80055e0 <HAL_ADC_ConfigChannel>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8002cd8:	f000 fa92 	bl	8003200 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002cdc:	4b0b      	ldr	r3, [pc, #44]	; (8002d0c <MX_ADC1_Init+0x130>)
 8002cde:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ce0:	2312      	movs	r3, #18
 8002ce2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4805      	ldr	r0, [pc, #20]	; (8002d00 <MX_ADC1_Init+0x124>)
 8002cea:	f002 fc79 	bl	80055e0 <HAL_ADC_ConfigChannel>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002cf4:	f000 fa84 	bl	8003200 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cf8:	bf00      	nop
 8002cfa:	3730      	adds	r7, #48	; 0x30
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20000308 	.word	0x20000308
 8002d04:	b6902000 	.word	0xb6902000
 8002d08:	3ef08000 	.word	0x3ef08000
 8002d0c:	2a000400 	.word	0x2a000400

08002d10 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002d14:	4b13      	ldr	r3, [pc, #76]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d16:	4a14      	ldr	r2, [pc, #80]	; (8002d68 <MX_OPAMP1_Init+0x58>)
 8002d18:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8002d1a:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002d20:	4b10      	ldr	r3, [pc, #64]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d22:	2240      	movs	r2, #64	; 0x40
 8002d24:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002d26:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8002d2c:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002d38:	4b0a      	ldr	r3, [pc, #40]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d3e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 8002d40:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d42:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002d46:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002d48:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8002d4e:	4805      	ldr	r0, [pc, #20]	; (8002d64 <MX_OPAMP1_Init+0x54>)
 8002d50:	f004 fa3e 	bl	80071d0 <HAL_OPAMP_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8002d5a:	f000 fa51 	bl	8003200 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200002cc 	.word	0x200002cc
 8002d68:	40010300 	.word	0x40010300

08002d6c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08e      	sub	sp, #56	; 0x38
 8002d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d8c:	463b      	mov	r3, r7
 8002d8e:	2200      	movs	r2, #0
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	605a      	str	r2, [r3, #4]
 8002d94:	609a      	str	r2, [r3, #8]
 8002d96:	60da      	str	r2, [r3, #12]
 8002d98:	611a      	str	r2, [r3, #16]
 8002d9a:	615a      	str	r2, [r3, #20]
 8002d9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d9e:	4b33      	ldr	r3, [pc, #204]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002da0:	4a33      	ldr	r2, [pc, #204]	; (8002e70 <MX_TIM4_Init+0x104>)
 8002da2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 37;
 8002da4:	4b31      	ldr	r3, [pc, #196]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002da6:	2225      	movs	r2, #37	; 0x25
 8002da8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002daa:	4b30      	ldr	r3, [pc, #192]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002dac:	2220      	movs	r2, #32
 8002dae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002db2:	2263      	movs	r2, #99	; 0x63
 8002db4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002db6:	4b2d      	ldr	r3, [pc, #180]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dbc:	4b2b      	ldr	r3, [pc, #172]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002dc2:	482a      	ldr	r0, [pc, #168]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002dc4:	f005 fade 	bl	8008384 <HAL_TIM_Base_Init>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002dce:	f000 fa17 	bl	8003200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002dd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4823      	ldr	r0, [pc, #140]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002de0:	f005 ffc2 	bl	8008d68 <HAL_TIM_ConfigClockSource>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002dea:	f000 fa09 	bl	8003200 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002dee:	481f      	ldr	r0, [pc, #124]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002df0:	f005 fb82 	bl	80084f8 <HAL_TIM_PWM_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002dfa:	f000 fa01 	bl	8003200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002dfe:	2320      	movs	r3, #32
 8002e00:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e02:	2300      	movs	r3, #0
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e06:	f107 031c 	add.w	r3, r7, #28
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4817      	ldr	r0, [pc, #92]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002e0e:	f006 fcf7 	bl	8009800 <HAL_TIMEx_MasterConfigSynchronization>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002e18:	f000 f9f2 	bl	8003200 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e1c:	2360      	movs	r3, #96	; 0x60
 8002e1e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e24:	2300      	movs	r3, #0
 8002e26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e2c:	463b      	mov	r3, r7
 8002e2e:	2200      	movs	r2, #0
 8002e30:	4619      	mov	r1, r3
 8002e32:	480e      	ldr	r0, [pc, #56]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002e34:	f005 fe88 	bl	8008b48 <HAL_TIM_PWM_ConfigChannel>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002e3e:	f000 f9df 	bl	8003200 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e46:	463b      	mov	r3, r7
 8002e48:	2204      	movs	r2, #4
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4807      	ldr	r0, [pc, #28]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002e4e:	f005 fe7b 	bl	8008b48 <HAL_TIM_PWM_ConfigChannel>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8002e58:	f000 f9d2 	bl	8003200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002e5c:	4803      	ldr	r0, [pc, #12]	; (8002e6c <MX_TIM4_Init+0x100>)
 8002e5e:	f001 fad7 	bl	8004410 <HAL_TIM_MspPostInit>

}
 8002e62:	bf00      	nop
 8002e64:	3738      	adds	r7, #56	; 0x38
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000234 	.word	0x20000234
 8002e70:	40000800 	.word	0x40000800

08002e74 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e7a:	f107 0310 	add.w	r3, r7, #16
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	605a      	str	r2, [r3, #4]
 8002e84:	609a      	str	r2, [r3, #8]
 8002e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e88:	1d3b      	adds	r3, r7, #4
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	605a      	str	r2, [r3, #4]
 8002e90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002e92:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002e94:	4a1f      	ldr	r2, [pc, #124]	; (8002f14 <MX_TIM15_Init+0xa0>)
 8002e96:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 149;
 8002e98:	4b1d      	ldr	r3, [pc, #116]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002e9a:	2295      	movs	r2, #149	; 0x95
 8002e9c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002ea6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002eaa:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eac:	4b18      	ldr	r3, [pc, #96]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002eb2:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eb8:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002ebe:	4814      	ldr	r0, [pc, #80]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002ec0:	f005 fa60 	bl	8008384 <HAL_TIM_Base_Init>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8002eca:	f000 f999 	bl	8003200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ece:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ed2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002ed4:	f107 0310 	add.w	r3, r7, #16
 8002ed8:	4619      	mov	r1, r3
 8002eda:	480d      	ldr	r0, [pc, #52]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002edc:	f005 ff44 	bl	8008d68 <HAL_TIM_ConfigClockSource>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8002ee6:	f000 f98b 	bl	8003200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eea:	2300      	movs	r3, #0
 8002eec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002ef2:	1d3b      	adds	r3, r7, #4
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4806      	ldr	r0, [pc, #24]	; (8002f10 <MX_TIM15_Init+0x9c>)
 8002ef8:	f006 fc82 	bl	8009800 <HAL_TIMEx_MasterConfigSynchronization>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8002f02:	f000 f97d 	bl	8003200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002f06:	bf00      	nop
 8002f08:	3720      	adds	r7, #32
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000280 	.word	0x20000280
 8002f14:	40014000 	.word	0x40014000

08002f18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f18:	b5b0      	push	{r4, r5, r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
	uint8_t baud_rate_from_eeprom = eeprom_base_address()[REG_BAUD_RATE];
 8002f1e:	f7ff fbc9 	bl	80026b4 <eeprom_base_address>
 8002f22:	4603      	mov	r3, r0
 8002f24:	791b      	ldrb	r3, [r3, #4]
 8002f26:	77fb      	strb	r3, [r7, #31]
	if(
 8002f28:	7ffb      	ldrb	r3, [r7, #31]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d00b      	beq.n	8002f46 <MX_USART2_UART_Init+0x2e>
			baud_rate_from_eeprom==1 || // 1Mb
 8002f2e:	7ffb      	ldrb	r3, [r7, #31]
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d008      	beq.n	8002f46 <MX_USART2_UART_Init+0x2e>
			baud_rate_from_eeprom==2 || // 750k
 8002f34:	7ffb      	ldrb	r3, [r7, #31]
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d005      	beq.n	8002f46 <MX_USART2_UART_Init+0x2e>
			baud_rate_from_eeprom==3 || // 500k
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d002      	beq.n	8002f46 <MX_USART2_UART_Init+0x2e>
			baud_rate_from_eeprom==4 || // 250k
 8002f40:	7ffb      	ldrb	r3, [r7, #31]
 8002f42:	2b05      	cmp	r3, #5
 8002f44:	d152      	bne.n	8002fec <MX_USART2_UART_Init+0xd4>
			baud_rate_from_eeprom==5    // 115200
			)
	{
		uint32_t const baud_table[] = { 0, 1000000, 750000, 500000, 250000, 115200	};
 8002f46:	4b4e      	ldr	r3, [pc, #312]	; (8003080 <MX_USART2_UART_Init+0x168>)
 8002f48:	1d3c      	adds	r4, r7, #4
 8002f4a:	461d      	mov	r5, r3
 8002f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f50:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002f54:	e884 0003 	stmia.w	r4, {r0, r1}
		  huart2.Instance = USART2;
 8002f58:	4b4a      	ldr	r3, [pc, #296]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f5a:	4a4b      	ldr	r2, [pc, #300]	; (8003088 <MX_USART2_UART_Init+0x170>)
 8002f5c:	601a      	str	r2, [r3, #0]
		  huart2.Init.BaudRate = baud_table[baud_rate_from_eeprom];
 8002f5e:	7ffb      	ldrb	r3, [r7, #31]
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	f107 0220 	add.w	r2, r7, #32
 8002f66:	4413      	add	r3, r2
 8002f68:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002f6c:	4a45      	ldr	r2, [pc, #276]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f6e:	6053      	str	r3, [r2, #4]
		  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f70:	4b44      	ldr	r3, [pc, #272]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	609a      	str	r2, [r3, #8]
		  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f76:	4b43      	ldr	r3, [pc, #268]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	60da      	str	r2, [r3, #12]
		  huart2.Init.Parity = UART_PARITY_NONE;
 8002f7c:	4b41      	ldr	r3, [pc, #260]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	611a      	str	r2, [r3, #16]
		  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f82:	4b40      	ldr	r3, [pc, #256]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f84:	220c      	movs	r2, #12
 8002f86:	615a      	str	r2, [r3, #20]
		  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f88:	4b3e      	ldr	r3, [pc, #248]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	619a      	str	r2, [r3, #24]
		  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f8e:	4b3d      	ldr	r3, [pc, #244]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	61da      	str	r2, [r3, #28]
		  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f94:	4b3b      	ldr	r3, [pc, #236]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	621a      	str	r2, [r3, #32]
		  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f9a:	4b3a      	ldr	r3, [pc, #232]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	625a      	str	r2, [r3, #36]	; 0x24
		  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa0:	4b38      	ldr	r3, [pc, #224]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	629a      	str	r2, [r3, #40]	; 0x28
		  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fa6:	4837      	ldr	r0, [pc, #220]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fa8:	f006 fcf2 	bl	8009990 <HAL_UART_Init>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_USART2_UART_Init+0x9e>
		  {
		    Error_Handler();
 8002fb2:	f000 f925 	bl	8003200 <Error_Handler>
		  }
		  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	4832      	ldr	r0, [pc, #200]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fba:	f007 fd74 	bl	800aaa6 <HAL_UARTEx_SetTxFifoThreshold>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <MX_USART2_UART_Init+0xb0>
		  {
		    Error_Handler();
 8002fc4:	f000 f91c 	bl	8003200 <Error_Handler>
		  }
		  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fc8:	2100      	movs	r1, #0
 8002fca:	482e      	ldr	r0, [pc, #184]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fcc:	f007 fda9 	bl	800ab22 <HAL_UARTEx_SetRxFifoThreshold>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_USART2_UART_Init+0xc2>
		  {
		    Error_Handler();
 8002fd6:	f000 f913 	bl	8003200 <Error_Handler>
		  }
		  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002fda:	482a      	ldr	r0, [pc, #168]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fdc:	f007 fd2a 	bl	800aa34 <HAL_UARTEx_DisableFifoMode>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d046      	beq.n	8003074 <MX_USART2_UART_Init+0x15c>
		  {
		    Error_Handler();
 8002fe6:	f000 f90b 	bl	8003200 <Error_Handler>
	{
 8002fea:	e043      	b.n	8003074 <MX_USART2_UART_Init+0x15c>
		  }
	}
	else
	{
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fec:	4b25      	ldr	r3, [pc, #148]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002fee:	4a26      	ldr	r2, [pc, #152]	; (8003088 <MX_USART2_UART_Init+0x170>)
 8002ff0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 500000;
 8002ff2:	4b24      	ldr	r3, [pc, #144]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002ff4:	4a25      	ldr	r2, [pc, #148]	; (800308c <MX_USART2_UART_Init+0x174>)
 8002ff6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ff8:	4b22      	ldr	r3, [pc, #136]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ffe:	4b21      	ldr	r3, [pc, #132]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003000:	2200      	movs	r2, #0
 8003002:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003004:	4b1f      	ldr	r3, [pc, #124]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003006:	2200      	movs	r2, #0
 8003008:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800300a:	4b1e      	ldr	r3, [pc, #120]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 800300c:	220c      	movs	r2, #12
 800300e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003010:	4b1c      	ldr	r3, [pc, #112]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003012:	2200      	movs	r2, #0
 8003014:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003016:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003018:	2200      	movs	r2, #0
 800301a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800301c:	4b19      	ldr	r3, [pc, #100]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 800301e:	2200      	movs	r2, #0
 8003020:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003022:	4b18      	ldr	r3, [pc, #96]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003024:	2200      	movs	r2, #0
 8003026:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003028:	4b16      	ldr	r3, [pc, #88]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 800302a:	2200      	movs	r2, #0
 800302c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800302e:	4815      	ldr	r0, [pc, #84]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003030:	f006 fcae 	bl	8009990 <HAL_UART_Init>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <MX_USART2_UART_Init+0x126>
  {
    Error_Handler();
 800303a:	f000 f8e1 	bl	8003200 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800303e:	2100      	movs	r1, #0
 8003040:	4810      	ldr	r0, [pc, #64]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003042:	f007 fd30 	bl	800aaa6 <HAL_UARTEx_SetTxFifoThreshold>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_USART2_UART_Init+0x138>
  {
    Error_Handler();
 800304c:	f000 f8d8 	bl	8003200 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003050:	2100      	movs	r1, #0
 8003052:	480c      	ldr	r0, [pc, #48]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003054:	f007 fd65 	bl	800ab22 <HAL_UARTEx_SetRxFifoThreshold>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <MX_USART2_UART_Init+0x14a>
  {
    Error_Handler();
 800305e:	f000 f8cf 	bl	8003200 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003062:	4808      	ldr	r0, [pc, #32]	; (8003084 <MX_USART2_UART_Init+0x16c>)
 8003064:	f007 fce6 	bl	800aa34 <HAL_UARTEx_DisableFifoMode>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <MX_USART2_UART_Init+0x15e>
  {
    Error_Handler();
 800306e:	f000 f8c7 	bl	8003200 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
	}
  /* USER CODE END USART2_Init 2 */

}
 8003072:	e000      	b.n	8003076 <MX_USART2_UART_Init+0x15e>
	{
 8003074:	bf00      	nop
}
 8003076:	bf00      	nop
 8003078:	3720      	adds	r7, #32
 800307a:	46bd      	mov	sp, r7
 800307c:	bdb0      	pop	{r4, r5, r7, pc}
 800307e:	bf00      	nop
 8003080:	0800adb0 	.word	0x0800adb0
 8003084:	20002cdc 	.word	0x20002cdc
 8003088:	40004400 	.word	0x40004400
 800308c:	0007a120 	.word	0x0007a120

08003090 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003096:	4b1a      	ldr	r3, [pc, #104]	; (8003100 <MX_DMA_Init+0x70>)
 8003098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309a:	4a19      	ldr	r2, [pc, #100]	; (8003100 <MX_DMA_Init+0x70>)
 800309c:	f043 0304 	orr.w	r3, r3, #4
 80030a0:	6493      	str	r3, [r2, #72]	; 0x48
 80030a2:	4b17      	ldr	r3, [pc, #92]	; (8003100 <MX_DMA_Init+0x70>)
 80030a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030a6:	f003 0304 	and.w	r3, r3, #4
 80030aa:	607b      	str	r3, [r7, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030ae:	4b14      	ldr	r3, [pc, #80]	; (8003100 <MX_DMA_Init+0x70>)
 80030b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b2:	4a13      	ldr	r2, [pc, #76]	; (8003100 <MX_DMA_Init+0x70>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	6493      	str	r3, [r2, #72]	; 0x48
 80030ba:	4b11      	ldr	r3, [pc, #68]	; (8003100 <MX_DMA_Init+0x70>)
 80030bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	603b      	str	r3, [r7, #0]
 80030c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80030c6:	2200      	movs	r2, #0
 80030c8:	2100      	movs	r1, #0
 80030ca:	200b      	movs	r0, #11
 80030cc:	f003 f94d 	bl	800636a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80030d0:	200b      	movs	r0, #11
 80030d2:	f003 f964 	bl	800639e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80030d6:	2200      	movs	r2, #0
 80030d8:	2100      	movs	r1, #0
 80030da:	200c      	movs	r0, #12
 80030dc:	f003 f945 	bl	800636a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80030e0:	200c      	movs	r0, #12
 80030e2:	f003 f95c 	bl	800639e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	200d      	movs	r0, #13
 80030ec:	f003 f93d 	bl	800636a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80030f0:	200d      	movs	r0, #13
 80030f2:	f003 f954 	bl	800639e <HAL_NVIC_EnableIRQ>

}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40021000 	.word	0x40021000

08003104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310a:	f107 030c 	add.w	r3, r7, #12
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
 8003114:	609a      	str	r2, [r3, #8]
 8003116:	60da      	str	r2, [r3, #12]
 8003118:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800311a:	4b37      	ldr	r3, [pc, #220]	; (80031f8 <MX_GPIO_Init+0xf4>)
 800311c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800311e:	4a36      	ldr	r2, [pc, #216]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003120:	f043 0320 	orr.w	r3, r3, #32
 8003124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003126:	4b34      	ldr	r3, [pc, #208]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	60bb      	str	r3, [r7, #8]
 8003130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003132:	4b31      	ldr	r3, [pc, #196]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003136:	4a30      	ldr	r2, [pc, #192]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800313e:	4b2e      	ldr	r3, [pc, #184]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	607b      	str	r3, [r7, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800314a:	4b2b      	ldr	r3, [pc, #172]	; (80031f8 <MX_GPIO_Init+0xf4>)
 800314c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800314e:	4a2a      	ldr	r2, [pc, #168]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003150:	f043 0302 	orr.w	r3, r3, #2
 8003154:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003156:	4b28      	ldr	r3, [pc, #160]	; (80031f8 <MX_GPIO_Init+0xf4>)
 8003158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	603b      	str	r3, [r7, #0]
 8003160:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|UART2_DIR_TX_Pin, GPIO_PIN_RESET);
 8003162:	2200      	movs	r2, #0
 8003164:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003168:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800316c:	f004 f818 	bl	80071a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART2_DIR_RX_GPIO_Port, UART2_DIR_RX_Pin, GPIO_PIN_RESET);
 8003170:	2200      	movs	r2, #0
 8003172:	2110      	movs	r1, #16
 8003174:	4821      	ldr	r0, [pc, #132]	; (80031fc <MX_GPIO_Init+0xf8>)
 8003176:	f004 f813 	bl	80071a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 800317a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800317e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003180:	2311      	movs	r3, #17
 8003182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003188:	2300      	movs	r3, #0
 800318a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 800318c:	f107 030c 	add.w	r3, r7, #12
 8003190:	4619      	mov	r1, r3
 8003192:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003196:	f003 fe69 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART2_DIR_TX_Pin */
  GPIO_InitStruct.Pin = UART2_DIR_TX_Pin;
 800319a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800319e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80031a0:	2311      	movs	r3, #17
 80031a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031a4:	2301      	movs	r3, #1
 80031a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UART2_DIR_TX_GPIO_Port, &GPIO_InitStruct);
 80031ac:	f107 030c 	add.w	r3, r7, #12
 80031b0:	4619      	mov	r1, r3
 80031b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031b6:	f003 fe59 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART2_DIR_RX_Pin */
  GPIO_InitStruct.Pin = UART2_DIR_RX_Pin;
 80031ba:	2310      	movs	r3, #16
 80031bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80031be:	2311      	movs	r3, #17
 80031c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031c2:	2301      	movs	r3, #1
 80031c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c6:	2300      	movs	r3, #0
 80031c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UART2_DIR_RX_GPIO_Port, &GPIO_InitStruct);
 80031ca:	f107 030c 	add.w	r3, r7, #12
 80031ce:	4619      	mov	r1, r3
 80031d0:	480a      	ldr	r0, [pc, #40]	; (80031fc <MX_GPIO_Init+0xf8>)
 80031d2:	f003 fe4b 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : FAULT_Pin */
  GPIO_InitStruct.Pin = FAULT_Pin;
 80031d6:	2320      	movs	r3, #32
 80031d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031da:	2300      	movs	r3, #0
 80031dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031de:	2301      	movs	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FAULT_GPIO_Port, &GPIO_InitStruct);
 80031e2:	f107 030c 	add.w	r3, r7, #12
 80031e6:	4619      	mov	r1, r3
 80031e8:	4804      	ldr	r0, [pc, #16]	; (80031fc <MX_GPIO_Init+0xf8>)
 80031ea:	f003 fe3f 	bl	8006e6c <HAL_GPIO_Init>

}
 80031ee:	bf00      	nop
 80031f0:	3720      	adds	r7, #32
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	48000400 	.word	0x48000400

08003200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003204:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003206:	e7fe      	b.n	8003206 <Error_Handler+0x6>

08003208 <fconstrain>:
    else
        return x;
}

float fconstrain(float x, float min, float max)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003212:	edc7 0a02 	vstr	s1, [r7, #8]
 8003216:	ed87 1a01 	vstr	s2, [r7, #4]
    if(x<min)
 800321a:	ed97 7a03 	vldr	s14, [r7, #12]
 800321e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322a:	d501      	bpl.n	8003230 <fconstrain+0x28>
        return min;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	e00b      	b.n	8003248 <fconstrain+0x40>
    else if(x>max)
 8003230:	ed97 7a03 	vldr	s14, [r7, #12]
 8003234:	edd7 7a01 	vldr	s15, [r7, #4]
 8003238:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800323c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003240:	dd01      	ble.n	8003246 <fconstrain+0x3e>
        return max;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	e000      	b.n	8003248 <fconstrain+0x40>
    else
        return x;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	ee07 3a90 	vmov	s15, r3
}
 800324c:	eeb0 0a67 	vmov.f32	s0, s15
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <fmap>:
    else
        return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

float fmap(float x, float in_min, float in_max, float out_min, float out_max)
{
 800325a:	b480      	push	{r7}
 800325c:	b087      	sub	sp, #28
 800325e:	af00      	add	r7, sp, #0
 8003260:	ed87 0a05 	vstr	s0, [r7, #20]
 8003264:	edc7 0a04 	vstr	s1, [r7, #16]
 8003268:	ed87 1a03 	vstr	s2, [r7, #12]
 800326c:	edc7 1a02 	vstr	s3, [r7, #8]
 8003270:	ed87 2a01 	vstr	s4, [r7, #4]
    if(x<=in_min)
 8003274:	ed97 7a05 	vldr	s14, [r7, #20]
 8003278:	edd7 7a04 	vldr	s15, [r7, #16]
 800327c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003284:	d802      	bhi.n	800328c <fmap+0x32>
        return out_min;
 8003286:	edd7 7a02 	vldr	s15, [r7, #8]
 800328a:	e025      	b.n	80032d8 <fmap+0x7e>
    else if(x>=in_max)
 800328c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003290:	edd7 7a03 	vldr	s15, [r7, #12]
 8003294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329c:	db02      	blt.n	80032a4 <fmap+0x4a>
        return out_max;
 800329e:	edd7 7a01 	vldr	s15, [r7, #4]
 80032a2:	e019      	b.n	80032d8 <fmap+0x7e>
    else
        return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80032a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80032a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80032ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032b0:	edd7 6a01 	vldr	s13, [r7, #4]
 80032b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80032b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80032bc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80032c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80032c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80032c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d4:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80032d8:	eeb0 0a67 	vmov.f32	s0, s15
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <pid_reset>:
#include <string.h>
#include <stdbool.h>
#include "math_tool.h"

void pid_reset( pid_context_t * ctx )
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
	ctx->err_last_one = 0.0f;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
	ctx->err_integral = 0.0f;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f04f 0200 	mov.w	r2, #0
 80032fc:	605a      	str	r2, [r3, #4]
	ctx->derivative_filtered = 0.0f;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <pid_process_antiwindup_clamp_with_ff>:
		float kd,
		float output_limit,
		float alpha_derivative,
		float feed_forward
)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b08e      	sub	sp, #56	; 0x38
 8003316:	af00      	add	r7, sp, #0
 8003318:	61f8      	str	r0, [r7, #28]
 800331a:	ed87 0a06 	vstr	s0, [r7, #24]
 800331e:	edc7 0a05 	vstr	s1, [r7, #20]
 8003322:	ed87 1a04 	vstr	s2, [r7, #16]
 8003326:	edc7 1a03 	vstr	s3, [r7, #12]
 800332a:	ed87 2a02 	vstr	s4, [r7, #8]
 800332e:	edc7 2a01 	vstr	s5, [r7, #4]
 8003332:	ed87 3a00 	vstr	s6, [r7]
	// filter derivative
	ctx->derivative_filtered = alpha_derivative*(error-ctx->err_last_one)+(1.0f-alpha_derivative)*ctx->derivative_filtered;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	edd3 7a00 	vldr	s15, [r3]
 800333c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003340:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003344:	edd7 7a01 	vldr	s15, [r7, #4]
 8003348:	ee27 7a27 	vmul.f32	s14, s14, s15
 800334c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003350:	edd7 7a01 	vldr	s15, [r7, #4]
 8003354:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	edd3 7a02 	vldr	s15, [r3, #8]
 800335e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	edc3 7a02 	vstr	s15, [r3, #8]
	// update derivative state
	ctx->err_last_one = error;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	601a      	str	r2, [r3, #0]
	// PID
	float const p_term = kp*error;
 8003372:	ed97 7a05 	vldr	s14, [r7, #20]
 8003376:	edd7 7a06 	vldr	s15, [r7, #24]
 800337a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float const i_term = ctx->err_integral;
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	633b      	str	r3, [r7, #48]	; 0x30
	float const d_term = kd*ctx->derivative_filtered;
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	edd3 7a02 	vldr	s15, [r3, #8]
 800338e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003396:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	// compute output before saturation
	float const v = p_term + i_term + d_term + feed_forward;
 800339a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800339e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80033a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033a6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80033aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ae:	ed97 7a00 	vldr	s14, [r7]
 80033b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033b6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	// saturation
	float const u = fconstrain(v,-output_limit,output_limit);
 80033ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80033be:	eef1 7a67 	vneg.f32	s15, s15
 80033c2:	ed97 1a02 	vldr	s2, [r7, #8]
 80033c6:	eef0 0a67 	vmov.f32	s1, s15
 80033ca:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 80033ce:	f7ff ff1b 	bl	8003208 <fconstrain>
 80033d2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	// output saturating
	bool saturating = (u!=v);
 80033d6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80033da:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80033de:	eeb4 7a67 	vcmp.f32	s14, s15
 80033e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e6:	bf14      	ite	ne
 80033e8:	2301      	movne	r3, #1
 80033ea:	2300      	moveq	r3, #0
 80033ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	// error and output same sign
	bool sign = (error*v >= 0);
 80033f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80033f4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80033f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	bfac      	ite	ge
 8003406:	2301      	movge	r3, #1
 8003408:	2300      	movlt	r3, #0
 800340a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	// zero
	bool clamp = saturating && sign;
 800340e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003412:	2b00      	cmp	r3, #0
 8003414:	d005      	beq.n	8003422 <pid_process_antiwindup_clamp_with_ff+0x110>
 8003416:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <pid_process_antiwindup_clamp_with_ff+0x110>
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <pid_process_antiwindup_clamp_with_ff+0x112>
 8003422:	2300      	movs	r3, #0
 8003424:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003428:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if(!clamp)
 8003434:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003438:	f083 0301 	eor.w	r3, r3, #1
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00d      	beq.n	800345e <pid_process_antiwindup_clamp_with_ff+0x14c>
		ctx->err_integral = ctx->err_integral + ki*error;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	ed93 7a01 	vldr	s14, [r3, #4]
 8003448:	edd7 6a04 	vldr	s13, [r7, #16]
 800344c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003450:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	edc3 7a01 	vstr	s15, [r3, #4]
	// output
	return u;
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	ee07 3a90 	vmov	s15, r3
}
 8003464:	eeb0 0a67 	vmov.f32	s0, s15
 8003468:	3738      	adds	r7, #56	; 0x38
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <pid_process_antiwindup_clamp>:
		float ki,
		float kd,
		float output_limit,
		float alpha_derivative
)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b08e      	sub	sp, #56	; 0x38
 8003472:	af00      	add	r7, sp, #0
 8003474:	61f8      	str	r0, [r7, #28]
 8003476:	ed87 0a06 	vstr	s0, [r7, #24]
 800347a:	edc7 0a05 	vstr	s1, [r7, #20]
 800347e:	ed87 1a04 	vstr	s2, [r7, #16]
 8003482:	edc7 1a03 	vstr	s3, [r7, #12]
 8003486:	ed87 2a02 	vstr	s4, [r7, #8]
 800348a:	edc7 2a01 	vstr	s5, [r7, #4]
	// filter derivative
	ctx->derivative_filtered = alpha_derivative*(error-ctx->err_last_one)+(1.0f-alpha_derivative)*ctx->derivative_filtered;
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	edd3 7a00 	vldr	s15, [r3]
 8003494:	ed97 7a06 	vldr	s14, [r7, #24]
 8003498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800349c:	edd7 7a01 	vldr	s15, [r7, #4]
 80034a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80034a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80034ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80034b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	edc3 7a02 	vstr	s15, [r3, #8]
	// update derivative state
	ctx->err_last_one = error;
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	601a      	str	r2, [r3, #0]
	// PID
	float const p_term = kp*error;
 80034ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80034ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80034d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float const i_term = ctx->err_integral;
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	633b      	str	r3, [r7, #48]	; 0x30
	float const d_term = kd*ctx->derivative_filtered;
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80034e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80034ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	// compute output before saturation
	float const v = p_term + i_term + d_term;
 80034f2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80034f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80034fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034fe:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003506:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	// saturation
	float const u = fconstrain(v,-output_limit,output_limit);
 800350a:	edd7 7a02 	vldr	s15, [r7, #8]
 800350e:	eef1 7a67 	vneg.f32	s15, s15
 8003512:	ed97 1a02 	vldr	s2, [r7, #8]
 8003516:	eef0 0a67 	vmov.f32	s1, s15
 800351a:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800351e:	f7ff fe73 	bl	8003208 <fconstrain>
 8003522:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	// output saturating
	bool saturating = (u!=v);
 8003526:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800352a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800352e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	bf14      	ite	ne
 8003538:	2301      	movne	r3, #1
 800353a:	2300      	moveq	r3, #0
 800353c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	// error and output same sign
	bool sign = (error*v >= 0);
 8003540:	ed97 7a06 	vldr	s14, [r7, #24]
 8003544:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003548:	ee67 7a27 	vmul.f32	s15, s14, s15
 800354c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003554:	bfac      	ite	ge
 8003556:	2301      	movge	r3, #1
 8003558:	2300      	movlt	r3, #0
 800355a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	// zero
	bool clamp = saturating && sign;
 800355e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003562:	2b00      	cmp	r3, #0
 8003564:	d005      	beq.n	8003572 <pid_process_antiwindup_clamp+0x104>
 8003566:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <pid_process_antiwindup_clamp+0x104>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <pid_process_antiwindup_clamp+0x106>
 8003572:	2300      	movs	r3, #0
 8003574:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003578:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if(!clamp)
 8003584:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003588:	f083 0301 	eor.w	r3, r3, #1
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00d      	beq.n	80035ae <pid_process_antiwindup_clamp+0x140>
		ctx->err_integral = ctx->err_integral + ki*error;
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	ed93 7a01 	vldr	s14, [r3, #4]
 8003598:	edd7 6a04 	vldr	s13, [r7, #16]
 800359c:	edd7 7a06 	vldr	s15, [r7, #24]
 80035a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	edc3 7a01 	vstr	s15, [r3, #4]
	// output
	return u;
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	ee07 3a90 	vmov	s15, r3
}
 80035b4:	eeb0 0a67 	vmov.f32	s0, s15
 80035b8:	3738      	adds	r7, #56	; 0x38
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
	...

080035c0 <updateCRC>:
#include "serial.h"

extern HAL_Serial_Handler serial;

uint16_t updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	6039      	str	r1, [r7, #0]
 80035ca:	80fb      	strh	r3, [r7, #6]
 80035cc:	4613      	mov	r3, r2
 80035ce:	80bb      	strh	r3, [r7, #4]
    0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
    0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
    0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
    0x820D, 0x8207, 0x0202 };

  for (j = 0; j < data_blk_size; j++)
 80035d0:	2300      	movs	r3, #0
 80035d2:	81fb      	strh	r3, [r7, #14]
 80035d4:	e019      	b.n	800360a <updateCRC+0x4a>
  {
    i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	0a1b      	lsrs	r3, r3, #8
 80035da:	b29a      	uxth	r2, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	1c59      	adds	r1, r3, #1
 80035e0:	6039      	str	r1, [r7, #0]
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	4053      	eors	r3, r2
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	81bb      	strh	r3, [r7, #12]
    crc_accum = (crc_accum << 8) ^ crc_table[i];
 80035ee:	88fb      	ldrh	r3, [r7, #6]
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	b21a      	sxth	r2, r3
 80035f4:	89bb      	ldrh	r3, [r7, #12]
 80035f6:	490a      	ldr	r1, [pc, #40]	; (8003620 <updateCRC+0x60>)
 80035f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80035fc:	b21b      	sxth	r3, r3
 80035fe:	4053      	eors	r3, r2
 8003600:	b21b      	sxth	r3, r3
 8003602:	80fb      	strh	r3, [r7, #6]
  for (j = 0; j < data_blk_size; j++)
 8003604:	89fb      	ldrh	r3, [r7, #14]
 8003606:	3301      	adds	r3, #1
 8003608:	81fb      	strh	r3, [r7, #14]
 800360a:	89fa      	ldrh	r2, [r7, #14]
 800360c:	88bb      	ldrh	r3, [r7, #4]
 800360e:	429a      	cmp	r2, r3
 8003610:	d3e1      	bcc.n	80035d6 <updateCRC+0x16>
  }

  return crc_accum;
 8003612:	88fb      	ldrh	r3, [r7, #6]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	0800add8 	.word	0x0800add8

08003624 <packet_encapsulate>:
#define PKT_PARAMETER2          10
#define PKT_PARAMETER3          11
#define PKT_PARAMETER4          12

void packet_encapsulate(uint32_t payload_status_length) // length from instruction byte to last parameter byte
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
	// header
	tx_packet_buffer[PKT_HEADER0]=0xFF;
 800362c:	4b1e      	ldr	r3, [pc, #120]	; (80036a8 <packet_encapsulate+0x84>)
 800362e:	22ff      	movs	r2, #255	; 0xff
 8003630:	701a      	strb	r2, [r3, #0]
	tx_packet_buffer[PKT_HEADER1]=0xFF;
 8003632:	4b1d      	ldr	r3, [pc, #116]	; (80036a8 <packet_encapsulate+0x84>)
 8003634:	22ff      	movs	r2, #255	; 0xff
 8003636:	705a      	strb	r2, [r3, #1]
	tx_packet_buffer[PKT_HEADER2]=0xFD;
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <packet_encapsulate+0x84>)
 800363a:	22fd      	movs	r2, #253	; 0xfd
 800363c:	709a      	strb	r2, [r3, #2]
	tx_packet_buffer[PKT_RESERVED]=0x00;
 800363e:	4b1a      	ldr	r3, [pc, #104]	; (80036a8 <packet_encapsulate+0x84>)
 8003640:	2200      	movs	r2, #0
 8003642:	70da      	strb	r2, [r3, #3]
	tx_packet_buffer[PKT_ID]=regs[REG_ID];
 8003644:	4b19      	ldr	r3, [pc, #100]	; (80036ac <packet_encapsulate+0x88>)
 8003646:	78da      	ldrb	r2, [r3, #3]
 8003648:	4b17      	ldr	r3, [pc, #92]	; (80036a8 <packet_encapsulate+0x84>)
 800364a:	711a      	strb	r2, [r3, #4]
	// length
	uint16_t length = payload_status_length+2; // +crc
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	b29b      	uxth	r3, r3
 8003650:	3302      	adds	r3, #2
 8003652:	81fb      	strh	r3, [r7, #14]
	tx_packet_buffer[PKT_LENGTH_L]= LOW_BYTE(length);
 8003654:	89fb      	ldrh	r3, [r7, #14]
 8003656:	b2da      	uxtb	r2, r3
 8003658:	4b13      	ldr	r3, [pc, #76]	; (80036a8 <packet_encapsulate+0x84>)
 800365a:	715a      	strb	r2, [r3, #5]
	tx_packet_buffer[PKT_LENGTH_H]= HIGH_BYTE(length);
 800365c:	89fb      	ldrh	r3, [r7, #14]
 800365e:	0a1b      	lsrs	r3, r3, #8
 8003660:	b29b      	uxth	r3, r3
 8003662:	b2da      	uxtb	r2, r3
 8003664:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <packet_encapsulate+0x84>)
 8003666:	719a      	strb	r2, [r3, #6]
	// crc
	uint16_t packet_crc = updateCRC(0, tx_packet_buffer, length+5);
 8003668:	89fb      	ldrh	r3, [r7, #14]
 800366a:	3305      	adds	r3, #5
 800366c:	b29b      	uxth	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	490d      	ldr	r1, [pc, #52]	; (80036a8 <packet_encapsulate+0x84>)
 8003672:	2000      	movs	r0, #0
 8003674:	f7ff ffa4 	bl	80035c0 <updateCRC>
 8003678:	4603      	mov	r3, r0
 800367a:	81bb      	strh	r3, [r7, #12]
	tx_packet_buffer[PKT_INSTRUCTION+payload_status_length]= LOW_BYTE(packet_crc); // CRC 1
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3307      	adds	r3, #7
 8003680:	89ba      	ldrh	r2, [r7, #12]
 8003682:	b2d1      	uxtb	r1, r2
 8003684:	4a08      	ldr	r2, [pc, #32]	; (80036a8 <packet_encapsulate+0x84>)
 8003686:	54d1      	strb	r1, [r2, r3]
	tx_packet_buffer[PKT_INSTRUCTION+payload_status_length+1]= HIGH_BYTE(packet_crc); // CRC 2
 8003688:	89bb      	ldrh	r3, [r7, #12]
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	b29a      	uxth	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3308      	adds	r3, #8
 8003692:	b2d1      	uxtb	r1, r2
 8003694:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <packet_encapsulate+0x84>)
 8003696:	54d1      	strb	r1, [r2, r3]
	tx_packet_length = PKT_INSTRUCTION+payload_status_length+2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3309      	adds	r3, #9
 800369c:	4a04      	ldr	r2, [pc, #16]	; (80036b0 <packet_encapsulate+0x8c>)
 800369e:	6013      	str	r3, [r2, #0]
}
 80036a0:	bf00      	nop
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	200031b4 	.word	0x200031b4
 80036ac:	20000150 	.word	0x20000150
 80036b0:	20000138 	.word	0x20000138

080036b4 <instruction_handler>:
#define ERROR_DATA_LENGTH_ERROR  	0x05
#define ERROR_DATA_LIMIT_ERROR  	0x06
#define ERROR_ACCESS_ERROR  		0x07

void instruction_handler()
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08c      	sub	sp, #48	; 0x30
 80036b8:	af00      	add	r7, sp, #0
	switch(rx_packet_buffer[PKT_INSTRUCTION])
 80036ba:	4b9b      	ldr	r3, [pc, #620]	; (8003928 <instruction_handler+0x274>)
 80036bc:	79db      	ldrb	r3, [r3, #7]
 80036be:	2b06      	cmp	r3, #6
 80036c0:	f000 811a 	beq.w	80038f8 <instruction_handler+0x244>
 80036c4:	2b06      	cmp	r3, #6
 80036c6:	dc06      	bgt.n	80036d6 <instruction_handler+0x22>
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d02b      	beq.n	8003724 <instruction_handler+0x70>
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d070      	beq.n	80037b2 <instruction_handler+0xfe>
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d00a      	beq.n	80036ea <instruction_handler+0x36>
 80036d4:	e148      	b.n	8003968 <instruction_handler+0x2b4>
 80036d6:	2b82      	cmp	r3, #130	; 0x82
 80036d8:	f000 8157 	beq.w	800398a <instruction_handler+0x2d6>
 80036dc:	2b83      	cmp	r3, #131	; 0x83
 80036de:	f000 80b5 	beq.w	800384c <instruction_handler+0x198>
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	f000 812a 	beq.w	800393c <instruction_handler+0x288>
 80036e8:	e13e      	b.n	8003968 <instruction_handler+0x2b4>
	{
	case INSTR_PING:
		{
			// reply with a status packet with Model Number LSB MSB and Firmware version
			tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 80036ea:	4b90      	ldr	r3, [pc, #576]	; (800392c <instruction_handler+0x278>)
 80036ec:	2255      	movs	r2, #85	; 0x55
 80036ee:	71da      	strb	r2, [r3, #7]
			tx_packet_buffer[PKT_ERROR]= ERROR_NONE;
 80036f0:	4b8e      	ldr	r3, [pc, #568]	; (800392c <instruction_handler+0x278>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	721a      	strb	r2, [r3, #8]
			tx_packet_buffer[PKT_PARAMETER1]= regs[REG_MODEL_NUMBER_L];
 80036f6:	4b8e      	ldr	r3, [pc, #568]	; (8003930 <instruction_handler+0x27c>)
 80036f8:	781a      	ldrb	r2, [r3, #0]
 80036fa:	4b8c      	ldr	r3, [pc, #560]	; (800392c <instruction_handler+0x278>)
 80036fc:	725a      	strb	r2, [r3, #9]
			tx_packet_buffer[PKT_PARAMETER2]= regs[REG_MODEL_NUMBER_H];
 80036fe:	4b8c      	ldr	r3, [pc, #560]	; (8003930 <instruction_handler+0x27c>)
 8003700:	785a      	ldrb	r2, [r3, #1]
 8003702:	4b8a      	ldr	r3, [pc, #552]	; (800392c <instruction_handler+0x278>)
 8003704:	729a      	strb	r2, [r3, #10]
			tx_packet_buffer[PKT_PARAMETER3]= regs[REG_VERSION];
 8003706:	4b8a      	ldr	r3, [pc, #552]	; (8003930 <instruction_handler+0x27c>)
 8003708:	789a      	ldrb	r2, [r3, #2]
 800370a:	4b88      	ldr	r3, [pc, #544]	; (800392c <instruction_handler+0x278>)
 800370c:	72da      	strb	r2, [r3, #11]
			packet_encapsulate(5);
 800370e:	2005      	movs	r0, #5
 8003710:	f7ff ff88 	bl	8003624 <packet_encapsulate>
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 8003714:	4b87      	ldr	r3, [pc, #540]	; (8003934 <instruction_handler+0x280>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	461a      	mov	r2, r3
 800371a:	4984      	ldr	r1, [pc, #528]	; (800392c <instruction_handler+0x278>)
 800371c:	4886      	ldr	r0, [pc, #536]	; (8003938 <instruction_handler+0x284>)
 800371e:	f000 fbbf 	bl	8003ea0 <HAL_Serial_Write>
		}
		break;
 8003722:	e133      	b.n	800398c <instruction_handler+0x2d8>
	case INSTR_READ:
		{
			// resassemble 16-bit address and length
			uint16_t address = MAKE_SHORT(rx_packet_buffer[PKT_PARAMETER0],rx_packet_buffer[PKT_PARAMETER1]);
 8003724:	4b80      	ldr	r3, [pc, #512]	; (8003928 <instruction_handler+0x274>)
 8003726:	7a5b      	ldrb	r3, [r3, #9]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b21a      	sxth	r2, r3
 800372c:	4b7e      	ldr	r3, [pc, #504]	; (8003928 <instruction_handler+0x274>)
 800372e:	7a1b      	ldrb	r3, [r3, #8]
 8003730:	b21b      	sxth	r3, r3
 8003732:	4313      	orrs	r3, r2
 8003734:	b21b      	sxth	r3, r3
 8003736:	807b      	strh	r3, [r7, #2]
			uint16_t length =  MAKE_SHORT(rx_packet_buffer[PKT_PARAMETER2],rx_packet_buffer[PKT_PARAMETER3]);
 8003738:	4b7b      	ldr	r3, [pc, #492]	; (8003928 <instruction_handler+0x274>)
 800373a:	7adb      	ldrb	r3, [r3, #11]
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	b21a      	sxth	r2, r3
 8003740:	4b79      	ldr	r3, [pc, #484]	; (8003928 <instruction_handler+0x274>)
 8003742:	7a9b      	ldrb	r3, [r3, #10]
 8003744:	b21b      	sxth	r3, r3
 8003746:	4313      	orrs	r3, r2
 8003748:	b21b      	sxth	r3, r3
 800374a:	803b      	strh	r3, [r7, #0]
			// capture value
			if(address<REG_MAX)
 800374c:	887b      	ldrh	r3, [r7, #2]
 800374e:	2b81      	cmp	r3, #129	; 0x81
 8003750:	d81e      	bhi.n	8003790 <instruction_handler+0xdc>
			{
				// reply with a status packet with ERR only
				tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 8003752:	4b76      	ldr	r3, [pc, #472]	; (800392c <instruction_handler+0x278>)
 8003754:	2255      	movs	r2, #85	; 0x55
 8003756:	71da      	strb	r2, [r3, #7]
				tx_packet_buffer[PKT_ERROR]= 0x00; // TODO : Alarm flag to handle here
 8003758:	4b74      	ldr	r3, [pc, #464]	; (800392c <instruction_handler+0x278>)
 800375a:	2200      	movs	r2, #0
 800375c:	721a      	strb	r2, [r3, #8]
				for(uint32_t index=0;index<length;++index)
 800375e:	2300      	movs	r3, #0
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003762:	e00b      	b.n	800377c <instruction_handler+0xc8>
					tx_packet_buffer[PKT_ERROR+1+index]= regs[address+index];
 8003764:	887a      	ldrh	r2, [r7, #2]
 8003766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003768:	441a      	add	r2, r3
 800376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376c:	3309      	adds	r3, #9
 800376e:	4970      	ldr	r1, [pc, #448]	; (8003930 <instruction_handler+0x27c>)
 8003770:	5c89      	ldrb	r1, [r1, r2]
 8003772:	4a6e      	ldr	r2, [pc, #440]	; (800392c <instruction_handler+0x278>)
 8003774:	54d1      	strb	r1, [r2, r3]
				for(uint32_t index=0;index<length;++index)
 8003776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003778:	3301      	adds	r3, #1
 800377a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800377c:	883b      	ldrh	r3, [r7, #0]
 800377e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003780:	429a      	cmp	r2, r3
 8003782:	d3ef      	bcc.n	8003764 <instruction_handler+0xb0>
				packet_encapsulate(2+length);
 8003784:	883b      	ldrh	r3, [r7, #0]
 8003786:	3302      	adds	r3, #2
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff ff4b 	bl	8003624 <packet_encapsulate>
 800378e:	e008      	b.n	80037a2 <instruction_handler+0xee>
			}
			else
			{
				// reply with a status packet with ERR only
				tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 8003790:	4b66      	ldr	r3, [pc, #408]	; (800392c <instruction_handler+0x278>)
 8003792:	2255      	movs	r2, #85	; 0x55
 8003794:	71da      	strb	r2, [r3, #7]
				tx_packet_buffer[PKT_ERROR]= ERROR_ACCESS_ERROR; // TODO : Alarm flag to handle here
 8003796:	4b65      	ldr	r3, [pc, #404]	; (800392c <instruction_handler+0x278>)
 8003798:	2207      	movs	r2, #7
 800379a:	721a      	strb	r2, [r3, #8]
				packet_encapsulate(2);
 800379c:	2002      	movs	r0, #2
 800379e:	f7ff ff41 	bl	8003624 <packet_encapsulate>
			}
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 80037a2:	4b64      	ldr	r3, [pc, #400]	; (8003934 <instruction_handler+0x280>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	461a      	mov	r2, r3
 80037a8:	4960      	ldr	r1, [pc, #384]	; (800392c <instruction_handler+0x278>)
 80037aa:	4863      	ldr	r0, [pc, #396]	; (8003938 <instruction_handler+0x284>)
 80037ac:	f000 fb78 	bl	8003ea0 <HAL_Serial_Write>
		}
		break;
 80037b0:	e0ec      	b.n	800398c <instruction_handler+0x2d8>
	case INSTR_WRITE:
		{
			// resassemble 16-bit address and value
			uint16_t address = MAKE_SHORT(rx_packet_buffer[PKT_PARAMETER0],rx_packet_buffer[PKT_PARAMETER1]);
 80037b2:	4b5d      	ldr	r3, [pc, #372]	; (8003928 <instruction_handler+0x274>)
 80037b4:	7a5b      	ldrb	r3, [r3, #9]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	b21a      	sxth	r2, r3
 80037ba:	4b5b      	ldr	r3, [pc, #364]	; (8003928 <instruction_handler+0x274>)
 80037bc:	7a1b      	ldrb	r3, [r3, #8]
 80037be:	b21b      	sxth	r3, r3
 80037c0:	4313      	orrs	r3, r2
 80037c2:	b21b      	sxth	r3, r3
 80037c4:	80fb      	strh	r3, [r7, #6]
			// TODO ; depend on length of packet
			uint16_t value_length =  MAKE_SHORT(rx_packet_buffer[PKT_LENGTH_L],rx_packet_buffer[PKT_LENGTH_H])-2-1-2; // remove INSTR, CRC-16 and PARAM0/1
 80037c6:	4b58      	ldr	r3, [pc, #352]	; (8003928 <instruction_handler+0x274>)
 80037c8:	799b      	ldrb	r3, [r3, #6]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	b21a      	sxth	r2, r3
 80037ce:	4b56      	ldr	r3, [pc, #344]	; (8003928 <instruction_handler+0x274>)
 80037d0:	795b      	ldrb	r3, [r3, #5]
 80037d2:	b21b      	sxth	r3, r3
 80037d4:	4313      	orrs	r3, r2
 80037d6:	b21b      	sxth	r3, r3
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b05      	subs	r3, #5
 80037dc:	80bb      	strh	r3, [r7, #4]
			// write into register
			if(address<REG_MAX)
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	2b81      	cmp	r3, #129	; 0x81
 80037e2:	d822      	bhi.n	800382a <instruction_handler+0x176>
			{
				// TODO : check data range for global position, and other registers in RAM
				for(uint32_t index=0;index<value_length;++index)
 80037e4:	2300      	movs	r3, #0
 80037e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80037e8:	e00c      	b.n	8003804 <instruction_handler+0x150>
					regs[address+index]=rx_packet_buffer[PKT_PARAMETER2+index];
 80037ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ec:	f103 020a 	add.w	r2, r3, #10
 80037f0:	88f9      	ldrh	r1, [r7, #6]
 80037f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f4:	440b      	add	r3, r1
 80037f6:	494c      	ldr	r1, [pc, #304]	; (8003928 <instruction_handler+0x274>)
 80037f8:	5c89      	ldrb	r1, [r1, r2]
 80037fa:	4a4d      	ldr	r2, [pc, #308]	; (8003930 <instruction_handler+0x27c>)
 80037fc:	54d1      	strb	r1, [r2, r3]
				for(uint32_t index=0;index<value_length;++index)
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	3301      	adds	r3, #1
 8003802:	62bb      	str	r3, [r7, #40]	; 0x28
 8003804:	88bb      	ldrh	r3, [r7, #4]
 8003806:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003808:	429a      	cmp	r2, r3
 800380a:	d3ee      	bcc.n	80037ea <instruction_handler+0x136>
				// store when accessing EEPROM regs
				if(address<REG_TORQUE_ENABLE)
 800380c:	88fb      	ldrh	r3, [r7, #6]
 800380e:	2b3f      	cmp	r3, #63	; 0x3f
 8003810:	d801      	bhi.n	8003816 <instruction_handler+0x162>
				{
					store_eeprom_regs();
 8003812:	f7fe fea3 	bl	800255c <store_eeprom_regs>
				}
				// reply with a status packet with ERR only
				tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 8003816:	4b45      	ldr	r3, [pc, #276]	; (800392c <instruction_handler+0x278>)
 8003818:	2255      	movs	r2, #85	; 0x55
 800381a:	71da      	strb	r2, [r3, #7]
				tx_packet_buffer[PKT_ERROR]= 0x00; // TODO : Alarm flag to handle here
 800381c:	4b43      	ldr	r3, [pc, #268]	; (800392c <instruction_handler+0x278>)
 800381e:	2200      	movs	r2, #0
 8003820:	721a      	strb	r2, [r3, #8]
				packet_encapsulate(2);
 8003822:	2002      	movs	r0, #2
 8003824:	f7ff fefe 	bl	8003624 <packet_encapsulate>
 8003828:	e008      	b.n	800383c <instruction_handler+0x188>
			}
			else
			{
				// reply with a status packet with ERR only
				tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 800382a:	4b40      	ldr	r3, [pc, #256]	; (800392c <instruction_handler+0x278>)
 800382c:	2255      	movs	r2, #85	; 0x55
 800382e:	71da      	strb	r2, [r3, #7]
				tx_packet_buffer[PKT_ERROR]= ERROR_ACCESS_ERROR; // TODO : Alarm flag to handle here
 8003830:	4b3e      	ldr	r3, [pc, #248]	; (800392c <instruction_handler+0x278>)
 8003832:	2207      	movs	r2, #7
 8003834:	721a      	strb	r2, [r3, #8]
				packet_encapsulate(2);
 8003836:	2002      	movs	r0, #2
 8003838:	f7ff fef4 	bl	8003624 <packet_encapsulate>
			}
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 800383c:	4b3d      	ldr	r3, [pc, #244]	; (8003934 <instruction_handler+0x280>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	461a      	mov	r2, r3
 8003842:	493a      	ldr	r1, [pc, #232]	; (800392c <instruction_handler+0x278>)
 8003844:	483c      	ldr	r0, [pc, #240]	; (8003938 <instruction_handler+0x284>)
 8003846:	f000 fb2b 	bl	8003ea0 <HAL_Serial_Write>
		}
		break;
 800384a:	e09f      	b.n	800398c <instruction_handler+0x2d8>
		}
		break;
	case INSTR_SYNC_WRITE:
		{
			// decode length of [ID,PARAMS]
			uint16_t const values_length =  MAKE_SHORT(rx_packet_buffer[PKT_LENGTH_L],rx_packet_buffer[PKT_LENGTH_H])-1-4-2; // remove INSTR, CRC-16 and PARAM0/1/2/3
 800384c:	4b36      	ldr	r3, [pc, #216]	; (8003928 <instruction_handler+0x274>)
 800384e:	799b      	ldrb	r3, [r3, #6]
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	b21a      	sxth	r2, r3
 8003854:	4b34      	ldr	r3, [pc, #208]	; (8003928 <instruction_handler+0x274>)
 8003856:	795b      	ldrb	r3, [r3, #5]
 8003858:	b21b      	sxth	r3, r3
 800385a:	4313      	orrs	r3, r2
 800385c:	b21b      	sxth	r3, r3
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b07      	subs	r3, #7
 8003862:	83fb      	strh	r3, [r7, #30]
			// decode the address
			uint16_t address = MAKE_SHORT(rx_packet_buffer[PKT_PARAMETER0],rx_packet_buffer[PKT_PARAMETER1]);
 8003864:	4b30      	ldr	r3, [pc, #192]	; (8003928 <instruction_handler+0x274>)
 8003866:	7a5b      	ldrb	r3, [r3, #9]
 8003868:	021b      	lsls	r3, r3, #8
 800386a:	b21a      	sxth	r2, r3
 800386c:	4b2e      	ldr	r3, [pc, #184]	; (8003928 <instruction_handler+0x274>)
 800386e:	7a1b      	ldrb	r3, [r3, #8]
 8003870:	b21b      	sxth	r3, r3
 8003872:	4313      	orrs	r3, r2
 8003874:	b21b      	sxth	r3, r3
 8003876:	83bb      	strh	r3, [r7, #28]
			// decode the size of data per ID
			uint32_t const data_length = MAKE_SHORT(rx_packet_buffer[PKT_PARAMETER2],rx_packet_buffer[PKT_PARAMETER3]);
 8003878:	4b2b      	ldr	r3, [pc, #172]	; (8003928 <instruction_handler+0x274>)
 800387a:	7adb      	ldrb	r3, [r3, #11]
 800387c:	021b      	lsls	r3, r3, #8
 800387e:	4a2a      	ldr	r2, [pc, #168]	; (8003928 <instruction_handler+0x274>)
 8003880:	7a92      	ldrb	r2, [r2, #10]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
			// count the [ID,PARAMS]
			uint16_t const number_of_id_and_data = values_length / (1+data_length); // 1 for ID + data_length
 8003886:	8bfa      	ldrh	r2, [r7, #30]
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	3301      	adds	r3, #1
 800388c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003890:	82fb      	strh	r3, [r7, #22]
			// search for my ID
			uint32_t const my_id = regs[REG_ID];
 8003892:	4b27      	ldr	r3, [pc, #156]	; (8003930 <instruction_handler+0x27c>)
 8003894:	78db      	ldrb	r3, [r3, #3]
 8003896:	613b      	str	r3, [r7, #16]
			for(uint32_t index=0;index<number_of_id_and_data;++index)
 8003898:	2300      	movs	r3, #0
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
 800389c:	e027      	b.n	80038ee <instruction_handler+0x23a>
			{
				uint32_t position = PKT_PARAMETER4+index*(data_length+1);
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	3301      	adds	r3, #1
 80038a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a4:	fb02 f303 	mul.w	r3, r2, r3
 80038a8:	330c      	adds	r3, #12
 80038aa:	60fb      	str	r3, [r7, #12]
				uint32_t id = rx_packet_buffer[position];
 80038ac:	4a1e      	ldr	r2, [pc, #120]	; (8003928 <instruction_handler+0x274>)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	4413      	add	r3, r2
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	60bb      	str	r3, [r7, #8]
				// found my own id in one ID,PARAMS]
				if(id==my_id)
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d114      	bne.n	80038e8 <instruction_handler+0x234>
				{
					// update RAM
					for(uint32_t index2=0;index2<data_length;++index2)
 80038be:	2300      	movs	r3, #0
 80038c0:	623b      	str	r3, [r7, #32]
 80038c2:	e00d      	b.n	80038e0 <instruction_handler+0x22c>
						regs[address+index2]=rx_packet_buffer[position+1+index2];
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	6a3b      	ldr	r3, [r7, #32]
 80038c8:	4413      	add	r3, r2
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	8bb9      	ldrh	r1, [r7, #28]
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	440b      	add	r3, r1
 80038d2:	4915      	ldr	r1, [pc, #84]	; (8003928 <instruction_handler+0x274>)
 80038d4:	5c89      	ldrb	r1, [r1, r2]
 80038d6:	4a16      	ldr	r2, [pc, #88]	; (8003930 <instruction_handler+0x27c>)
 80038d8:	54d1      	strb	r1, [r2, r3]
					for(uint32_t index2=0;index2<data_length;++index2)
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	3301      	adds	r3, #1
 80038de:	623b      	str	r3, [r7, #32]
 80038e0:	6a3a      	ldr	r2, [r7, #32]
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d3ed      	bcc.n	80038c4 <instruction_handler+0x210>
			for(uint32_t index=0;index<number_of_id_and_data;++index)
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	3301      	adds	r3, #1
 80038ec:	627b      	str	r3, [r7, #36]	; 0x24
 80038ee:	8afb      	ldrh	r3, [r7, #22]
 80038f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d3d3      	bcc.n	800389e <instruction_handler+0x1ea>
				}
			}
		}
		break;
 80038f6:	e049      	b.n	800398c <instruction_handler+0x2d8>
	case INSTR_FACTORY_RESET:
		{
			factory_reset_eeprom_regs();
 80038f8:	f7fe fd62 	bl	80023c0 <factory_reset_eeprom_regs>
			// reply with a status packet with Model Number LSB MSB and Firmware version
			tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 80038fc:	4b0b      	ldr	r3, [pc, #44]	; (800392c <instruction_handler+0x278>)
 80038fe:	2255      	movs	r2, #85	; 0x55
 8003900:	71da      	strb	r2, [r3, #7]
			tx_packet_buffer[PKT_ERROR]= ERROR_NONE;
 8003902:	4b0a      	ldr	r3, [pc, #40]	; (800392c <instruction_handler+0x278>)
 8003904:	2200      	movs	r2, #0
 8003906:	721a      	strb	r2, [r3, #8]
			packet_encapsulate(2);
 8003908:	2002      	movs	r0, #2
 800390a:	f7ff fe8b 	bl	8003624 <packet_encapsulate>
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <instruction_handler+0x280>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	461a      	mov	r2, r3
 8003914:	4905      	ldr	r1, [pc, #20]	; (800392c <instruction_handler+0x278>)
 8003916:	4808      	ldr	r0, [pc, #32]	; (8003938 <instruction_handler+0x284>)
 8003918:	f000 fac2 	bl	8003ea0 <HAL_Serial_Write>
			// reboot
			HAL_Delay(100);
 800391c:	2064      	movs	r0, #100	; 0x64
 800391e:	f000 ff89 	bl	8004834 <HAL_Delay>
			HAL_NVIC_SystemReset();
 8003922:	f002 fd4a 	bl	80063ba <HAL_NVIC_SystemReset>
		}
		break;
 8003926:	e031      	b.n	800398c <instruction_handler+0x2d8>
 8003928:	20002d68 	.word	0x20002d68
 800392c:	200031b4 	.word	0x200031b4
 8003930:	20000150 	.word	0x20000150
 8003934:	20000138 	.word	0x20000138
 8003938:	200003d4 	.word	0x200003d4
	case INSTR_REBOOT:
		{
			// reply with a status packet with Model Number LSB MSB and Firmware version
			tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 800393c:	4b15      	ldr	r3, [pc, #84]	; (8003994 <instruction_handler+0x2e0>)
 800393e:	2255      	movs	r2, #85	; 0x55
 8003940:	71da      	strb	r2, [r3, #7]
			tx_packet_buffer[PKT_ERROR]= ERROR_NONE;
 8003942:	4b14      	ldr	r3, [pc, #80]	; (8003994 <instruction_handler+0x2e0>)
 8003944:	2200      	movs	r2, #0
 8003946:	721a      	strb	r2, [r3, #8]
			packet_encapsulate(2);
 8003948:	2002      	movs	r0, #2
 800394a:	f7ff fe6b 	bl	8003624 <packet_encapsulate>
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 800394e:	4b12      	ldr	r3, [pc, #72]	; (8003998 <instruction_handler+0x2e4>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	490f      	ldr	r1, [pc, #60]	; (8003994 <instruction_handler+0x2e0>)
 8003956:	4811      	ldr	r0, [pc, #68]	; (800399c <instruction_handler+0x2e8>)
 8003958:	f000 faa2 	bl	8003ea0 <HAL_Serial_Write>
			// reboot
			HAL_Delay(100);
 800395c:	2064      	movs	r0, #100	; 0x64
 800395e:	f000 ff69 	bl	8004834 <HAL_Delay>
			HAL_NVIC_SystemReset();
 8003962:	f002 fd2a 	bl	80063ba <HAL_NVIC_SystemReset>
		}
		break;
 8003966:	e011      	b.n	800398c <instruction_handler+0x2d8>
	default:
		// reply with a status packet with ERR only
		tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 8003968:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <instruction_handler+0x2e0>)
 800396a:	2255      	movs	r2, #85	; 0x55
 800396c:	71da      	strb	r2, [r3, #7]
		tx_packet_buffer[PKT_ERROR]= ERROR_INSTRUCTION_ERROR; // TODO : Alarm flag to handle here
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <instruction_handler+0x2e0>)
 8003970:	2202      	movs	r2, #2
 8003972:	721a      	strb	r2, [r3, #8]
		packet_encapsulate(2);
 8003974:	2002      	movs	r0, #2
 8003976:	f7ff fe55 	bl	8003624 <packet_encapsulate>
		// send packet
		HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 800397a:	4b07      	ldr	r3, [pc, #28]	; (8003998 <instruction_handler+0x2e4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	461a      	mov	r2, r3
 8003980:	4904      	ldr	r1, [pc, #16]	; (8003994 <instruction_handler+0x2e0>)
 8003982:	4806      	ldr	r0, [pc, #24]	; (800399c <instruction_handler+0x2e8>)
 8003984:	f000 fa8c 	bl	8003ea0 <HAL_Serial_Write>
		break;
 8003988:	e000      	b.n	800398c <instruction_handler+0x2d8>
		break;
 800398a:	bf00      	nop
		// nope
	}
}
 800398c:	bf00      	nop
 800398e:	3730      	adds	r7, #48	; 0x30
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	200031b4 	.word	0x200031b4
 8003998:	20000138 	.word	0x20000138
 800399c:	200003d4 	.word	0x200003d4

080039a0 <packet_handler>:
	HEADER1,HEADER2,HEADER3,RESERVED,ID,LENGTH1,LENGTH2,PAYLOAD,CRC1,CRC2
} e_packet_state;
e_packet_state packet_state = HEADER1;

void packet_handler(char c)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	71fb      	strb	r3, [r7, #7]
	switch(packet_state)
 80039aa:	4b84      	ldr	r3, [pc, #528]	; (8003bbc <packet_handler+0x21c>)
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2b09      	cmp	r3, #9
 80039b0:	f200 8100 	bhi.w	8003bb4 <packet_handler+0x214>
 80039b4:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <packet_handler+0x1c>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	080039e5 	.word	0x080039e5
 80039c0:	080039fb 	.word	0x080039fb
 80039c4:	08003a2b 	.word	0x08003a2b
 80039c8:	08003a47 	.word	0x08003a47
 80039cc:	08003a63 	.word	0x08003a63
 80039d0:	08003a85 	.word	0x08003a85
 80039d4:	08003a93 	.word	0x08003a93
 80039d8:	08003acb 	.word	0x08003acb
 80039dc:	08003af9 	.word	0x08003af9
 80039e0:	08003b15 	.word	0x08003b15
	{
	case HEADER1:
		if(c==0xFF)
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	2bff      	cmp	r3, #255	; 0xff
 80039e8:	f040 80e1 	bne.w	8003bae <packet_handler+0x20e>
		{
			rx_packet_buffer[PKT_HEADER0] = (uint8_t)c;
 80039ec:	4a74      	ldr	r2, [pc, #464]	; (8003bc0 <packet_handler+0x220>)
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	7013      	strb	r3, [r2, #0]
			packet_state = HEADER2;
 80039f2:	4b72      	ldr	r3, [pc, #456]	; (8003bbc <packet_handler+0x21c>)
 80039f4:	2201      	movs	r2, #1
 80039f6:	701a      	strb	r2, [r3, #0]
		}
		break;
 80039f8:	e0d9      	b.n	8003bae <packet_handler+0x20e>
	case HEADER2:
		if(c==0xFF)
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	2bff      	cmp	r3, #255	; 0xff
 80039fe:	d106      	bne.n	8003a0e <packet_handler+0x6e>
		{
			rx_packet_buffer[PKT_HEADER1] = (uint8_t)c;
 8003a00:	4a6f      	ldr	r2, [pc, #444]	; (8003bc0 <packet_handler+0x220>)
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	7053      	strb	r3, [r2, #1]
			packet_state = HEADER3;
 8003a06:	4b6d      	ldr	r3, [pc, #436]	; (8003bbc <packet_handler+0x21c>)
 8003a08:	2202      	movs	r2, #2
 8003a0a:	701a      	strb	r2, [r3, #0]
			rx_packet_buffer[PKT_HEADER2] = (uint8_t)c;
			packet_state = RESERVED;
		}
		else
			packet_state = HEADER1;
		break;
 8003a0c:	e0d2      	b.n	8003bb4 <packet_handler+0x214>
		else if(c==0xFD)
 8003a0e:	79fb      	ldrb	r3, [r7, #7]
 8003a10:	2bfd      	cmp	r3, #253	; 0xfd
 8003a12:	d106      	bne.n	8003a22 <packet_handler+0x82>
			rx_packet_buffer[PKT_HEADER2] = (uint8_t)c;
 8003a14:	4a6a      	ldr	r2, [pc, #424]	; (8003bc0 <packet_handler+0x220>)
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	7093      	strb	r3, [r2, #2]
			packet_state = RESERVED;
 8003a1a:	4b68      	ldr	r3, [pc, #416]	; (8003bbc <packet_handler+0x21c>)
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	701a      	strb	r2, [r3, #0]
		break;
 8003a20:	e0c8      	b.n	8003bb4 <packet_handler+0x214>
			packet_state = HEADER1;
 8003a22:	4b66      	ldr	r3, [pc, #408]	; (8003bbc <packet_handler+0x21c>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]
		break;
 8003a28:	e0c4      	b.n	8003bb4 <packet_handler+0x214>
	case HEADER3:
		if(c==0xFD)
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	2bfd      	cmp	r3, #253	; 0xfd
 8003a2e:	d106      	bne.n	8003a3e <packet_handler+0x9e>
		{
			rx_packet_buffer[PKT_HEADER2] = (uint8_t)c;
 8003a30:	4a63      	ldr	r2, [pc, #396]	; (8003bc0 <packet_handler+0x220>)
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	7093      	strb	r3, [r2, #2]
			packet_state = RESERVED;
 8003a36:	4b61      	ldr	r3, [pc, #388]	; (8003bbc <packet_handler+0x21c>)
 8003a38:	2203      	movs	r2, #3
 8003a3a:	701a      	strb	r2, [r3, #0]
		}
		else
			packet_state = HEADER1;
		break;
 8003a3c:	e0ba      	b.n	8003bb4 <packet_handler+0x214>
			packet_state = HEADER1;
 8003a3e:	4b5f      	ldr	r3, [pc, #380]	; (8003bbc <packet_handler+0x21c>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]
		break;
 8003a44:	e0b6      	b.n	8003bb4 <packet_handler+0x214>
	case RESERVED:
		if(c==0x00)
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d106      	bne.n	8003a5a <packet_handler+0xba>
		{
			rx_packet_buffer[PKT_RESERVED] = (uint8_t)c;
 8003a4c:	4a5c      	ldr	r2, [pc, #368]	; (8003bc0 <packet_handler+0x220>)
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	70d3      	strb	r3, [r2, #3]
			packet_state = ID;
 8003a52:	4b5a      	ldr	r3, [pc, #360]	; (8003bbc <packet_handler+0x21c>)
 8003a54:	2204      	movs	r2, #4
 8003a56:	701a      	strb	r2, [r3, #0]
		}
		else
			packet_state = HEADER1;
		break;
 8003a58:	e0ac      	b.n	8003bb4 <packet_handler+0x214>
			packet_state = HEADER1;
 8003a5a:	4b58      	ldr	r3, [pc, #352]	; (8003bbc <packet_handler+0x21c>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]
		break;
 8003a60:	e0a8      	b.n	8003bb4 <packet_handler+0x214>
	case ID:
		if( (c<=252) || (c==254) ) // validate ID
 8003a62:	79fb      	ldrb	r3, [r7, #7]
 8003a64:	2bfc      	cmp	r3, #252	; 0xfc
 8003a66:	d902      	bls.n	8003a6e <packet_handler+0xce>
 8003a68:	79fb      	ldrb	r3, [r7, #7]
 8003a6a:	2bfe      	cmp	r3, #254	; 0xfe
 8003a6c:	d106      	bne.n	8003a7c <packet_handler+0xdc>
		{
			rx_packet_buffer[PKT_ID] = (uint8_t)c;
 8003a6e:	4a54      	ldr	r2, [pc, #336]	; (8003bc0 <packet_handler+0x220>)
 8003a70:	79fb      	ldrb	r3, [r7, #7]
 8003a72:	7113      	strb	r3, [r2, #4]
			packet_state = LENGTH1;
 8003a74:	4b51      	ldr	r3, [pc, #324]	; (8003bbc <packet_handler+0x21c>)
 8003a76:	2205      	movs	r2, #5
 8003a78:	701a      	strb	r2, [r3, #0]
		}
		else
			packet_state = HEADER1;
		break;
 8003a7a:	e09b      	b.n	8003bb4 <packet_handler+0x214>
			packet_state = HEADER1;
 8003a7c:	4b4f      	ldr	r3, [pc, #316]	; (8003bbc <packet_handler+0x21c>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
		break;
 8003a82:	e097      	b.n	8003bb4 <packet_handler+0x214>
	case LENGTH1:
		rx_packet_buffer[PKT_LENGTH_L] = (uint8_t)c;
 8003a84:	4a4e      	ldr	r2, [pc, #312]	; (8003bc0 <packet_handler+0x220>)
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	7153      	strb	r3, [r2, #5]
		packet_state = LENGTH2;
 8003a8a:	4b4c      	ldr	r3, [pc, #304]	; (8003bbc <packet_handler+0x21c>)
 8003a8c:	2206      	movs	r2, #6
 8003a8e:	701a      	strb	r2, [r3, #0]
		break;
 8003a90:	e090      	b.n	8003bb4 <packet_handler+0x214>
	case LENGTH2:
		rx_packet_buffer[PKT_LENGTH_H] = (uint8_t)c;
 8003a92:	4a4b      	ldr	r2, [pc, #300]	; (8003bc0 <packet_handler+0x220>)
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	7193      	strb	r3, [r2, #6]
		// reassemble length
		rx_packet_payload_bytes = (uint32_t)MAKE_SHORT(rx_packet_buffer[PKT_LENGTH_L],rx_packet_buffer[PKT_LENGTH_H])-2;
 8003a98:	4b49      	ldr	r3, [pc, #292]	; (8003bc0 <packet_handler+0x220>)
 8003a9a:	799b      	ldrb	r3, [r3, #6]
 8003a9c:	021b      	lsls	r3, r3, #8
 8003a9e:	4a48      	ldr	r2, [pc, #288]	; (8003bc0 <packet_handler+0x220>)
 8003aa0:	7952      	ldrb	r2, [r2, #5]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	3b02      	subs	r3, #2
 8003aa6:	4a47      	ldr	r2, [pc, #284]	; (8003bc4 <packet_handler+0x224>)
 8003aa8:	6013      	str	r3, [r2, #0]
		if(rx_packet_payload_bytes<=1024) // validate length
 8003aaa:	4b46      	ldr	r3, [pc, #280]	; (8003bc4 <packet_handler+0x224>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab2:	d806      	bhi.n	8003ac2 <packet_handler+0x122>
		{
			packet_state = PAYLOAD;
 8003ab4:	4b41      	ldr	r3, [pc, #260]	; (8003bbc <packet_handler+0x21c>)
 8003ab6:	2207      	movs	r2, #7
 8003ab8:	701a      	strb	r2, [r3, #0]
			rx_packet_position = PKT_INSTRUCTION;
 8003aba:	4b43      	ldr	r3, [pc, #268]	; (8003bc8 <packet_handler+0x228>)
 8003abc:	2207      	movs	r2, #7
 8003abe:	601a      	str	r2, [r3, #0]
		}
		else
			packet_state = HEADER1;
		break;
 8003ac0:	e078      	b.n	8003bb4 <packet_handler+0x214>
			packet_state = HEADER1;
 8003ac2:	4b3e      	ldr	r3, [pc, #248]	; (8003bbc <packet_handler+0x21c>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	701a      	strb	r2, [r3, #0]
		break;
 8003ac8:	e074      	b.n	8003bb4 <packet_handler+0x214>
	case PAYLOAD:
		rx_packet_buffer[rx_packet_position] = (uint8_t)c;
 8003aca:	4b3f      	ldr	r3, [pc, #252]	; (8003bc8 <packet_handler+0x228>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	493c      	ldr	r1, [pc, #240]	; (8003bc0 <packet_handler+0x220>)
 8003ad0:	79fa      	ldrb	r2, [r7, #7]
 8003ad2:	54ca      	strb	r2, [r1, r3]
		++rx_packet_position;
 8003ad4:	4b3c      	ldr	r3, [pc, #240]	; (8003bc8 <packet_handler+0x228>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	4a3b      	ldr	r2, [pc, #236]	; (8003bc8 <packet_handler+0x228>)
 8003adc:	6013      	str	r3, [r2, #0]
		--rx_packet_payload_bytes;
 8003ade:	4b39      	ldr	r3, [pc, #228]	; (8003bc4 <packet_handler+0x224>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	4a37      	ldr	r2, [pc, #220]	; (8003bc4 <packet_handler+0x224>)
 8003ae6:	6013      	str	r3, [r2, #0]
		if(rx_packet_payload_bytes==0)
 8003ae8:	4b36      	ldr	r3, [pc, #216]	; (8003bc4 <packet_handler+0x224>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d160      	bne.n	8003bb2 <packet_handler+0x212>
			packet_state = CRC1;
 8003af0:	4b32      	ldr	r3, [pc, #200]	; (8003bbc <packet_handler+0x21c>)
 8003af2:	2208      	movs	r2, #8
 8003af4:	701a      	strb	r2, [r3, #0]
		break;
 8003af6:	e05c      	b.n	8003bb2 <packet_handler+0x212>
	case CRC1:
		rx_packet_buffer[rx_packet_position] = (uint8_t)c;
 8003af8:	4b33      	ldr	r3, [pc, #204]	; (8003bc8 <packet_handler+0x228>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4930      	ldr	r1, [pc, #192]	; (8003bc0 <packet_handler+0x220>)
 8003afe:	79fa      	ldrb	r2, [r7, #7]
 8003b00:	54ca      	strb	r2, [r1, r3]
		++rx_packet_position;
 8003b02:	4b31      	ldr	r3, [pc, #196]	; (8003bc8 <packet_handler+0x228>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3301      	adds	r3, #1
 8003b08:	4a2f      	ldr	r2, [pc, #188]	; (8003bc8 <packet_handler+0x228>)
 8003b0a:	6013      	str	r3, [r2, #0]
		packet_state = CRC2;
 8003b0c:	4b2b      	ldr	r3, [pc, #172]	; (8003bbc <packet_handler+0x21c>)
 8003b0e:	2209      	movs	r2, #9
 8003b10:	701a      	strb	r2, [r3, #0]
		break;
 8003b12:	e04f      	b.n	8003bb4 <packet_handler+0x214>
	case CRC2:
		rx_packet_buffer[rx_packet_position] = (uint8_t)c;
 8003b14:	4b2c      	ldr	r3, [pc, #176]	; (8003bc8 <packet_handler+0x228>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4929      	ldr	r1, [pc, #164]	; (8003bc0 <packet_handler+0x220>)
 8003b1a:	79fa      	ldrb	r2, [r7, #7]
 8003b1c:	54ca      	strb	r2, [r1, r3]
		// check CRC
		uint16_t received_crc = (uint16_t)MAKE_SHORT(rx_packet_buffer[rx_packet_position-1],rx_packet_buffer[rx_packet_position]);
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	; (8003bc8 <packet_handler+0x228>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a27      	ldr	r2, [pc, #156]	; (8003bc0 <packet_handler+0x220>)
 8003b24:	5cd3      	ldrb	r3, [r2, r3]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	b21a      	sxth	r2, r3
 8003b2a:	4b27      	ldr	r3, [pc, #156]	; (8003bc8 <packet_handler+0x228>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	4923      	ldr	r1, [pc, #140]	; (8003bc0 <packet_handler+0x220>)
 8003b32:	5ccb      	ldrb	r3, [r1, r3]
 8003b34:	b21b      	sxth	r3, r3
 8003b36:	4313      	orrs	r3, r2
 8003b38:	b21b      	sxth	r3, r3
 8003b3a:	81fb      	strh	r3, [r7, #14]
		uint16_t calculated_crc = updateCRC(0,rx_packet_buffer,rx_packet_position-1);
 8003b3c:	4b22      	ldr	r3, [pc, #136]	; (8003bc8 <packet_handler+0x228>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	491d      	ldr	r1, [pc, #116]	; (8003bc0 <packet_handler+0x220>)
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f7ff fd38 	bl	80035c0 <updateCRC>
 8003b50:	4603      	mov	r3, r0
 8003b52:	81bb      	strh	r3, [r7, #12]
		if(calculated_crc==received_crc)
 8003b54:	89ba      	ldrh	r2, [r7, #12]
 8003b56:	89fb      	ldrh	r3, [r7, #14]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d10c      	bne.n	8003b76 <packet_handler+0x1d6>
		{
			if(rx_packet_buffer[PKT_ID]==regs[REG_ID] || rx_packet_buffer[PKT_ID]==0xFE)
 8003b5c:	4b18      	ldr	r3, [pc, #96]	; (8003bc0 <packet_handler+0x220>)
 8003b5e:	791a      	ldrb	r2, [r3, #4]
 8003b60:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <packet_handler+0x22c>)
 8003b62:	78db      	ldrb	r3, [r3, #3]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d003      	beq.n	8003b70 <packet_handler+0x1d0>
 8003b68:	4b15      	ldr	r3, [pc, #84]	; (8003bc0 <packet_handler+0x220>)
 8003b6a:	791b      	ldrb	r3, [r3, #4]
 8003b6c:	2bfe      	cmp	r3, #254	; 0xfe
 8003b6e:	d11a      	bne.n	8003ba6 <packet_handler+0x206>
				instruction_handler();
 8003b70:	f7ff fda0 	bl	80036b4 <instruction_handler>
 8003b74:	e017      	b.n	8003ba6 <packet_handler+0x206>
		}
		else
		{
			regs[REG_PROTOCOL_CRC_FAIL] = regs[REG_PROTOCOL_CRC_FAIL] + 1;
 8003b76:	4b15      	ldr	r3, [pc, #84]	; (8003bcc <packet_handler+0x22c>)
 8003b78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <packet_handler+0x22c>)
 8003b82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			// reply with a status packet with ERR only
			tx_packet_buffer[PKT_INSTRUCTION]= INSTR_STATUS;
 8003b86:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <packet_handler+0x230>)
 8003b88:	2255      	movs	r2, #85	; 0x55
 8003b8a:	71da      	strb	r2, [r3, #7]
			tx_packet_buffer[PKT_ERROR]= ERROR_CRC_ERROR; // TODO : Alarm flag to handle here
 8003b8c:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <packet_handler+0x230>)
 8003b8e:	2203      	movs	r2, #3
 8003b90:	721a      	strb	r2, [r3, #8]
			packet_encapsulate(2);
 8003b92:	2002      	movs	r0, #2
 8003b94:	f7ff fd46 	bl	8003624 <packet_encapsulate>
			// send packet
			HAL_Serial_Write(&serial, (uint8_t const *)tx_packet_buffer,tx_packet_length);
 8003b98:	4b0e      	ldr	r3, [pc, #56]	; (8003bd4 <packet_handler+0x234>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	490c      	ldr	r1, [pc, #48]	; (8003bd0 <packet_handler+0x230>)
 8003ba0:	480d      	ldr	r0, [pc, #52]	; (8003bd8 <packet_handler+0x238>)
 8003ba2:	f000 f97d 	bl	8003ea0 <HAL_Serial_Write>
		}
		packet_state = HEADER1;
 8003ba6:	4b05      	ldr	r3, [pc, #20]	; (8003bbc <packet_handler+0x21c>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	701a      	strb	r2, [r3, #0]
		break;
 8003bac:	e002      	b.n	8003bb4 <packet_handler+0x214>
		break;
 8003bae:	bf00      	nop
 8003bb0:	e000      	b.n	8003bb4 <packet_handler+0x214>
		break;
 8003bb2:	bf00      	nop
	}
}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	2000013c 	.word	0x2000013c
 8003bc0:	20002d68 	.word	0x20002d68
 8003bc4:	20000134 	.word	0x20000134
 8003bc8:	20000130 	.word	0x20000130
 8003bcc:	20000150 	.word	0x20000150
 8003bd0:	200031b4 	.word	0x200031b4
 8003bd4:	20000138 	.word	0x20000138
 8003bd8:	200003d4 	.word	0x200003d4

08003bdc <HAL_UART_ErrorCallback>:
/// This table has to be filled in the application code
HAL_Serial_Handler * hserial_table[HAL_Serial_Handler_Count] = {0};
uint32_t serial_counter = 0;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
	static int id = 0;
	for(id=0;id!=serial_counter;++id)
 8003be4:	4b20      	ldr	r3, [pc, #128]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	e032      	b.n	8003c52 <HAL_UART_ErrorCallback+0x76>
	{
		if(hserial_table[id]->huart == huart)
 8003bec:	4b1e      	ldr	r3, [pc, #120]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1e      	ldr	r2, [pc, #120]	; (8003c6c <HAL_UART_ErrorCallback+0x90>)
 8003bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d124      	bne.n	8003c48 <HAL_UART_ErrorCallback+0x6c>
		{
			hserial_table[id]->rx_tail_ptr = hserial_table[id]->rx_circular_buffer;
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a1a      	ldr	r2, [pc, #104]	; (8003c6c <HAL_UART_ErrorCallback+0x90>)
 8003c04:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c08:	4b17      	ldr	r3, [pc, #92]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4917      	ldr	r1, [pc, #92]	; (8003c6c <HAL_UART_ErrorCallback+0x90>)
 8003c0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c12:	f502 5202 	add.w	r2, r2, #8320	; 0x2080
 8003c16:	3210      	adds	r2, #16
 8003c18:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003c1c:	3310      	adds	r3, #16
 8003c1e:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_DMA(hserial_table[id]->huart, hserial_table[id]->rx_circular_buffer,size_of_rx_circular_buffer);
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a11      	ldr	r2, [pc, #68]	; (8003c6c <HAL_UART_ErrorCallback+0x90>)
 8003c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c2a:	6818      	ldr	r0, [r3, #0]
 8003c2c:	4b0e      	ldr	r3, [pc, #56]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0e      	ldr	r2, [pc, #56]	; (8003c6c <HAL_UART_ErrorCallback+0x90>)
 8003c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c36:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003c3a:	3310      	adds	r3, #16
 8003c3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c40:	4619      	mov	r1, r3
 8003c42:	f005 ff75 	bl	8009b30 <HAL_UART_Receive_DMA>
		   break;
 8003c46:	e00b      	b.n	8003c60 <HAL_UART_ErrorCallback+0x84>
	for(id=0;id!=serial_counter;++id)
 8003c48:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	4a06      	ldr	r2, [pc, #24]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_UART_ErrorCallback+0x8c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	461a      	mov	r2, r3
 8003c58:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <HAL_UART_ErrorCallback+0x94>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d1c5      	bne.n	8003bec <HAL_UART_ErrorCallback+0x10>
		}
	}
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	20000148 	.word	0x20000148
 8003c6c:	20000140 	.word	0x20000140
 8003c70:	20000144 	.word	0x20000144

08003c74 <HAL_Serial_Init_Half_Duplex>:
		GPIO_PinState PinState_TX,
		GPIO_TypeDef *GPIOx_RX,
		uint16_t GPIO_Pin_RX,
		GPIO_PinState PinState_RX
)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
 8003c80:	807b      	strh	r3, [r7, #2]
	// register this handle
	hserial_table[serial_counter++]=hserial;
 8003c82:	4b45      	ldr	r3, [pc, #276]	; (8003d98 <HAL_Serial_Init_Half_Duplex+0x124>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	4943      	ldr	r1, [pc, #268]	; (8003d98 <HAL_Serial_Init_Half_Duplex+0x124>)
 8003c8a:	600a      	str	r2, [r1, #0]
 8003c8c:	4943      	ldr	r1, [pc, #268]	; (8003d9c <HAL_Serial_Init_Half_Duplex+0x128>)
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    hserial->huart = huart;
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	601a      	str	r2, [r3, #0]

    // reset tx fifo pool buffer
    hserial->tx_head_position = 0;
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]
    hserial->tx_tail_position = 0;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003cac:	3308      	adds	r3, #8
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
	hserial->tx_dma = 0;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003cb8:	330c      	adds	r3, #12
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]

	// reset rx circular buffer
	hserial->rx_tail_ptr = hserial->rx_circular_buffer;
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	f503 5202 	add.w	r2, r3, #8320	; 0x2080
 8003cc4:	3210      	adds	r2, #16
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003ccc:	3310      	adds	r3, #16
 8003cce:	601a      	str	r2, [r3, #0]

    // start rx DMA
	HAL_UART_Receive_DMA(hserial->huart, hserial->rx_circular_buffer,size_of_rx_circular_buffer);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003cda:	3310      	adds	r3, #16
 8003cdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f005 ff25 	bl	8009b30 <HAL_UART_Receive_DMA>

	// half-duplex
	hserial->half_duplex = true;
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003cec:	3314      	adds	r3, #20
 8003cee:	2201      	movs	r2, #1
 8003cf0:	701a      	strb	r2, [r3, #0]
	hserial->GPIOx_DIR_TX = GPIOx_TX;
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003cf8:	3318      	adds	r3, #24
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	601a      	str	r2, [r3, #0]
	hserial->GPIO_Pin_DIR_TX = GPIO_Pin_TX;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d04:	331c      	adds	r3, #28
 8003d06:	887a      	ldrh	r2, [r7, #2]
 8003d08:	801a      	strh	r2, [r3, #0]
	hserial->PinState_DIR_TX = PinState_TX;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d10:	331e      	adds	r3, #30
 8003d12:	7e3a      	ldrb	r2, [r7, #24]
 8003d14:	701a      	strb	r2, [r3, #0]
	hserial->GPIOx_DIR_RX = GPIOx_RX;
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d1c:	3320      	adds	r3, #32
 8003d1e:	69fa      	ldr	r2, [r7, #28]
 8003d20:	601a      	str	r2, [r3, #0]
	hserial->GPIO_Pin_DIR_RX = GPIO_Pin_RX;
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d28:	3324      	adds	r3, #36	; 0x24
 8003d2a:	8c3a      	ldrh	r2, [r7, #32]
 8003d2c:	801a      	strh	r2, [r3, #0]
	hserial->PinState_DIR_RX = PinState_RX;
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d34:	3326      	adds	r3, #38	; 0x26
 8003d36:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003d3a:	701a      	strb	r2, [r3, #0]
    // TX = OFF
    HAL_GPIO_WritePin(hserial->GPIOx_DIR_TX,hserial->GPIO_Pin_DIR_TX,hserial->PinState_DIR_TX==GPIO_PIN_RESET?GPIO_PIN_SET:GPIO_PIN_RESET);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d42:	3318      	adds	r3, #24
 8003d44:	6818      	ldr	r0, [r3, #0]
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d4c:	331c      	adds	r3, #28
 8003d4e:	8819      	ldrh	r1, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d56:	331e      	adds	r3, #30
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	bf0c      	ite	eq
 8003d5e:	2301      	moveq	r3, #1
 8003d60:	2300      	movne	r3, #0
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	461a      	mov	r2, r3
 8003d66:	f003 fa1b 	bl	80071a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hserial->GPIOx_DIR_RX,hserial->GPIO_Pin_DIR_RX,hserial->PinState_DIR_RX);
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d70:	3320      	adds	r3, #32
 8003d72:	6818      	ldr	r0, [r3, #0]
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d7a:	3324      	adds	r3, #36	; 0x24
 8003d7c:	8819      	ldrh	r1, [r3, #0]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003d84:	3326      	adds	r3, #38	; 0x26
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	461a      	mov	r2, r3
 8003d8a:	f003 fa09 	bl	80071a0 <HAL_GPIO_WritePin>
}
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20000144 	.word	0x20000144
 8003d9c:	20000140 	.word	0x20000140

08003da0 <HAL_Serial_Available>:

int HAL_Serial_Available(HAL_Serial_Handler * hserial)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
    if(hserial->huart == 0)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_Serial_Available+0x14>
        return 0;
 8003db0:	2300      	movs	r3, #0
 8003db2:	e01f      	b.n	8003df4 <HAL_Serial_Available+0x54>
    uint8_t const * head = hserial->rx_circular_buffer + size_of_rx_circular_buffer - __HAL_DMA_GET_COUNTER(hserial->huart->hdmarx);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003dba:	3310      	adds	r3, #16
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6812      	ldr	r2, [r2, #0]
 8003dc0:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	6852      	ldr	r2, [r2, #4]
 8003dc6:	f5c2 6200 	rsb	r2, r2, #2048	; 0x800
 8003dca:	4413      	add	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]
    uint8_t const * tail = hserial->rx_tail_ptr;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003dd4:	3310      	adds	r3, #16
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60bb      	str	r3, [r7, #8]
    if( head>=tail )
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d303      	bcc.n	8003dea <HAL_Serial_Available+0x4a>
        return head-tail;
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	e004      	b.n	8003df4 <HAL_Serial_Available+0x54>
    else
        return head-tail+size_of_rx_circular_buffer;
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_Serial_GetChar>:

char HAL_Serial_GetChar(HAL_Serial_Handler * hserial)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
    if(hserial->huart == 0)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_Serial_GetChar+0x14>
        return 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e03f      	b.n	8003e94 <HAL_Serial_GetChar+0x94>
    uint8_t const * head = hserial->rx_circular_buffer + size_of_rx_circular_buffer - __HAL_DMA_GET_COUNTER(hserial->huart->hdmarx);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003e1a:	3310      	adds	r3, #16
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	6852      	ldr	r2, [r2, #4]
 8003e26:	f5c2 6200 	rsb	r2, r2, #2048	; 0x800
 8003e2a:	4413      	add	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]
    uint8_t const * tail = hserial->rx_tail_ptr;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e34:	3310      	adds	r3, #16
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	613b      	str	r3, [r7, #16]
    if(head!=tail)
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d027      	beq.n	8003e92 <HAL_Serial_GetChar+0x92>
    {
        char c =  *hserial->rx_tail_ptr++;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e48:	3310      	adds	r3, #16
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	1c51      	adds	r1, r2, #1
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e54:	3310      	adds	r3, #16
 8003e56:	6019      	str	r1, [r3, #0]
 8003e58:	7813      	ldrb	r3, [r2, #0]
 8003e5a:	73fb      	strb	r3, [r7, #15]
        if(hserial->rx_tail_ptr>=hserial->rx_circular_buffer + size_of_rx_circular_buffer)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e62:	3310      	adds	r3, #16
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003e6c:	3310      	adds	r3, #16
 8003e6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d30b      	bcc.n	8003e8e <HAL_Serial_GetChar+0x8e>
            hserial->rx_tail_ptr-=size_of_rx_circular_buffer;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e7c:	3310      	adds	r3, #16
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f5a3 6200 	sub.w	r2, r3, #2048	; 0x800
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003e8a:	3310      	adds	r3, #16
 8003e8c:	601a      	str	r2, [r3, #0]
        return c;
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	e000      	b.n	8003e94 <HAL_Serial_GetChar+0x94>
    }
    else
        return 0;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	371c      	adds	r7, #28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_Serial_Write>:
    }
    return counter;
}

int HAL_Serial_Write(HAL_Serial_Handler * hserial, uint8_t const * ptr, int len )
{
 8003ea0:	b590      	push	{r4, r7, lr}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
    if(hserial->huart == 0)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_Serial_Write+0x18>
        return 0;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	e09a      	b.n	8003fee <HAL_Serial_Write+0x14e>

    // copy user data into the head tx buffer into tx pool, inc tx pool head
    hserial->tx_buffer_pool[hserial->tx_head_position].length = len;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	019b      	lsls	r3, r3, #6
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4403      	add	r3, r0
 8003ed0:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8003ed4:	6019      	str	r1, [r3, #0]
    uint8_t * dst = hserial->tx_buffer_pool[hserial->tx_head_position].data;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003edc:	3304      	adds	r3, #4
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	019b      	lsls	r3, r3, #6
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	4413      	add	r3, r2
 8003eec:	3304      	adds	r3, #4
 8003eee:	617b      	str	r3, [r7, #20]
    memcpy(dst,ptr,len);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	6978      	ldr	r0, [r7, #20]
 8003ef8:	f006 fee4 	bl	800acc4 <memcpy>
    hserial->tx_head_position = (hserial->tx_head_position + 1 ) % size_of_tx_pool;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003f02:	3304      	adds	r3, #4
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	3301      	adds	r3, #1
 8003f08:	f003 021f 	and.w	r2, r3, #31
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003f12:	3304      	adds	r3, #4
 8003f14:	601a      	str	r2, [r3, #0]

    // if no tx dma running, start tx dma
    if(hserial->tx_dma==0)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d163      	bne.n	8003fec <HAL_Serial_Write+0x14c>
    {
    	// set tx dma running
        hserial->tx_dma=1;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003f2a:	330c      	adds	r3, #12
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]

        // TX = ON
        if(hserial->half_duplex)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f36:	3314      	adds	r3, #20
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d028      	beq.n	8003f90 <HAL_Serial_Write+0xf0>
        {
        	HAL_GPIO_WritePin(hserial->GPIOx_DIR_TX,hserial->GPIO_Pin_DIR_TX,hserial->PinState_DIR_TX);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f44:	3318      	adds	r3, #24
 8003f46:	6818      	ldr	r0, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f4e:	331c      	adds	r3, #28
 8003f50:	8819      	ldrh	r1, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f58:	331e      	adds	r3, #30
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	f003 f91f 	bl	80071a0 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(hserial->GPIOx_DIR_RX,hserial->GPIO_Pin_DIR_RX,hserial->PinState_DIR_RX==GPIO_PIN_RESET?GPIO_PIN_SET:GPIO_PIN_RESET);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f68:	3320      	adds	r3, #32
 8003f6a:	6818      	ldr	r0, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f72:	3324      	adds	r3, #36	; 0x24
 8003f74:	8819      	ldrh	r1, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8003f7c:	3326      	adds	r3, #38	; 0x26
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	bf0c      	ite	eq
 8003f84:	2301      	moveq	r3, #1
 8003f86:	2300      	movne	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f003 f908 	bl	80071a0 <HAL_GPIO_WritePin>
        // transmit serial internal tx buffer using DMA if no DMA running
        //HAL_StatusTypeDef result = 0;
        //do
        //{
        	//result =
        	HAL_UART_Transmit_DMA(
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6818      	ldr	r0, [r3, #0]
        			hserial->huart,
					hserial->tx_buffer_pool[hserial->tx_tail_position].data,
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	019b      	lsls	r3, r3, #6
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	4413      	add	r3, r2
 8003faa:	1d1c      	adds	r4, r3, #4
					hserial->tx_buffer_pool[hserial->tx_tail_position].length
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003fb2:	3308      	adds	r3, #8
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68f9      	ldr	r1, [r7, #12]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	019b      	lsls	r3, r3, #6
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8003fc6:	681b      	ldr	r3, [r3, #0]
        	HAL_UART_Transmit_DMA(
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	4621      	mov	r1, r4
 8003fce:	f005 fd2f 	bl	8009a30 <HAL_UART_Transmit_DMA>
					);
        //}
        //while(result!=HAL_OK);
        hserial->tx_tail_position = (hserial->tx_tail_position + 1 ) % size_of_tx_pool;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003fd8:	3308      	adds	r3, #8
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	f003 021f 	and.w	r2, r3, #31
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8003fe8:	3308      	adds	r3, #8
 8003fea:	601a      	str	r2, [r3, #0]
    }
    else
    {
    	// end of tx dma callback will start next tx dma
    }
    return len;
 8003fec:	687b      	ldr	r3, [r7, #4]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	371c      	adds	r7, #28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd90      	pop	{r4, r7, pc}
	...

08003ff8 <HAL_UART_TxCpltCallback>:
//	HAL_Delay(100);
//
//}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ff8:	b590      	push	{r4, r7, lr}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
    static int id = 0;
    for(id=0;id!=serial_counter;++id)
 8004000:	4b71      	ldr	r3, [pc, #452]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004002:	2200      	movs	r2, #0
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	e0d0      	b.n	80041aa <HAL_UART_TxCpltCallback+0x1b2>
    {
        if(hserial_table[id]->huart == huart && hserial_table[id]->tx_dma == 1)
 8004008:	4b6f      	ldr	r3, [pc, #444]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a6f      	ldr	r2, [pc, #444]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800400e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	429a      	cmp	r2, r3
 8004018:	f040 80c2 	bne.w	80041a0 <HAL_UART_TxCpltCallback+0x1a8>
 800401c:	4b6a      	ldr	r3, [pc, #424]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a6a      	ldr	r2, [pc, #424]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004026:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 800402a:	330c      	adds	r3, #12
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b01      	cmp	r3, #1
 8004030:	f040 80b6 	bne.w	80041a0 <HAL_UART_TxCpltCallback+0x1a8>
        {
			// tx buffer from pool waiting for transmission ?
			if(hserial_table[id]->tx_head_position!=hserial_table[id]->tx_tail_position)
 8004034:	4b64      	ldr	r3, [pc, #400]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a64      	ldr	r2, [pc, #400]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800403a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800403e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8004042:	3304      	adds	r3, #4
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4b60      	ldr	r3, [pc, #384]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4960      	ldr	r1, [pc, #384]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800404c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004050:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8004054:	3308      	adds	r3, #8
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	429a      	cmp	r2, r3
 800405a:	d04a      	beq.n	80040f2 <HAL_UART_TxCpltCallback+0xfa>
		        //HAL_StatusTypeDef result = 0;
		        //do
		        //{
		        	//result =
				 HAL_UART_Transmit_DMA(
		        			hserial_table[id]->huart,
 800405c:	4b5a      	ldr	r3, [pc, #360]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a5a      	ldr	r2, [pc, #360]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				 HAL_UART_Transmit_DMA(
 8004066:	6818      	ldr	r0, [r3, #0]
							hserial_table[id]->tx_buffer_pool[hserial_table[id]->tx_tail_position].data,
 8004068:	4b57      	ldr	r3, [pc, #348]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a57      	ldr	r2, [pc, #348]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800406e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004072:	4b55      	ldr	r3, [pc, #340]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a55      	ldr	r2, [pc, #340]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800407c:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8004080:	3308      	adds	r3, #8
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	4613      	mov	r3, r2
 8004086:	019b      	lsls	r3, r3, #6
 8004088:	4413      	add	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	440b      	add	r3, r1
 800408e:	1d1c      	adds	r4, r3, #4
							hserial_table[id]->tx_buffer_pool[hserial_table[id]->tx_tail_position].length
 8004090:	4b4d      	ldr	r3, [pc, #308]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a4d      	ldr	r2, [pc, #308]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004096:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800409a:	4b4b      	ldr	r3, [pc, #300]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a4b      	ldr	r2, [pc, #300]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 80040a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a4:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80040a8:	3308      	adds	r3, #8
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	4613      	mov	r3, r2
 80040ae:	019b      	lsls	r3, r3, #6
 80040b0:	4413      	add	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	440b      	add	r3, r1
 80040b6:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80040ba:	681b      	ldr	r3, [r3, #0]
				 HAL_UART_Transmit_DMA(
 80040bc:	b29b      	uxth	r3, r3
 80040be:	461a      	mov	r2, r3
 80040c0:	4621      	mov	r1, r4
 80040c2:	f005 fcb5 	bl	8009a30 <HAL_UART_Transmit_DMA>
							);
		        //}
		        //while(result!=HAL_OK);

				// inc tail
				hserial_table[id]->tx_tail_position = (hserial_table[id]->tx_tail_position + 1 ) % size_of_tx_pool;
 80040c6:	4b40      	ldr	r3, [pc, #256]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a40      	ldr	r2, [pc, #256]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 80040cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040d0:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80040d4:	3308      	adds	r3, #8
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	4b3b      	ldr	r3, [pc, #236]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	493b      	ldr	r1, [pc, #236]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 80040e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80040e4:	f002 021f 	and.w	r2, r2, #31
 80040e8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80040ec:	3308      	adds	r3, #8
 80040ee:	601a      	str	r2, [r3, #0]
		        	HAL_GPIO_WritePin(hserial_table[id]->GPIOx_DIR_TX,hserial_table[id]->GPIO_Pin_DIR_TX,hserial_table[id]->PinState_DIR_TX==GPIO_PIN_RESET?GPIO_PIN_SET:GPIO_PIN_RESET);
		        	HAL_GPIO_WritePin(hserial_table[id]->GPIOx_DIR_RX,hserial_table[id]->GPIO_Pin_DIR_RX,hserial_table[id]->PinState_DIR_RX);
		        }

			}
           break;
 80040f0:	e064      	b.n	80041bc <HAL_UART_TxCpltCallback+0x1c4>
				hserial_table[id]->tx_dma = 0;
 80040f2:	4b35      	ldr	r3, [pc, #212]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a35      	ldr	r2, [pc, #212]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 80040f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040fc:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8004100:	330c      	adds	r3, #12
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]
		        if(hserial_table[id]->half_duplex)
 8004106:	4b30      	ldr	r3, [pc, #192]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a30      	ldr	r2, [pc, #192]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800410c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004110:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8004114:	3314      	adds	r3, #20
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d04f      	beq.n	80041bc <HAL_UART_TxCpltCallback+0x1c4>
		        	HAL_GPIO_WritePin(hserial_table[id]->GPIOx_DIR_TX,hserial_table[id]->GPIO_Pin_DIR_TX,hserial_table[id]->PinState_DIR_TX==GPIO_PIN_RESET?GPIO_PIN_SET:GPIO_PIN_RESET);
 800411c:	4b2a      	ldr	r3, [pc, #168]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2a      	ldr	r2, [pc, #168]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004126:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 800412a:	3318      	adds	r3, #24
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	4b26      	ldr	r3, [pc, #152]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a26      	ldr	r2, [pc, #152]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004138:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 800413c:	331c      	adds	r3, #28
 800413e:	8819      	ldrh	r1, [r3, #0]
 8004140:	4b21      	ldr	r3, [pc, #132]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a21      	ldr	r2, [pc, #132]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800414a:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 800414e:	331e      	adds	r3, #30
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	bf0c      	ite	eq
 8004156:	2301      	moveq	r3, #1
 8004158:	2300      	movne	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	461a      	mov	r2, r3
 800415e:	f003 f81f 	bl	80071a0 <HAL_GPIO_WritePin>
		        	HAL_GPIO_WritePin(hserial_table[id]->GPIOx_DIR_RX,hserial_table[id]->GPIO_Pin_DIR_RX,hserial_table[id]->PinState_DIR_RX);
 8004162:	4b19      	ldr	r3, [pc, #100]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a19      	ldr	r2, [pc, #100]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 8004168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800416c:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8004170:	3320      	adds	r3, #32
 8004172:	6818      	ldr	r0, [r3, #0]
 8004174:	4b14      	ldr	r3, [pc, #80]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a14      	ldr	r2, [pc, #80]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800417a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800417e:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8004182:	3324      	adds	r3, #36	; 0x24
 8004184:	8819      	ldrh	r1, [r3, #0]
 8004186:	4b10      	ldr	r3, [pc, #64]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a10      	ldr	r2, [pc, #64]	; (80041cc <HAL_UART_TxCpltCallback+0x1d4>)
 800418c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004190:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8004194:	3326      	adds	r3, #38	; 0x26
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	461a      	mov	r2, r3
 800419a:	f003 f801 	bl	80071a0 <HAL_GPIO_WritePin>
           break;
 800419e:	e00d      	b.n	80041bc <HAL_UART_TxCpltCallback+0x1c4>
    for(id=0;id!=serial_counter;++id)
 80041a0:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	3301      	adds	r3, #1
 80041a6:	4a08      	ldr	r2, [pc, #32]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	4b07      	ldr	r3, [pc, #28]	; (80041c8 <HAL_UART_TxCpltCallback+0x1d0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	4b07      	ldr	r3, [pc, #28]	; (80041d0 <HAL_UART_TxCpltCallback+0x1d8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	f47f af27 	bne.w	8004008 <HAL_UART_TxCpltCallback+0x10>
        }
    }
}
 80041ba:	e000      	b.n	80041be <HAL_UART_TxCpltCallback+0x1c6>
           break;
 80041bc:	bf00      	nop
}
 80041be:	bf00      	nop
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd90      	pop	{r4, r7, pc}
 80041c6:	bf00      	nop
 80041c8:	2000014c 	.word	0x2000014c
 80041cc:	20000140 	.word	0x20000140
 80041d0:	20000144 	.word	0x20000144

080041d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041da:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <HAL_MspInit+0x44>)
 80041dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041de:	4a0e      	ldr	r2, [pc, #56]	; (8004218 <HAL_MspInit+0x44>)
 80041e0:	f043 0301 	orr.w	r3, r3, #1
 80041e4:	6613      	str	r3, [r2, #96]	; 0x60
 80041e6:	4b0c      	ldr	r3, [pc, #48]	; (8004218 <HAL_MspInit+0x44>)
 80041e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	607b      	str	r3, [r7, #4]
 80041f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041f2:	4b09      	ldr	r3, [pc, #36]	; (8004218 <HAL_MspInit+0x44>)
 80041f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f6:	4a08      	ldr	r2, [pc, #32]	; (8004218 <HAL_MspInit+0x44>)
 80041f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041fc:	6593      	str	r3, [r2, #88]	; 0x58
 80041fe:	4b06      	ldr	r3, [pc, #24]	; (8004218 <HAL_MspInit+0x44>)
 8004200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800420a:	f003 f987 	bl	800751c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40021000 	.word	0x40021000

0800421c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	; 0x28
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004224:	f107 0314 	add.w	r3, r7, #20
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	60da      	str	r2, [r3, #12]
 8004232:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800423c:	d16e      	bne.n	800431c <HAL_ADC_MspInit+0x100>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800423e:	4b39      	ldr	r3, [pc, #228]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004242:	4a38      	ldr	r2, [pc, #224]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004244:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800424a:	4b36      	ldr	r3, [pc, #216]	; (8004324 <HAL_ADC_MspInit+0x108>)
 800424c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800424e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004252:	613b      	str	r3, [r7, #16]
 8004254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004256:	4b33      	ldr	r3, [pc, #204]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800425a:	4a32      	ldr	r2, [pc, #200]	; (8004324 <HAL_ADC_MspInit+0x108>)
 800425c:	f043 0320 	orr.w	r3, r3, #32
 8004260:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004262:	4b30      	ldr	r3, [pc, #192]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800426e:	4b2d      	ldr	r3, [pc, #180]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004272:	4a2c      	ldr	r2, [pc, #176]	; (8004324 <HAL_ADC_MspInit+0x108>)
 8004274:	f043 0302 	orr.w	r3, r3, #2
 8004278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800427a:	4b2a      	ldr	r3, [pc, #168]	; (8004324 <HAL_ADC_MspInit+0x108>)
 800427c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PF0-OSC_IN     ------> ADC1_IN10
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004286:	2301      	movs	r3, #1
 8004288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800428a:	2303      	movs	r3, #3
 800428c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	2300      	movs	r3, #0
 8004290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004292:	f107 0314 	add.w	r3, r7, #20
 8004296:	4619      	mov	r1, r3
 8004298:	4823      	ldr	r0, [pc, #140]	; (8004328 <HAL_ADC_MspInit+0x10c>)
 800429a:	f002 fde7 	bl	8006e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800429e:	2301      	movs	r3, #1
 80042a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042a2:	2303      	movs	r3, #3
 80042a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042aa:	f107 0314 	add.w	r3, r7, #20
 80042ae:	4619      	mov	r1, r3
 80042b0:	481e      	ldr	r0, [pc, #120]	; (800432c <HAL_ADC_MspInit+0x110>)
 80042b2:	f002 fddb 	bl	8006e6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80042b6:	4b1e      	ldr	r3, [pc, #120]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042b8:	4a1e      	ldr	r2, [pc, #120]	; (8004334 <HAL_ADC_MspInit+0x118>)
 80042ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80042bc:	4b1c      	ldr	r3, [pc, #112]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042be:	2205      	movs	r2, #5
 80042c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042c2:	4b1b      	ldr	r3, [pc, #108]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80042c8:	4b19      	ldr	r3, [pc, #100]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80042ce:	4b18      	ldr	r3, [pc, #96]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042d0:	2280      	movs	r2, #128	; 0x80
 80042d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80042d4:	4b16      	ldr	r3, [pc, #88]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80042dc:	4b14      	ldr	r3, [pc, #80]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042e2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80042e4:	4b12      	ldr	r3, [pc, #72]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042e6:	2220      	movs	r2, #32
 80042e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80042ea:	4b11      	ldr	r3, [pc, #68]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80042f0:	480f      	ldr	r0, [pc, #60]	; (8004330 <HAL_ADC_MspInit+0x114>)
 80042f2:	f002 f873 	bl	80063dc <HAL_DMA_Init>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80042fc:	f7fe ff80 	bl	8003200 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a0b      	ldr	r2, [pc, #44]	; (8004330 <HAL_ADC_MspInit+0x114>)
 8004304:	655a      	str	r2, [r3, #84]	; 0x54
 8004306:	4a0a      	ldr	r2, [pc, #40]	; (8004330 <HAL_ADC_MspInit+0x114>)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800430c:	2200      	movs	r2, #0
 800430e:	2100      	movs	r1, #0
 8004310:	2012      	movs	r0, #18
 8004312:	f002 f82a 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004316:	2012      	movs	r0, #18
 8004318:	f002 f841 	bl	800639e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800431c:	bf00      	nop
 800431e:	3728      	adds	r7, #40	; 0x28
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000
 8004328:	48001400 	.word	0x48001400
 800432c:	48000400 	.word	0x48000400
 8004330:	20002c7c 	.word	0x20002c7c
 8004334:	40020030 	.word	0x40020030

08004338 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004340:	f107 030c 	add.w	r3, r7, #12
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	605a      	str	r2, [r3, #4]
 800434a:	609a      	str	r2, [r3, #8]
 800434c:	60da      	str	r2, [r3, #12]
 800434e:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a0f      	ldr	r2, [pc, #60]	; (8004394 <HAL_OPAMP_MspInit+0x5c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d118      	bne.n	800438c <HAL_OPAMP_MspInit+0x54>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800435a:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <HAL_OPAMP_MspInit+0x60>)
 800435c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800435e:	4a0e      	ldr	r2, [pc, #56]	; (8004398 <HAL_OPAMP_MspInit+0x60>)
 8004360:	f043 0301 	orr.w	r3, r3, #1
 8004364:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004366:	4b0c      	ldr	r3, [pc, #48]	; (8004398 <HAL_OPAMP_MspInit+0x60>)
 8004368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8004372:	230a      	movs	r3, #10
 8004374:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004376:	2303      	movs	r3, #3
 8004378:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800437e:	f107 030c 	add.w	r3, r7, #12
 8004382:	4619      	mov	r1, r3
 8004384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004388:	f002 fd70 	bl	8006e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }

}
 800438c:	bf00      	nop
 800438e:	3720      	adds	r7, #32
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40010300 	.word	0x40010300
 8004398:	40021000 	.word	0x40021000

0800439c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a16      	ldr	r2, [pc, #88]	; (8004404 <HAL_TIM_Base_MspInit+0x68>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d114      	bne.n	80043d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043ae:	4b16      	ldr	r3, [pc, #88]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043b2:	4a15      	ldr	r2, [pc, #84]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043b4:	f043 0304 	orr.w	r3, r3, #4
 80043b8:	6593      	str	r3, [r2, #88]	; 0x58
 80043ba:	4b13      	ldr	r3, [pc, #76]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	60fb      	str	r3, [r7, #12]
 80043c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80043c6:	2200      	movs	r2, #0
 80043c8:	2100      	movs	r1, #0
 80043ca:	201e      	movs	r0, #30
 80043cc:	f001 ffcd 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80043d0:	201e      	movs	r0, #30
 80043d2:	f001 ffe4 	bl	800639e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80043d6:	e010      	b.n	80043fa <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM15)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a0b      	ldr	r2, [pc, #44]	; (800440c <HAL_TIM_Base_MspInit+0x70>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d10b      	bne.n	80043fa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80043e2:	4b09      	ldr	r3, [pc, #36]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e6:	4a08      	ldr	r2, [pc, #32]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ec:	6613      	str	r3, [r2, #96]	; 0x60
 80043ee:	4b06      	ldr	r3, [pc, #24]	; (8004408 <HAL_TIM_Base_MspInit+0x6c>)
 80043f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
}
 80043fa:	bf00      	nop
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40000800 	.word	0x40000800
 8004408:	40021000 	.word	0x40021000
 800440c:	40014000 	.word	0x40014000

08004410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b088      	sub	sp, #32
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004418:	f107 030c 	add.w	r3, r7, #12
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	605a      	str	r2, [r3, #4]
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	60da      	str	r2, [r3, #12]
 8004426:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a11      	ldr	r2, [pc, #68]	; (8004474 <HAL_TIM_MspPostInit+0x64>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d11b      	bne.n	800446a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004432:	4b11      	ldr	r3, [pc, #68]	; (8004478 <HAL_TIM_MspPostInit+0x68>)
 8004434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004436:	4a10      	ldr	r2, [pc, #64]	; (8004478 <HAL_TIM_MspPostInit+0x68>)
 8004438:	f043 0302 	orr.w	r3, r3, #2
 800443c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800443e:	4b0e      	ldr	r3, [pc, #56]	; (8004478 <HAL_TIM_MspPostInit+0x68>)
 8004440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	60bb      	str	r3, [r7, #8]
 8004448:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800444a:	23c0      	movs	r3, #192	; 0xc0
 800444c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800444e:	2302      	movs	r3, #2
 8004450:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004456:	2300      	movs	r3, #0
 8004458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800445a:	2302      	movs	r3, #2
 800445c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800445e:	f107 030c 	add.w	r3, r7, #12
 8004462:	4619      	mov	r1, r3
 8004464:	4805      	ldr	r0, [pc, #20]	; (800447c <HAL_TIM_MspPostInit+0x6c>)
 8004466:	f002 fd01 	bl	8006e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800446a:	bf00      	nop
 800446c:	3720      	adds	r7, #32
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	40000800 	.word	0x40000800
 8004478:	40021000 	.word	0x40021000
 800447c:	48000400 	.word	0x48000400

08004480 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	; 0x28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	609a      	str	r2, [r3, #8]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a53      	ldr	r2, [pc, #332]	; (80045ec <HAL_UART_MspInit+0x16c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	f040 80a0 	bne.w	80045e4 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80044a4:	4b52      	ldr	r3, [pc, #328]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a8:	4a51      	ldr	r2, [pc, #324]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044ae:	6593      	str	r3, [r2, #88]	; 0x58
 80044b0:	4b4f      	ldr	r3, [pc, #316]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b8:	613b      	str	r3, [r7, #16]
 80044ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044bc:	4b4c      	ldr	r3, [pc, #304]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c0:	4a4b      	ldr	r2, [pc, #300]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044c8:	4b49      	ldr	r3, [pc, #292]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d4:	4b46      	ldr	r3, [pc, #280]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d8:	4a45      	ldr	r2, [pc, #276]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044da:	f043 0302 	orr.w	r3, r3, #2
 80044de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044e0:	4b43      	ldr	r3, [pc, #268]	; (80045f0 <HAL_UART_MspInit+0x170>)
 80044e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	60bb      	str	r3, [r7, #8]
 80044ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA15     ------> USART2_RX
    PB3     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80044ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f2:	2302      	movs	r3, #2
 80044f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fa:	2300      	movs	r3, #0
 80044fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044fe:	2307      	movs	r3, #7
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004502:	f107 0314 	add.w	r3, r7, #20
 8004506:	4619      	mov	r1, r3
 8004508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800450c:	f002 fcae 	bl	8006e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004510:	2308      	movs	r3, #8
 8004512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004514:	2302      	movs	r3, #2
 8004516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451c:	2300      	movs	r3, #0
 800451e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004520:	2307      	movs	r3, #7
 8004522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004524:	f107 0314 	add.w	r3, r7, #20
 8004528:	4619      	mov	r1, r3
 800452a:	4832      	ldr	r0, [pc, #200]	; (80045f4 <HAL_UART_MspInit+0x174>)
 800452c:	f002 fc9e 	bl	8006e6c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004530:	4b31      	ldr	r3, [pc, #196]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004532:	4a32      	ldr	r2, [pc, #200]	; (80045fc <HAL_UART_MspInit+0x17c>)
 8004534:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004536:	4b30      	ldr	r3, [pc, #192]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004538:	221a      	movs	r2, #26
 800453a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800453c:	4b2e      	ldr	r3, [pc, #184]	; (80045f8 <HAL_UART_MspInit+0x178>)
 800453e:	2200      	movs	r2, #0
 8004540:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004542:	4b2d      	ldr	r3, [pc, #180]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004544:	2200      	movs	r2, #0
 8004546:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004548:	4b2b      	ldr	r3, [pc, #172]	; (80045f8 <HAL_UART_MspInit+0x178>)
 800454a:	2280      	movs	r2, #128	; 0x80
 800454c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800454e:	4b2a      	ldr	r3, [pc, #168]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004550:	2200      	movs	r2, #0
 8004552:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004554:	4b28      	ldr	r3, [pc, #160]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004556:	2200      	movs	r2, #0
 8004558:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800455a:	4b27      	ldr	r3, [pc, #156]	; (80045f8 <HAL_UART_MspInit+0x178>)
 800455c:	2220      	movs	r2, #32
 800455e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004560:	4b25      	ldr	r3, [pc, #148]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004562:	2200      	movs	r2, #0
 8004564:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004566:	4824      	ldr	r0, [pc, #144]	; (80045f8 <HAL_UART_MspInit+0x178>)
 8004568:	f001 ff38 	bl	80063dc <HAL_DMA_Init>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8004572:	f7fe fe45 	bl	8003200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a1f      	ldr	r2, [pc, #124]	; (80045f8 <HAL_UART_MspInit+0x178>)
 800457a:	679a      	str	r2, [r3, #120]	; 0x78
 800457c:	4a1e      	ldr	r2, [pc, #120]	; (80045f8 <HAL_UART_MspInit+0x178>)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004582:	4b1f      	ldr	r3, [pc, #124]	; (8004600 <HAL_UART_MspInit+0x180>)
 8004584:	4a1f      	ldr	r2, [pc, #124]	; (8004604 <HAL_UART_MspInit+0x184>)
 8004586:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004588:	4b1d      	ldr	r3, [pc, #116]	; (8004600 <HAL_UART_MspInit+0x180>)
 800458a:	221b      	movs	r2, #27
 800458c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800458e:	4b1c      	ldr	r3, [pc, #112]	; (8004600 <HAL_UART_MspInit+0x180>)
 8004590:	2210      	movs	r2, #16
 8004592:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004594:	4b1a      	ldr	r3, [pc, #104]	; (8004600 <HAL_UART_MspInit+0x180>)
 8004596:	2200      	movs	r2, #0
 8004598:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800459a:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_UART_MspInit+0x180>)
 800459c:	2280      	movs	r2, #128	; 0x80
 800459e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045a0:	4b17      	ldr	r3, [pc, #92]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80045ac:	4b14      	ldr	r3, [pc, #80]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045b2:	4b13      	ldr	r3, [pc, #76]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80045b8:	4811      	ldr	r0, [pc, #68]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045ba:	f001 ff0f 	bl	80063dc <HAL_DMA_Init>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d001      	beq.n	80045c8 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 80045c4:	f7fe fe1c 	bl	8003200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a0d      	ldr	r2, [pc, #52]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045cc:	675a      	str	r2, [r3, #116]	; 0x74
 80045ce:	4a0c      	ldr	r2, [pc, #48]	; (8004600 <HAL_UART_MspInit+0x180>)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80045d4:	2200      	movs	r2, #0
 80045d6:	2100      	movs	r1, #0
 80045d8:	2026      	movs	r0, #38	; 0x26
 80045da:	f001 fec6 	bl	800636a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80045de:	2026      	movs	r0, #38	; 0x26
 80045e0:	f001 fedd 	bl	800639e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80045e4:	bf00      	nop
 80045e6:	3728      	adds	r7, #40	; 0x28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40004400 	.word	0x40004400
 80045f0:	40021000 	.word	0x40021000
 80045f4:	48000400 	.word	0x48000400
 80045f8:	200001d4 	.word	0x200001d4
 80045fc:	40020008 	.word	0x40020008
 8004600:	20000374 	.word	0x20000374
 8004604:	4002001c 	.word	0x4002001c

08004608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800460c:	e7fe      	b.n	800460c <NMI_Handler+0x4>

0800460e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800460e:	b480      	push	{r7}
 8004610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004612:	e7fe      	b.n	8004612 <HardFault_Handler+0x4>

08004614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004618:	e7fe      	b.n	8004618 <MemManage_Handler+0x4>

0800461a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800461a:	b480      	push	{r7}
 800461c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800461e:	e7fe      	b.n	800461e <BusFault_Handler+0x4>

08004620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004624:	e7fe      	b.n	8004624 <UsageFault_Handler+0x4>

08004626 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004626:	b480      	push	{r7}
 8004628:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800462a:	bf00      	nop
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004638:	bf00      	nop
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004642:	b480      	push	{r7}
 8004644:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004646:	bf00      	nop
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004654:	f000 f8d0 	bl	80047f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004658:	bf00      	nop
 800465a:	bd80      	pop	{r7, pc}

0800465c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004660:	4802      	ldr	r0, [pc, #8]	; (800466c <DMA1_Channel1_IRQHandler+0x10>)
 8004662:	f002 f845 	bl	80066f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	200001d4 	.word	0x200001d4

08004670 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004674:	4802      	ldr	r0, [pc, #8]	; (8004680 <DMA1_Channel2_IRQHandler+0x10>)
 8004676:	f002 f83b 	bl	80066f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000374 	.word	0x20000374

08004684 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004688:	4802      	ldr	r0, [pc, #8]	; (8004694 <DMA1_Channel3_IRQHandler+0x10>)
 800468a:	f002 f831 	bl	80066f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800468e:	bf00      	nop
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	20002c7c 	.word	0x20002c7c

08004698 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800469c:	4802      	ldr	r0, [pc, #8]	; (80046a8 <ADC1_2_IRQHandler+0x10>)
 800469e:	f000 fd67 	bl	8005170 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80046a2:	bf00      	nop
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20000308 	.word	0x20000308

080046ac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80046b0:	4802      	ldr	r0, [pc, #8]	; (80046bc <TIM4_IRQHandler+0x10>)
 80046b2:	f004 f8c9 	bl	8008848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80046b6:	bf00      	nop
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20000234 	.word	0x20000234

080046c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046c4:	4802      	ldr	r0, [pc, #8]	; (80046d0 <USART2_IRQHandler+0x10>)
 80046c6:	f005 fabb 	bl	8009c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80046ca:	bf00      	nop
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20002cdc 	.word	0x20002cdc

080046d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80046d8:	4b08      	ldr	r3, [pc, #32]	; (80046fc <SystemInit+0x28>)
 80046da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046de:	4a07      	ldr	r2, [pc, #28]	; (80046fc <SystemInit+0x28>)
 80046e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80046e8:	4b04      	ldr	r3, [pc, #16]	; (80046fc <SystemInit+0x28>)
 80046ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80046ee:	609a      	str	r2, [r3, #8]
#endif
}
 80046f0:	bf00      	nop
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	e000ed00 	.word	0xe000ed00

08004700 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004700:	480d      	ldr	r0, [pc, #52]	; (8004738 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004702:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004704:	480d      	ldr	r0, [pc, #52]	; (800473c <LoopForever+0x6>)
  ldr r1, =_edata
 8004706:	490e      	ldr	r1, [pc, #56]	; (8004740 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004708:	4a0e      	ldr	r2, [pc, #56]	; (8004744 <LoopForever+0xe>)
  movs r3, #0
 800470a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800470c:	e002      	b.n	8004714 <LoopCopyDataInit>

0800470e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800470e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004712:	3304      	adds	r3, #4

08004714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004718:	d3f9      	bcc.n	800470e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800471a:	4a0b      	ldr	r2, [pc, #44]	; (8004748 <LoopForever+0x12>)
  ldr r4, =_ebss
 800471c:	4c0b      	ldr	r4, [pc, #44]	; (800474c <LoopForever+0x16>)
  movs r3, #0
 800471e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004720:	e001      	b.n	8004726 <LoopFillZerobss>

08004722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004724:	3204      	adds	r2, #4

08004726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004728:	d3fb      	bcc.n	8004722 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800472a:	f7ff ffd3 	bl	80046d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800472e:	f006 faa5 	bl	800ac7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004732:	f7fe f977 	bl	8002a24 <main>

08004736 <LoopForever>:

LoopForever:
    b LoopForever
 8004736:	e7fe      	b.n	8004736 <LoopForever>
  ldr   r0, =_estack
 8004738:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800473c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004740:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8004744:	0800b020 	.word	0x0800b020
  ldr r2, =_sbss
 8004748:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 800474c:	20003604 	.word	0x20003604

08004750 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004750:	e7fe      	b.n	8004750 <COMP1_2_3_IRQHandler>

08004752 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b082      	sub	sp, #8
 8004756:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004758:	2300      	movs	r3, #0
 800475a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800475c:	2003      	movs	r0, #3
 800475e:	f001 fdf9 	bl	8006354 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004762:	2000      	movs	r0, #0
 8004764:	f000 f80e 	bl	8004784 <HAL_InitTick>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	71fb      	strb	r3, [r7, #7]
 8004772:	e001      	b.n	8004778 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004774:	f7ff fd2e 	bl	80041d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004778:	79fb      	ldrb	r3, [r7, #7]

}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004790:	4b16      	ldr	r3, [pc, #88]	; (80047ec <HAL_InitTick+0x68>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d022      	beq.n	80047de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004798:	4b15      	ldr	r3, [pc, #84]	; (80047f0 <HAL_InitTick+0x6c>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4b13      	ldr	r3, [pc, #76]	; (80047ec <HAL_InitTick+0x68>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80047a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ac:	4618      	mov	r0, r3
 80047ae:	f001 fe08 	bl	80063c2 <HAL_SYSTICK_Config>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10f      	bne.n	80047d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b0f      	cmp	r3, #15
 80047bc:	d809      	bhi.n	80047d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047be:	2200      	movs	r2, #0
 80047c0:	6879      	ldr	r1, [r7, #4]
 80047c2:	f04f 30ff 	mov.w	r0, #4294967295
 80047c6:	f001 fdd0 	bl	800636a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047ca:	4a0a      	ldr	r2, [pc, #40]	; (80047f4 <HAL_InitTick+0x70>)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	e007      	b.n	80047e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	73fb      	strb	r3, [r7, #15]
 80047d6:	e004      	b.n	80047e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	73fb      	strb	r3, [r7, #15]
 80047dc:	e001      	b.n	80047e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	20000010 	.word	0x20000010
 80047f0:	20000008 	.word	0x20000008
 80047f4:	2000000c 	.word	0x2000000c

080047f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047fc:	4b05      	ldr	r3, [pc, #20]	; (8004814 <HAL_IncTick+0x1c>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <HAL_IncTick+0x20>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4413      	add	r3, r2
 8004806:	4a03      	ldr	r2, [pc, #12]	; (8004814 <HAL_IncTick+0x1c>)
 8004808:	6013      	str	r3, [r2, #0]
}
 800480a:	bf00      	nop
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	20003600 	.word	0x20003600
 8004818:	20000010 	.word	0x20000010

0800481c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return uwTick;
 8004820:	4b03      	ldr	r3, [pc, #12]	; (8004830 <HAL_GetTick+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20003600 	.word	0x20003600

08004834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800483c:	f7ff ffee 	bl	800481c <HAL_GetTick>
 8004840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484c:	d004      	beq.n	8004858 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800484e:	4b09      	ldr	r3, [pc, #36]	; (8004874 <HAL_Delay+0x40>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	4413      	add	r3, r2
 8004856:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004858:	bf00      	nop
 800485a:	f7ff ffdf 	bl	800481c <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	429a      	cmp	r2, r3
 8004868:	d8f7      	bhi.n	800485a <HAL_Delay+0x26>
  {
  }
}
 800486a:	bf00      	nop
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	20000010 	.word	0x20000010

08004878 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	431a      	orrs	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	609a      	str	r2, [r3, #8]
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	609a      	str	r2, [r3, #8]
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b087      	sub	sp, #28
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
 80048ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	3360      	adds	r3, #96	; 0x60
 80048f2:	461a      	mov	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	4b08      	ldr	r3, [pc, #32]	; (8004924 <LL_ADC_SetOffset+0x44>)
 8004902:	4013      	ands	r3, r2
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	4313      	orrs	r3, r2
 8004910:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004918:	bf00      	nop
 800491a:	371c      	adds	r7, #28
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	03fff000 	.word	0x03fff000

08004928 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	3360      	adds	r3, #96	; 0x60
 8004936:	461a      	mov	r2, r3
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004948:	4618      	mov	r0, r3
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	3360      	adds	r3, #96	; 0x60
 8004964:	461a      	mov	r2, r3
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4413      	add	r3, r2
 800496c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	431a      	orrs	r2, r3
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800497e:	bf00      	nop
 8004980:	371c      	adds	r7, #28
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800498a:	b480      	push	{r7}
 800498c:	b087      	sub	sp, #28
 800498e:	af00      	add	r7, sp, #0
 8004990:	60f8      	str	r0, [r7, #12]
 8004992:	60b9      	str	r1, [r7, #8]
 8004994:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	3360      	adds	r3, #96	; 0x60
 800499a:	461a      	mov	r2, r3
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	431a      	orrs	r2, r3
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80049b4:	bf00      	nop
 80049b6:	371c      	adds	r7, #28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	3360      	adds	r3, #96	; 0x60
 80049d0:	461a      	mov	r2, r3
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4413      	add	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	431a      	orrs	r2, r3
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80049ea:	bf00      	nop
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr

080049f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
 80049fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	615a      	str	r2, [r3, #20]
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004a30:	2301      	movs	r3, #1
 8004a32:	e000      	b.n	8004a36 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b087      	sub	sp, #28
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	3330      	adds	r3, #48	; 0x30
 8004a52:	461a      	mov	r2, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	f003 030c 	and.w	r3, r3, #12
 8004a5e:	4413      	add	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	f003 031f 	and.w	r3, r3, #31
 8004a6c:	211f      	movs	r1, #31
 8004a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a72:	43db      	mvns	r3, r3
 8004a74:	401a      	ands	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	0e9b      	lsrs	r3, r3, #26
 8004a7a:	f003 011f 	and.w	r1, r3, #31
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	f003 031f 	and.w	r3, r3, #31
 8004a84:	fa01 f303 	lsl.w	r3, r1, r3
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a8e:	bf00      	nop
 8004a90:	371c      	adds	r7, #28
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b087      	sub	sp, #28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	3314      	adds	r3, #20
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	0e5b      	lsrs	r3, r3, #25
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	4413      	add	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	0d1b      	lsrs	r3, r3, #20
 8004ae8:	f003 031f 	and.w	r3, r3, #31
 8004aec:	2107      	movs	r1, #7
 8004aee:	fa01 f303 	lsl.w	r3, r1, r3
 8004af2:	43db      	mvns	r3, r3
 8004af4:	401a      	ands	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	0d1b      	lsrs	r3, r3, #20
 8004afa:	f003 031f 	and.w	r3, r3, #31
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	fa01 f303 	lsl.w	r3, r1, r3
 8004b04:	431a      	orrs	r2, r3
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
	...

08004b18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b30:	43db      	mvns	r3, r3
 8004b32:	401a      	ands	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f003 0318 	and.w	r3, r3, #24
 8004b3a:	4908      	ldr	r1, [pc, #32]	; (8004b5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8004b3c:	40d9      	lsrs	r1, r3
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	400b      	ands	r3, r1
 8004b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b46:	431a      	orrs	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004b4e:	bf00      	nop
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	0007ffff 	.word	0x0007ffff

08004b60 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 031f 	and.w	r3, r3, #31
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004ba8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6093      	str	r3, [r2, #8]
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bcc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004bd0:	d101      	bne.n	8004bd6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004bf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004bf8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c20:	d101      	bne.n	8004c26 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c48:	f043 0201 	orr.w	r2, r3, #1
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <LL_ADC_IsEnabled+0x18>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <LL_ADC_IsEnabled+0x1a>
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c92:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c96:	f043 0204 	orr.w	r2, r3, #4
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f003 0304 	and.w	r3, r3, #4
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d101      	bne.n	8004cc2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e000      	b.n	8004cc4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d101      	bne.n	8004ce8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e000      	b.n	8004cea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
	...

08004cf8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004cf8:	b590      	push	{r4, r7, lr}
 8004cfa:	b089      	sub	sp, #36	; 0x24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e16b      	b.n	8004fea <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d109      	bne.n	8004d34 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f7ff fa7b 	bl	800421c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7ff ff3f 	bl	8004bbc <LL_ADC_IsDeepPowerDownEnabled>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d004      	beq.n	8004d4e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff ff25 	bl	8004b98 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7ff ff5a 	bl	8004c0c <LL_ADC_IsInternalRegulatorEnabled>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d113      	bne.n	8004d86 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff ff3e 	bl	8004be4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004d68:	4ba2      	ldr	r3, [pc, #648]	; (8004ff4 <HAL_ADC_Init+0x2fc>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	099b      	lsrs	r3, r3, #6
 8004d6e:	4aa2      	ldr	r2, [pc, #648]	; (8004ff8 <HAL_ADC_Init+0x300>)
 8004d70:	fba2 2303 	umull	r2, r3, r2, r3
 8004d74:	099b      	lsrs	r3, r3, #6
 8004d76:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004d78:	e002      	b.n	8004d80 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1f9      	bne.n	8004d7a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff ff3e 	bl	8004c0c <LL_ADC_IsInternalRegulatorEnabled>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10d      	bne.n	8004db2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9a:	f043 0210 	orr.w	r2, r3, #16
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da6:	f043 0201 	orr.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7ff ff77 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8004dbc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f040 8106 	bne.w	8004fd8 <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f040 8102 	bne.w	8004fd8 <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004ddc:	f043 0202 	orr.w	r2, r3, #2
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff ff37 	bl	8004c5c <LL_ADC_IsEnabled>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d111      	bne.n	8004e18 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004df4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004df8:	f7ff ff30 	bl	8004c5c <LL_ADC_IsEnabled>
 8004dfc:	4604      	mov	r4, r0
 8004dfe:	487f      	ldr	r0, [pc, #508]	; (8004ffc <HAL_ADC_Init+0x304>)
 8004e00:	f7ff ff2c 	bl	8004c5c <LL_ADC_IsEnabled>
 8004e04:	4603      	mov	r3, r0
 8004e06:	4323      	orrs	r3, r4
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d105      	bne.n	8004e18 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	4619      	mov	r1, r3
 8004e12:	487b      	ldr	r0, [pc, #492]	; (8005000 <HAL_ADC_Init+0x308>)
 8004e14:	f7ff fd30 	bl	8004878 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	7f5b      	ldrb	r3, [r3, #29]
 8004e1c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e22:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004e28:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004e2e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004e36:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d106      	bne.n	8004e54 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	045b      	lsls	r3, r3, #17
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d009      	beq.n	8004e70 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e60:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e68:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	4b63      	ldr	r3, [pc, #396]	; (8005004 <HAL_ADC_Init+0x30c>)
 8004e78:	4013      	ands	r3, r2
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6812      	ldr	r2, [r2, #0]
 8004e7e:	69b9      	ldr	r1, [r7, #24]
 8004e80:	430b      	orrs	r3, r1
 8004e82:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff ff03 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8004ea4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff ff10 	bl	8004cd0 <LL_ADC_INJ_IsConversionOngoing>
 8004eb0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d16d      	bne.n	8004f94 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d16a      	bne.n	8004f94 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ec2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004eca:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eda:	f023 0302 	bic.w	r3, r3, #2
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6812      	ldr	r2, [r2, #0]
 8004ee2:	69b9      	ldr	r1, [r7, #24]
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d017      	beq.n	8004f20 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691a      	ldr	r2, [r3, #16]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004efe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f08:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004f0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6911      	ldr	r1, [r2, #16]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004f1e:	e013      	b.n	8004f48 <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	691a      	ldr	r2, [r3, #16]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004f2e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	6812      	ldr	r2, [r2, #0]
 8004f3c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004f40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f44:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d118      	bne.n	8004f84 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004f5c:	f023 0304 	bic.w	r3, r3, #4
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004f68:	4311      	orrs	r1, r2
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004f6e:	4311      	orrs	r1, r2
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004f74:	430a      	orrs	r2, r1
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f042 0201 	orr.w	r2, r2, #1
 8004f80:	611a      	str	r2, [r3, #16]
 8004f82:	e007      	b.n	8004f94 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691a      	ldr	r2, [r3, #16]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d10c      	bne.n	8004fb6 <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa2:	f023 010f 	bic.w	r1, r3, #15
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	1e5a      	subs	r2, r3, #1
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	631a      	str	r2, [r3, #48]	; 0x30
 8004fb4:	e007      	b.n	8004fc6 <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 020f 	bic.w	r2, r2, #15
 8004fc4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fca:	f023 0303 	bic.w	r3, r3, #3
 8004fce:	f043 0201 	orr.w	r2, r3, #1
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004fd6:	e007      	b.n	8004fe8 <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fdc:	f043 0210 	orr.w	r2, r3, #16
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004fe8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3724      	adds	r7, #36	; 0x24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd90      	pop	{r4, r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000008 	.word	0x20000008
 8004ff8:	053e2d63 	.word	0x053e2d63
 8004ffc:	50000100 	.word	0x50000100
 8005000:	50000300 	.word	0x50000300
 8005004:	fff04007 	.word	0xfff04007

08005008 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005014:	4851      	ldr	r0, [pc, #324]	; (800515c <HAL_ADC_Start_DMA+0x154>)
 8005016:	f7ff fda3 	bl	8004b60 <LL_ADC_GetMultimode>
 800501a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff fe42 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	f040 808f 	bne.w	800514c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_ADC_Start_DMA+0x34>
 8005038:	2302      	movs	r3, #2
 800503a:	e08a      	b.n	8005152 <HAL_ADC_Start_DMA+0x14a>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	2b05      	cmp	r3, #5
 800504e:	d002      	beq.n	8005056 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	2b09      	cmp	r3, #9
 8005054:	d173      	bne.n	800513e <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 feb2 	bl	8005dc0 <ADC_Enable>
 800505c:	4603      	mov	r3, r0
 800505e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005060:	7dfb      	ldrb	r3, [r7, #23]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d166      	bne.n	8005134 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800506a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800506e:	f023 0301 	bic.w	r3, r3, #1
 8005072:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a38      	ldr	r2, [pc, #224]	; (8005160 <HAL_ADC_Start_DMA+0x158>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d002      	beq.n	800508a <HAL_ADC_Start_DMA+0x82>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	e001      	b.n	800508e <HAL_ADC_Start_DMA+0x86>
 800508a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	6812      	ldr	r2, [r2, #0]
 8005092:	4293      	cmp	r3, r2
 8005094:	d002      	beq.n	800509c <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d105      	bne.n	80050a8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050b8:	f023 0206 	bic.w	r2, r3, #6
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	661a      	str	r2, [r3, #96]	; 0x60
 80050c0:	e002      	b.n	80050c8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050cc:	4a25      	ldr	r2, [pc, #148]	; (8005164 <HAL_ADC_Start_DMA+0x15c>)
 80050ce:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d4:	4a24      	ldr	r2, [pc, #144]	; (8005168 <HAL_ADC_Start_DMA+0x160>)
 80050d6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050dc:	4a23      	ldr	r2, [pc, #140]	; (800516c <HAL_ADC_Start_DMA+0x164>)
 80050de:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	221c      	movs	r2, #28
 80050e6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0210 	orr.w	r2, r2, #16
 80050fe:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3340      	adds	r3, #64	; 0x40
 800511a:	4619      	mov	r1, r3
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f001 fa04 	bl	800652c <HAL_DMA_Start_IT>
 8005124:	4603      	mov	r3, r0
 8005126:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff fda8 	bl	8004c82 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005132:	e00d      	b.n	8005150 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800513c:	e008      	b.n	8005150 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800514a:	e001      	b.n	8005150 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800514c:	2302      	movs	r3, #2
 800514e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005150:	7dfb      	ldrb	r3, [r7, #23]
}
 8005152:	4618      	mov	r0, r3
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	50000300 	.word	0x50000300
 8005160:	50000100 	.word	0x50000100
 8005164:	08005e75 	.word	0x08005e75
 8005168:	08005f4d 	.word	0x08005f4d
 800516c:	08005f69 	.word	0x08005f69

08005170 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b08a      	sub	sp, #40	; 0x28
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005178:	2300      	movs	r3, #0
 800517a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800518c:	4883      	ldr	r0, [pc, #524]	; (800539c <HAL_ADC_IRQHandler+0x22c>)
 800518e:	f7ff fce7 	bl	8004b60 <LL_ADC_GetMultimode>
 8005192:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d017      	beq.n	80051ce <HAL_ADC_IRQHandler+0x5e>
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d012      	beq.n	80051ce <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ac:	f003 0310 	and.w	r3, r3, #16
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d105      	bne.n	80051c0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b8:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 ff39 	bl	8006038 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2202      	movs	r2, #2
 80051cc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d004      	beq.n	80051e2 <HAL_ADC_IRQHandler+0x72>
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	f003 0304 	and.w	r3, r3, #4
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10a      	bne.n	80051f8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8085 	beq.w	80052f8 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d07f      	beq.n	80052f8 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fc:	f003 0310 	and.w	r3, r3, #16
 8005200:	2b00      	cmp	r3, #0
 8005202:	d105      	bne.n	8005210 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005208:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff fc01 	bl	8004a1c <LL_ADC_REG_IsTriggerSourceSWStart>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d064      	beq.n	80052ea <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a5e      	ldr	r2, [pc, #376]	; (80053a0 <HAL_ADC_IRQHandler+0x230>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d002      	beq.n	8005230 <HAL_ADC_IRQHandler+0xc0>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	e001      	b.n	8005234 <HAL_ADC_IRQHandler+0xc4>
 8005230:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	4293      	cmp	r3, r2
 800523a:	d008      	beq.n	800524e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2b05      	cmp	r3, #5
 8005246:	d002      	beq.n	800524e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	2b09      	cmp	r3, #9
 800524c:	d104      	bne.n	8005258 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	623b      	str	r3, [r7, #32]
 8005256:	e00d      	b.n	8005274 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a50      	ldr	r2, [pc, #320]	; (80053a0 <HAL_ADC_IRQHandler+0x230>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d002      	beq.n	8005268 <HAL_ADC_IRQHandler+0xf8>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	e001      	b.n	800526c <HAL_ADC_IRQHandler+0xfc>
 8005268:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800526c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d135      	bne.n	80052ea <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0308 	and.w	r3, r3, #8
 8005288:	2b08      	cmp	r3, #8
 800528a:	d12e      	bne.n	80052ea <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4618      	mov	r0, r3
 8005292:	f7ff fd0a 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d11a      	bne.n	80052d2 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 020c 	bic.w	r2, r2, #12
 80052aa:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d112      	bne.n	80052ea <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c8:	f043 0201 	orr.w	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80052d0:	e00b      	b.n	80052ea <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d6:	f043 0210 	orr.w	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e2:	f043 0201 	orr.w	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7fc ffd2 	bl	8002294 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	220c      	movs	r2, #12
 80052f6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d004      	beq.n	800530c <HAL_ADC_IRQHandler+0x19c>
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 809e 	beq.w	8005454 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531e:	2b00      	cmp	r3, #0
 8005320:	f000 8098 	beq.w	8005454 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005328:	f003 0310 	and.w	r3, r3, #16
 800532c:	2b00      	cmp	r3, #0
 800532e:	d105      	bne.n	800533c <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005334:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff fbaa 	bl	8004a9a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005346:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4618      	mov	r0, r3
 800534e:	f7ff fb65 	bl	8004a1c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005352:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a11      	ldr	r2, [pc, #68]	; (80053a0 <HAL_ADC_IRQHandler+0x230>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d002      	beq.n	8005364 <HAL_ADC_IRQHandler+0x1f4>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	e001      	b.n	8005368 <HAL_ADC_IRQHandler+0x1f8>
 8005364:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	4293      	cmp	r3, r2
 800536e:	d008      	beq.n	8005382 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d005      	beq.n	8005382 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2b06      	cmp	r3, #6
 800537a:	d002      	beq.n	8005382 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	2b07      	cmp	r3, #7
 8005380:	d104      	bne.n	800538c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	623b      	str	r3, [r7, #32]
 800538a:	e011      	b.n	80053b0 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a03      	ldr	r2, [pc, #12]	; (80053a0 <HAL_ADC_IRQHandler+0x230>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d006      	beq.n	80053a4 <HAL_ADC_IRQHandler+0x234>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	e005      	b.n	80053a8 <HAL_ADC_IRQHandler+0x238>
 800539c:	50000300 	.word	0x50000300
 80053a0:	50000100 	.word	0x50000100
 80053a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80053a8:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10c      	bne.n	80053d0 <HAL_ADC_IRQHandler+0x260>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d142      	bne.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d03f      	beq.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 80053c6:	6a3b      	ldr	r3, [r7, #32]
 80053c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d13a      	bne.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053da:	2b40      	cmp	r3, #64	; 0x40
 80053dc:	d133      	bne.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d12e      	bne.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff fc6f 	bl	8004cd0 <LL_ADC_INJ_IsConversionOngoing>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d11a      	bne.n	800542e <HAL_ADC_IRQHandler+0x2be>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005406:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800540c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541c:	2b00      	cmp	r3, #0
 800541e:	d112      	bne.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005424:	f043 0201 	orr.w	r2, r3, #1
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	65da      	str	r2, [r3, #92]	; 0x5c
 800542c:	e00b      	b.n	8005446 <HAL_ADC_IRQHandler+0x2d6>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005432:	f043 0210 	orr.w	r2, r3, #16
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800543e:	f043 0201 	orr.w	r2, r3, #1
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fdce 	bl	8005fe8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2260      	movs	r2, #96	; 0x60
 8005452:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545a:	2b00      	cmp	r3, #0
 800545c:	d011      	beq.n	8005482 <HAL_ADC_IRQHandler+0x312>
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00c      	beq.n	8005482 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800546c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f89f 	bl	80055b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2280      	movs	r2, #128	; 0x80
 8005480:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d012      	beq.n	80054b2 <HAL_ADC_IRQHandler+0x342>
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00d      	beq.n	80054b2 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800549a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fdb4 	bl	8006010 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d012      	beq.n	80054e2 <HAL_ADC_IRQHandler+0x372>
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00d      	beq.n	80054e2 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 fda6 	bl	8006024 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d036      	beq.n	800555a <HAL_ADC_IRQHandler+0x3ea>
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	f003 0310 	and.w	r3, r3, #16
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d031      	beq.n	800555a <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80054fe:	2301      	movs	r3, #1
 8005500:	627b      	str	r3, [r7, #36]	; 0x24
 8005502:	e014      	b.n	800552e <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d008      	beq.n	800551c <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800550a:	4825      	ldr	r0, [pc, #148]	; (80055a0 <HAL_ADC_IRQHandler+0x430>)
 800550c:	f7ff fb36 	bl	8004b7c <LL_ADC_GetMultiDMATransfer>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8005516:	2301      	movs	r3, #1
 8005518:	627b      	str	r3, [r7, #36]	; 0x24
 800551a:	e008      	b.n	800552e <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800552a:	2301      	movs	r3, #1
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	2b01      	cmp	r3, #1
 8005532:	d10e      	bne.n	8005552 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005538:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005544:	f043 0202 	orr.w	r2, r3, #2
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f83d 	bl	80055cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2210      	movs	r2, #16
 8005558:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005560:	2b00      	cmp	r3, #0
 8005562:	d018      	beq.n	8005596 <HAL_ADC_IRQHandler+0x426>
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556a:	2b00      	cmp	r3, #0
 800556c:	d013      	beq.n	8005596 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005572:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557e:	f043 0208 	orr.w	r2, r3, #8
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800558e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fd33 	bl	8005ffc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005596:	bf00      	nop
 8005598:	3728      	adds	r7, #40	; 0x28
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	50000300 	.word	0x50000300

080055a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b0b6      	sub	sp, #216	; 0xd8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x22>
 80055fe:	2302      	movs	r3, #2
 8005600:	e3c7      	b.n	8005d92 <HAL_ADC_ConfigChannel+0x7b2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff fb4b 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	f040 83ac 	bne.w	8005d74 <HAL_ADC_ConfigChannel+0x794>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6818      	ldr	r0, [r3, #0]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	6859      	ldr	r1, [r3, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	461a      	mov	r2, r3
 800562a:	f7ff fa0a 	bl	8004a42 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff fb39 	bl	8004caa <LL_ADC_REG_IsConversionOngoing>
 8005638:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff fb45 	bl	8004cd0 <LL_ADC_INJ_IsConversionOngoing>
 8005646:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800564a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800564e:	2b00      	cmp	r3, #0
 8005650:	f040 81d9 	bne.w	8005a06 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005654:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005658:	2b00      	cmp	r3, #0
 800565a:	f040 81d4 	bne.w	8005a06 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005666:	d10f      	bne.n	8005688 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6818      	ldr	r0, [r3, #0]
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2200      	movs	r2, #0
 8005672:	4619      	mov	r1, r3
 8005674:	f7ff fa24 	bl	8004ac0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005680:	4618      	mov	r0, r3
 8005682:	f7ff f9b8 	bl	80049f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005686:	e00e      	b.n	80056a6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6819      	ldr	r1, [r3, #0]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	461a      	mov	r2, r3
 8005696:	f7ff fa13 	bl	8004ac0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7ff f9a8 	bl	80049f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	695a      	ldr	r2, [r3, #20]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	08db      	lsrs	r3, r3, #3
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d022      	beq.n	800570e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6818      	ldr	r0, [r3, #0]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	6919      	ldr	r1, [r3, #16]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80056d8:	f7ff f902 	bl	80048e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6818      	ldr	r0, [r3, #0]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	6919      	ldr	r1, [r3, #16]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	461a      	mov	r2, r3
 80056ea:	f7ff f94e 	bl	800498a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6919      	ldr	r1, [r3, #16]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	7f1b      	ldrb	r3, [r3, #28]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d102      	bne.n	8005704 <HAL_ADC_ConfigChannel+0x124>
 80056fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005702:	e000      	b.n	8005706 <HAL_ADC_ConfigChannel+0x126>
 8005704:	2300      	movs	r3, #0
 8005706:	461a      	mov	r2, r3
 8005708:	f7ff f95a 	bl	80049c0 <LL_ADC_SetOffsetSaturation>
 800570c:	e17b      	b.n	8005a06 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2100      	movs	r1, #0
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff f907 	bl	8004928 <LL_ADC_GetOffsetChannel>
 800571a:	4603      	mov	r3, r0
 800571c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <HAL_ADC_ConfigChannel+0x15a>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2100      	movs	r1, #0
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff f8fc 	bl	8004928 <LL_ADC_GetOffsetChannel>
 8005730:	4603      	mov	r3, r0
 8005732:	0e9b      	lsrs	r3, r3, #26
 8005734:	f003 021f 	and.w	r2, r3, #31
 8005738:	e01e      	b.n	8005778 <HAL_ADC_ConfigChannel+0x198>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2100      	movs	r1, #0
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff f8f1 	bl	8004928 <LL_ADC_GetOffsetChannel>
 8005746:	4603      	mov	r3, r0
 8005748:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005750:	fa93 f3a3 	rbit	r3, r3
 8005754:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005758:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800575c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005760:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005768:	2320      	movs	r3, #32
 800576a:	e004      	b.n	8005776 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800576c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005770:	fab3 f383 	clz	r3, r3
 8005774:	b2db      	uxtb	r3, r3
 8005776:	461a      	mov	r2, r3
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005780:	2b00      	cmp	r3, #0
 8005782:	d105      	bne.n	8005790 <HAL_ADC_ConfigChannel+0x1b0>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	0e9b      	lsrs	r3, r3, #26
 800578a:	f003 031f 	and.w	r3, r3, #31
 800578e:	e018      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x1e2>
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005798:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800579c:	fa93 f3a3 	rbit	r3, r3
 80057a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80057a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80057ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80057b4:	2320      	movs	r3, #32
 80057b6:	e004      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80057b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80057bc:	fab3 f383 	clz	r3, r3
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d106      	bne.n	80057d4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2200      	movs	r2, #0
 80057cc:	2100      	movs	r1, #0
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff f8c0 	bl	8004954 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2101      	movs	r1, #1
 80057da:	4618      	mov	r0, r3
 80057dc:	f7ff f8a4 	bl	8004928 <LL_ADC_GetOffsetChannel>
 80057e0:	4603      	mov	r3, r0
 80057e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10a      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x220>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2101      	movs	r1, #1
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff f899 	bl	8004928 <LL_ADC_GetOffsetChannel>
 80057f6:	4603      	mov	r3, r0
 80057f8:	0e9b      	lsrs	r3, r3, #26
 80057fa:	f003 021f 	and.w	r2, r3, #31
 80057fe:	e01e      	b.n	800583e <HAL_ADC_ConfigChannel+0x25e>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2101      	movs	r1, #1
 8005806:	4618      	mov	r0, r3
 8005808:	f7ff f88e 	bl	8004928 <LL_ADC_GetOffsetChannel>
 800580c:	4603      	mov	r3, r0
 800580e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005816:	fa93 f3a3 	rbit	r3, r3
 800581a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800581e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005822:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005826:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800582e:	2320      	movs	r3, #32
 8005830:	e004      	b.n	800583c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8005832:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005836:	fab3 f383 	clz	r3, r3
 800583a:	b2db      	uxtb	r3, r3
 800583c:	461a      	mov	r2, r3
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005846:	2b00      	cmp	r3, #0
 8005848:	d105      	bne.n	8005856 <HAL_ADC_ConfigChannel+0x276>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	0e9b      	lsrs	r3, r3, #26
 8005850:	f003 031f 	and.w	r3, r3, #31
 8005854:	e018      	b.n	8005888 <HAL_ADC_ConfigChannel+0x2a8>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005862:	fa93 f3a3 	rbit	r3, r3
 8005866:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800586a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800586e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005872:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800587a:	2320      	movs	r3, #32
 800587c:	e004      	b.n	8005888 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800587e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005882:	fab3 f383 	clz	r3, r3
 8005886:	b2db      	uxtb	r3, r3
 8005888:	429a      	cmp	r2, r3
 800588a:	d106      	bne.n	800589a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2200      	movs	r2, #0
 8005892:	2101      	movs	r1, #1
 8005894:	4618      	mov	r0, r3
 8005896:	f7ff f85d 	bl	8004954 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2102      	movs	r1, #2
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7ff f841 	bl	8004928 <LL_ADC_GetOffsetChannel>
 80058a6:	4603      	mov	r3, r0
 80058a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10a      	bne.n	80058c6 <HAL_ADC_ConfigChannel+0x2e6>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2102      	movs	r1, #2
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7ff f836 	bl	8004928 <LL_ADC_GetOffsetChannel>
 80058bc:	4603      	mov	r3, r0
 80058be:	0e9b      	lsrs	r3, r3, #26
 80058c0:	f003 021f 	and.w	r2, r3, #31
 80058c4:	e01e      	b.n	8005904 <HAL_ADC_ConfigChannel+0x324>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2102      	movs	r1, #2
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff f82b 	bl	8004928 <LL_ADC_GetOffsetChannel>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80058dc:	fa93 f3a3 	rbit	r3, r3
 80058e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80058e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80058e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80058ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80058f4:	2320      	movs	r3, #32
 80058f6:	e004      	b.n	8005902 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80058f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058fc:	fab3 f383 	clz	r3, r3
 8005900:	b2db      	uxtb	r3, r3
 8005902:	461a      	mov	r2, r3
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800590c:	2b00      	cmp	r3, #0
 800590e:	d105      	bne.n	800591c <HAL_ADC_ConfigChannel+0x33c>
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	0e9b      	lsrs	r3, r3, #26
 8005916:	f003 031f 	and.w	r3, r3, #31
 800591a:	e016      	b.n	800594a <HAL_ADC_ConfigChannel+0x36a>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005924:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005928:	fa93 f3a3 	rbit	r3, r3
 800592c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800592e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005930:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005934:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800593c:	2320      	movs	r3, #32
 800593e:	e004      	b.n	800594a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005944:	fab3 f383 	clz	r3, r3
 8005948:	b2db      	uxtb	r3, r3
 800594a:	429a      	cmp	r2, r3
 800594c:	d106      	bne.n	800595c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2200      	movs	r2, #0
 8005954:	2102      	movs	r1, #2
 8005956:	4618      	mov	r0, r3
 8005958:	f7fe fffc 	bl	8004954 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2103      	movs	r1, #3
 8005962:	4618      	mov	r0, r3
 8005964:	f7fe ffe0 	bl	8004928 <LL_ADC_GetOffsetChannel>
 8005968:	4603      	mov	r3, r0
 800596a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10a      	bne.n	8005988 <HAL_ADC_ConfigChannel+0x3a8>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2103      	movs	r1, #3
 8005978:	4618      	mov	r0, r3
 800597a:	f7fe ffd5 	bl	8004928 <LL_ADC_GetOffsetChannel>
 800597e:	4603      	mov	r3, r0
 8005980:	0e9b      	lsrs	r3, r3, #26
 8005982:	f003 021f 	and.w	r2, r3, #31
 8005986:	e017      	b.n	80059b8 <HAL_ADC_ConfigChannel+0x3d8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2103      	movs	r1, #3
 800598e:	4618      	mov	r0, r3
 8005990:	f7fe ffca 	bl	8004928 <LL_ADC_GetOffsetChannel>
 8005994:	4603      	mov	r3, r0
 8005996:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005998:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800599a:	fa93 f3a3 	rbit	r3, r3
 800599e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80059a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059a2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80059a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80059aa:	2320      	movs	r3, #32
 80059ac:	e003      	b.n	80059b6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80059ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059b0:	fab3 f383 	clz	r3, r3
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	461a      	mov	r2, r3
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d105      	bne.n	80059d0 <HAL_ADC_ConfigChannel+0x3f0>
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	0e9b      	lsrs	r3, r3, #26
 80059ca:	f003 031f 	and.w	r3, r3, #31
 80059ce:	e011      	b.n	80059f4 <HAL_ADC_ConfigChannel+0x414>
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059d8:	fa93 f3a3 	rbit	r3, r3
 80059dc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80059de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80059e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80059e8:	2320      	movs	r3, #32
 80059ea:	e003      	b.n	80059f4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	fab3 f383 	clz	r3, r3
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d106      	bne.n	8005a06 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2200      	movs	r2, #0
 80059fe:	2103      	movs	r1, #3
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fe ffa7 	bl	8004954 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff f926 	bl	8004c5c <LL_ADC_IsEnabled>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f040 8140 	bne.w	8005c98 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	6819      	ldr	r1, [r3, #0]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	461a      	mov	r2, r3
 8005a26:	f7ff f877 	bl	8004b18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	4a8f      	ldr	r2, [pc, #572]	; (8005c6c <HAL_ADC_ConfigChannel+0x68c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	f040 8131 	bne.w	8005c98 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10b      	bne.n	8005a5e <HAL_ADC_ConfigChannel+0x47e>
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	0e9b      	lsrs	r3, r3, #26
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	f003 031f 	and.w	r3, r3, #31
 8005a52:	2b09      	cmp	r3, #9
 8005a54:	bf94      	ite	ls
 8005a56:	2301      	movls	r3, #1
 8005a58:	2300      	movhi	r3, #0
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	e019      	b.n	8005a92 <HAL_ADC_ConfigChannel+0x4b2>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a66:	fa93 f3a3 	rbit	r3, r3
 8005a6a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005a6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a6e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005a70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005a76:	2320      	movs	r3, #32
 8005a78:	e003      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005a7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a7c:	fab3 f383 	clz	r3, r3
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	3301      	adds	r3, #1
 8005a84:	f003 031f 	and.w	r3, r3, #31
 8005a88:	2b09      	cmp	r3, #9
 8005a8a:	bf94      	ite	ls
 8005a8c:	2301      	movls	r3, #1
 8005a8e:	2300      	movhi	r3, #0
 8005a90:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d079      	beq.n	8005b8a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d107      	bne.n	8005ab2 <HAL_ADC_ConfigChannel+0x4d2>
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	0e9b      	lsrs	r3, r3, #26
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	069b      	lsls	r3, r3, #26
 8005aac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ab0:	e015      	b.n	8005ade <HAL_ADC_ConfigChannel+0x4fe>
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aba:	fa93 f3a3 	rbit	r3, r3
 8005abe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ac2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005aca:	2320      	movs	r3, #32
 8005acc:	e003      	b.n	8005ad6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005ace:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ad0:	fab3 f383 	clz	r3, r3
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	069b      	lsls	r3, r3, #26
 8005ada:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d109      	bne.n	8005afe <HAL_ADC_ConfigChannel+0x51e>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	0e9b      	lsrs	r3, r3, #26
 8005af0:	3301      	adds	r3, #1
 8005af2:	f003 031f 	and.w	r3, r3, #31
 8005af6:	2101      	movs	r1, #1
 8005af8:	fa01 f303 	lsl.w	r3, r1, r3
 8005afc:	e017      	b.n	8005b2e <HAL_ADC_ConfigChannel+0x54e>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b06:	fa93 f3a3 	rbit	r3, r3
 8005b0a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005b0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b0e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005b10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005b16:	2320      	movs	r3, #32
 8005b18:	e003      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005b1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b1c:	fab3 f383 	clz	r3, r3
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	3301      	adds	r3, #1
 8005b24:	f003 031f 	and.w	r3, r3, #31
 8005b28:	2101      	movs	r1, #1
 8005b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2e:	ea42 0103 	orr.w	r1, r2, r3
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10a      	bne.n	8005b54 <HAL_ADC_ConfigChannel+0x574>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	0e9b      	lsrs	r3, r3, #26
 8005b44:	3301      	adds	r3, #1
 8005b46:	f003 021f 	and.w	r2, r3, #31
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	4413      	add	r3, r2
 8005b50:	051b      	lsls	r3, r3, #20
 8005b52:	e018      	b.n	8005b86 <HAL_ADC_ConfigChannel+0x5a6>
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5c:	fa93 f3a3 	rbit	r3, r3
 8005b60:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b64:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005b66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005b6c:	2320      	movs	r3, #32
 8005b6e:	e003      	b.n	8005b78 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b72:	fab3 f383 	clz	r3, r3
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	3301      	adds	r3, #1
 8005b7a:	f003 021f 	and.w	r2, r3, #31
 8005b7e:	4613      	mov	r3, r2
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	4413      	add	r3, r2
 8005b84:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b86:	430b      	orrs	r3, r1
 8005b88:	e081      	b.n	8005c8e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d107      	bne.n	8005ba6 <HAL_ADC_ConfigChannel+0x5c6>
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	0e9b      	lsrs	r3, r3, #26
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	069b      	lsls	r3, r3, #26
 8005ba0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ba4:	e015      	b.n	8005bd2 <HAL_ADC_ConfigChannel+0x5f2>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bae:	fa93 f3a3 	rbit	r3, r3
 8005bb2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005bbe:	2320      	movs	r3, #32
 8005bc0:	e003      	b.n	8005bca <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc4:	fab3 f383 	clz	r3, r3
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	069b      	lsls	r3, r3, #26
 8005bce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <HAL_ADC_ConfigChannel+0x612>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	0e9b      	lsrs	r3, r3, #26
 8005be4:	3301      	adds	r3, #1
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2101      	movs	r1, #1
 8005bec:	fa01 f303 	lsl.w	r3, r1, r3
 8005bf0:	e017      	b.n	8005c22 <HAL_ADC_ConfigChannel+0x642>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	fa93 f3a3 	rbit	r3, r3
 8005bfe:	61fb      	str	r3, [r7, #28]
  return result;
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d101      	bne.n	8005c0e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005c0a:	2320      	movs	r3, #32
 8005c0c:	e003      	b.n	8005c16 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c10:	fab3 f383 	clz	r3, r3
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	3301      	adds	r3, #1
 8005c18:	f003 031f 	and.w	r3, r3, #31
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c22:	ea42 0103 	orr.w	r1, r2, r3
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10d      	bne.n	8005c4e <HAL_ADC_ConfigChannel+0x66e>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	0e9b      	lsrs	r3, r3, #26
 8005c38:	3301      	adds	r3, #1
 8005c3a:	f003 021f 	and.w	r2, r3, #31
 8005c3e:	4613      	mov	r3, r2
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	4413      	add	r3, r2
 8005c44:	3b1e      	subs	r3, #30
 8005c46:	051b      	lsls	r3, r3, #20
 8005c48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c4c:	e01e      	b.n	8005c8c <HAL_ADC_ConfigChannel+0x6ac>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	fa93 f3a3 	rbit	r3, r3
 8005c5a:	613b      	str	r3, [r7, #16]
  return result;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d104      	bne.n	8005c70 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005c66:	2320      	movs	r3, #32
 8005c68:	e006      	b.n	8005c78 <HAL_ADC_ConfigChannel+0x698>
 8005c6a:	bf00      	nop
 8005c6c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	fab3 f383 	clz	r3, r3
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	3301      	adds	r3, #1
 8005c7a:	f003 021f 	and.w	r2, r3, #31
 8005c7e:	4613      	mov	r3, r2
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	4413      	add	r3, r2
 8005c84:	3b1e      	subs	r3, #30
 8005c86:	051b      	lsls	r3, r3, #20
 8005c88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	6892      	ldr	r2, [r2, #8]
 8005c92:	4619      	mov	r1, r3
 8005c94:	f7fe ff14 	bl	8004ac0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	4b3f      	ldr	r3, [pc, #252]	; (8005d9c <HAL_ADC_ConfigChannel+0x7bc>)
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d070      	beq.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ca4:	483e      	ldr	r0, [pc, #248]	; (8005da0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005ca6:	f7fe fe0d 	bl	80048c4 <LL_ADC_GetCommonPathInternalCh>
 8005caa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a3c      	ldr	r2, [pc, #240]	; (8005da4 <HAL_ADC_ConfigChannel+0x7c4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d004      	beq.n	8005cc2 <HAL_ADC_ConfigChannel+0x6e2>
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a3a      	ldr	r2, [pc, #232]	; (8005da8 <HAL_ADC_ConfigChannel+0x7c8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d126      	bne.n	8005d10 <HAL_ADC_ConfigChannel+0x730>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005cc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d120      	bne.n	8005d10 <HAL_ADC_ConfigChannel+0x730>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cd6:	d156      	bne.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005cd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cdc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	482f      	ldr	r0, [pc, #188]	; (8005da0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005ce4:	f7fe fddb 	bl	800489e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005ce8:	4b30      	ldr	r3, [pc, #192]	; (8005dac <HAL_ADC_ConfigChannel+0x7cc>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	099b      	lsrs	r3, r3, #6
 8005cee:	4a30      	ldr	r2, [pc, #192]	; (8005db0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf4:	099a      	lsrs	r2, r3, #6
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	4413      	add	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d00:	e002      	b.n	8005d08 <HAL_ADC_ConfigChannel+0x728>
          {
            wait_loop_index--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	3b01      	subs	r3, #1
 8005d06:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1f9      	bne.n	8005d02 <HAL_ADC_ConfigChannel+0x722>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d0e:	e03a      	b.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a27      	ldr	r2, [pc, #156]	; (8005db4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d113      	bne.n	8005d42 <HAL_ADC_ConfigChannel+0x762>
 8005d1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10d      	bne.n	8005d42 <HAL_ADC_ConfigChannel+0x762>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a23      	ldr	r2, [pc, #140]	; (8005db8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d02a      	beq.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4819      	ldr	r0, [pc, #100]	; (8005da0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005d3c:	f7fe fdaf 	bl	800489e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d40:	e021      	b.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a1d      	ldr	r2, [pc, #116]	; (8005dbc <HAL_ADC_ConfigChannel+0x7dc>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d11c      	bne.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005d4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d116      	bne.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a16      	ldr	r2, [pc, #88]	; (8005db8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d011      	beq.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	480c      	ldr	r0, [pc, #48]	; (8005da0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005d6e:	f7fe fd96 	bl	800489e <LL_ADC_SetCommonPathInternalCh>
 8005d72:	e008      	b.n	8005d86 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d78:	f043 0220 	orr.w	r2, r3, #32
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005d8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	37d8      	adds	r7, #216	; 0xd8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	80080000 	.word	0x80080000
 8005da0:	50000300 	.word	0x50000300
 8005da4:	c3210000 	.word	0xc3210000
 8005da8:	90c00010 	.word	0x90c00010
 8005dac:	20000008 	.word	0x20000008
 8005db0:	053e2d63 	.word	0x053e2d63
 8005db4:	c7520000 	.word	0xc7520000
 8005db8:	50000100 	.word	0x50000100
 8005dbc:	cb840000 	.word	0xcb840000

08005dc0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fe ff45 	bl	8004c5c <LL_ADC_IsEnabled>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d146      	bne.n	8005e66 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689a      	ldr	r2, [r3, #8]
 8005dde:	4b24      	ldr	r3, [pc, #144]	; (8005e70 <ADC_Enable+0xb0>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dea:	f043 0210 	orr.w	r2, r3, #16
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005df6:	f043 0201 	orr.w	r2, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e032      	b.n	8005e68 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fe ff14 	bl	8004c34 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005e0c:	f7fe fd06 	bl	800481c <HAL_GetTick>
 8005e10:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e12:	e021      	b.n	8005e58 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fe ff1f 	bl	8004c5c <LL_ADC_IsEnabled>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d104      	bne.n	8005e2e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe ff03 	bl	8004c34 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005e2e:	f7fe fcf5 	bl	800481c <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d90d      	bls.n	8005e58 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e40:	f043 0210 	orr.w	r2, r3, #16
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e4c:	f043 0201 	orr.w	r2, r3, #1
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e007      	b.n	8005e68 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d1d6      	bne.n	8005e14 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	8000003f 	.word	0x8000003f

08005e74 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e86:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d14b      	bne.n	8005f26 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d021      	beq.n	8005eec <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe fdb5 	bl	8004a1c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d032      	beq.n	8005f1e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d12b      	bne.n	8005f1e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d11f      	bne.n	8005f1e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ee2:	f043 0201 	orr.w	r2, r3, #1
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	65da      	str	r2, [r3, #92]	; 0x5c
 8005eea:	e018      	b.n	8005f1e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d111      	bne.n	8005f1e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005efe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d105      	bne.n	8005f1e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f16:	f043 0201 	orr.w	r2, r3, #1
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f7fc f9b8 	bl	8002294 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005f24:	e00e      	b.n	8005f44 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f7ff fb4a 	bl	80055cc <HAL_ADC_ErrorCallback>
}
 8005f38:	e004      	b.n	8005f44 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	4798      	blx	r3
}
 8005f44:	bf00      	nop
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f58:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f7ff fb22 	bl	80055a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f60:	bf00      	nop
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f86:	f043 0204 	orr.w	r2, r3, #4
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f7ff fb1c 	bl	80055cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <LL_ADC_IsEnabled>:
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d101      	bne.n	8005fb4 <LL_ADC_IsEnabled+0x18>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e000      	b.n	8005fb6 <LL_ADC_IsEnabled+0x1a>
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <LL_ADC_REG_IsConversionOngoing>:
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 0304 	and.w	r3, r3, #4
 8005fd2:	2b04      	cmp	r3, #4
 8005fd4:	d101      	bne.n	8005fda <LL_ADC_REG_IsConversionOngoing+0x18>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e000      	b.n	8005fdc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800604c:	b590      	push	{r4, r7, lr}
 800604e:	b0a1      	sub	sp, #132	; 0x84
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006066:	2302      	movs	r3, #2
 8006068:	e087      	b.n	800617a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800607a:	d102      	bne.n	8006082 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800607c:	4b41      	ldr	r3, [pc, #260]	; (8006184 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800607e:	60bb      	str	r3, [r7, #8]
 8006080:	e001      	b.n	8006086 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8006082:	2300      	movs	r3, #0
 8006084:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10b      	bne.n	80060a4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006090:	f043 0220 	orr.w	r2, r3, #32
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e06a      	b.n	800617a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7ff ff8b 	bl	8005fc2 <LL_ADC_REG_IsConversionOngoing>
 80060ac:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff ff85 	bl	8005fc2 <LL_ADC_REG_IsConversionOngoing>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d14c      	bne.n	8006158 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80060be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d149      	bne.n	8006158 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80060c4:	4b30      	ldr	r3, [pc, #192]	; (8006188 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80060c6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d028      	beq.n	8006122 <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80060d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6859      	ldr	r1, [r3, #4]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80060e2:	035b      	lsls	r3, r3, #13
 80060e4:	430b      	orrs	r3, r1
 80060e6:	431a      	orrs	r2, r3
 80060e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80060f0:	f7ff ff54 	bl	8005f9c <LL_ADC_IsEnabled>
 80060f4:	4604      	mov	r4, r0
 80060f6:	4823      	ldr	r0, [pc, #140]	; (8006184 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80060f8:	f7ff ff50 	bl	8005f9c <LL_ADC_IsEnabled>
 80060fc:	4603      	mov	r3, r0
 80060fe:	4323      	orrs	r3, r4
 8006100:	2b00      	cmp	r3, #0
 8006102:	d133      	bne.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006104:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800610c:	f023 030f 	bic.w	r3, r3, #15
 8006110:	683a      	ldr	r2, [r7, #0]
 8006112:	6811      	ldr	r1, [r2, #0]
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	6892      	ldr	r2, [r2, #8]
 8006118:	430a      	orrs	r2, r1
 800611a:	431a      	orrs	r2, r3
 800611c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800611e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006120:	e024      	b.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006122:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800612a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800612c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800612e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006132:	f7ff ff33 	bl	8005f9c <LL_ADC_IsEnabled>
 8006136:	4604      	mov	r4, r0
 8006138:	4812      	ldr	r0, [pc, #72]	; (8006184 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800613a:	f7ff ff2f 	bl	8005f9c <LL_ADC_IsEnabled>
 800613e:	4603      	mov	r3, r0
 8006140:	4323      	orrs	r3, r4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d112      	bne.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006146:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800614e:	f023 030f 	bic.w	r3, r3, #15
 8006152:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006154:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006156:	e009      	b.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800615c:	f043 0220 	orr.w	r2, r3, #32
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800616a:	e000      	b.n	800616e <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800616c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006176:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800617a:	4618      	mov	r0, r3
 800617c:	3784      	adds	r7, #132	; 0x84
 800617e:	46bd      	mov	sp, r7
 8006180:	bd90      	pop	{r4, r7, pc}
 8006182:	bf00      	nop
 8006184:	50000100 	.word	0x50000100
 8006188:	50000300 	.word	0x50000300

0800618c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f003 0307 	and.w	r3, r3, #7
 800619a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800619c:	4b0c      	ldr	r3, [pc, #48]	; (80061d0 <__NVIC_SetPriorityGrouping+0x44>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061a2:	68ba      	ldr	r2, [r7, #8]
 80061a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80061a8:	4013      	ands	r3, r2
 80061aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80061b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061be:	4a04      	ldr	r2, [pc, #16]	; (80061d0 <__NVIC_SetPriorityGrouping+0x44>)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	60d3      	str	r3, [r2, #12]
}
 80061c4:	bf00      	nop
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr
 80061d0:	e000ed00 	.word	0xe000ed00

080061d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061d4:	b480      	push	{r7}
 80061d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061d8:	4b04      	ldr	r3, [pc, #16]	; (80061ec <__NVIC_GetPriorityGrouping+0x18>)
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	0a1b      	lsrs	r3, r3, #8
 80061de:	f003 0307 	and.w	r3, r3, #7
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	e000ed00 	.word	0xe000ed00

080061f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	db0b      	blt.n	800621a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	f003 021f 	and.w	r2, r3, #31
 8006208:	4907      	ldr	r1, [pc, #28]	; (8006228 <__NVIC_EnableIRQ+0x38>)
 800620a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800620e:	095b      	lsrs	r3, r3, #5
 8006210:	2001      	movs	r0, #1
 8006212:	fa00 f202 	lsl.w	r2, r0, r2
 8006216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	e000e100 	.word	0xe000e100

0800622c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	4603      	mov	r3, r0
 8006234:	6039      	str	r1, [r7, #0]
 8006236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800623c:	2b00      	cmp	r3, #0
 800623e:	db0a      	blt.n	8006256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	b2da      	uxtb	r2, r3
 8006244:	490c      	ldr	r1, [pc, #48]	; (8006278 <__NVIC_SetPriority+0x4c>)
 8006246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800624a:	0112      	lsls	r2, r2, #4
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	440b      	add	r3, r1
 8006250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006254:	e00a      	b.n	800626c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	b2da      	uxtb	r2, r3
 800625a:	4908      	ldr	r1, [pc, #32]	; (800627c <__NVIC_SetPriority+0x50>)
 800625c:	79fb      	ldrb	r3, [r7, #7]
 800625e:	f003 030f 	and.w	r3, r3, #15
 8006262:	3b04      	subs	r3, #4
 8006264:	0112      	lsls	r2, r2, #4
 8006266:	b2d2      	uxtb	r2, r2
 8006268:	440b      	add	r3, r1
 800626a:	761a      	strb	r2, [r3, #24]
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	e000e100 	.word	0xe000e100
 800627c:	e000ed00 	.word	0xe000ed00

08006280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006280:	b480      	push	{r7}
 8006282:	b089      	sub	sp, #36	; 0x24
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f003 0307 	and.w	r3, r3, #7
 8006292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	f1c3 0307 	rsb	r3, r3, #7
 800629a:	2b04      	cmp	r3, #4
 800629c:	bf28      	it	cs
 800629e:	2304      	movcs	r3, #4
 80062a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	3304      	adds	r3, #4
 80062a6:	2b06      	cmp	r3, #6
 80062a8:	d902      	bls.n	80062b0 <NVIC_EncodePriority+0x30>
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	3b03      	subs	r3, #3
 80062ae:	e000      	b.n	80062b2 <NVIC_EncodePriority+0x32>
 80062b0:	2300      	movs	r3, #0
 80062b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062b4:	f04f 32ff 	mov.w	r2, #4294967295
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	fa02 f303 	lsl.w	r3, r2, r3
 80062be:	43da      	mvns	r2, r3
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	401a      	ands	r2, r3
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062c8:	f04f 31ff 	mov.w	r1, #4294967295
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	fa01 f303 	lsl.w	r3, r1, r3
 80062d2:	43d9      	mvns	r1, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062d8:	4313      	orrs	r3, r2
         );
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3724      	adds	r7, #36	; 0x24
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
	...

080062e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80062e8:	b480      	push	{r7}
 80062ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80062ec:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80062f0:	4b05      	ldr	r3, [pc, #20]	; (8006308 <__NVIC_SystemReset+0x20>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80062f8:	4903      	ldr	r1, [pc, #12]	; (8006308 <__NVIC_SystemReset+0x20>)
 80062fa:	4b04      	ldr	r3, [pc, #16]	; (800630c <__NVIC_SystemReset+0x24>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	60cb      	str	r3, [r1, #12]
 8006300:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <__NVIC_SystemReset+0x1c>
 8006308:	e000ed00 	.word	0xe000ed00
 800630c:	05fa0004 	.word	0x05fa0004

08006310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3b01      	subs	r3, #1
 800631c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006320:	d301      	bcc.n	8006326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006322:	2301      	movs	r3, #1
 8006324:	e00f      	b.n	8006346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006326:	4a0a      	ldr	r2, [pc, #40]	; (8006350 <SysTick_Config+0x40>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	3b01      	subs	r3, #1
 800632c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800632e:	210f      	movs	r1, #15
 8006330:	f04f 30ff 	mov.w	r0, #4294967295
 8006334:	f7ff ff7a 	bl	800622c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006338:	4b05      	ldr	r3, [pc, #20]	; (8006350 <SysTick_Config+0x40>)
 800633a:	2200      	movs	r2, #0
 800633c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800633e:	4b04      	ldr	r3, [pc, #16]	; (8006350 <SysTick_Config+0x40>)
 8006340:	2207      	movs	r2, #7
 8006342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	e000e010 	.word	0xe000e010

08006354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff ff15 	bl	800618c <__NVIC_SetPriorityGrouping>
}
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b086      	sub	sp, #24
 800636e:	af00      	add	r7, sp, #0
 8006370:	4603      	mov	r3, r0
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
 8006376:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006378:	f7ff ff2c 	bl	80061d4 <__NVIC_GetPriorityGrouping>
 800637c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	68b9      	ldr	r1, [r7, #8]
 8006382:	6978      	ldr	r0, [r7, #20]
 8006384:	f7ff ff7c 	bl	8006280 <NVIC_EncodePriority>
 8006388:	4602      	mov	r2, r0
 800638a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800638e:	4611      	mov	r1, r2
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff ff4b 	bl	800622c <__NVIC_SetPriority>
}
 8006396:	bf00      	nop
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b082      	sub	sp, #8
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	4603      	mov	r3, r0
 80063a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff ff1f 	bl	80061f0 <__NVIC_EnableIRQ>
}
 80063b2:	bf00      	nop
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80063be:	f7ff ff93 	bl	80062e8 <__NVIC_SystemReset>

080063c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b082      	sub	sp, #8
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7ff ffa0 	bl	8006310 <SysTick_Config>
 80063d0:	4603      	mov	r3, r0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
	...

080063dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e08d      	b.n	800650a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	4b47      	ldr	r3, [pc, #284]	; (8006514 <HAL_DMA_Init+0x138>)
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d80f      	bhi.n	800641a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	461a      	mov	r2, r3
 8006400:	4b45      	ldr	r3, [pc, #276]	; (8006518 <HAL_DMA_Init+0x13c>)
 8006402:	4413      	add	r3, r2
 8006404:	4a45      	ldr	r2, [pc, #276]	; (800651c <HAL_DMA_Init+0x140>)
 8006406:	fba2 2303 	umull	r2, r3, r2, r3
 800640a:	091b      	lsrs	r3, r3, #4
 800640c:	009a      	lsls	r2, r3, #2
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a42      	ldr	r2, [pc, #264]	; (8006520 <HAL_DMA_Init+0x144>)
 8006416:	641a      	str	r2, [r3, #64]	; 0x40
 8006418:	e00e      	b.n	8006438 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	461a      	mov	r2, r3
 8006420:	4b40      	ldr	r3, [pc, #256]	; (8006524 <HAL_DMA_Init+0x148>)
 8006422:	4413      	add	r3, r2
 8006424:	4a3d      	ldr	r2, [pc, #244]	; (800651c <HAL_DMA_Init+0x140>)
 8006426:	fba2 2303 	umull	r2, r3, r2, r3
 800642a:	091b      	lsrs	r3, r3, #4
 800642c:	009a      	lsls	r2, r3, #2
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a3c      	ldr	r2, [pc, #240]	; (8006528 <HAL_DMA_Init+0x14c>)
 8006436:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800644e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006452:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800645c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006468:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006474:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fa1e 	bl	80068cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006498:	d102      	bne.n	80064a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685a      	ldr	r2, [r3, #4]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064a8:	b2d2      	uxtb	r2, r2
 80064aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80064b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d010      	beq.n	80064e0 <HAL_DMA_Init+0x104>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d80c      	bhi.n	80064e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fa3e 	bl	8006948 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d0:	2200      	movs	r2, #0
 80064d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80064dc:	605a      	str	r2, [r3, #4]
 80064de:	e008      	b.n	80064f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40020407 	.word	0x40020407
 8006518:	bffdfff8 	.word	0xbffdfff8
 800651c:	cccccccd 	.word	0xcccccccd
 8006520:	40020000 	.word	0x40020000
 8006524:	bffdfbf8 	.word	0xbffdfbf8
 8006528:	40020400 	.word	0x40020400

0800652c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800653a:	2300      	movs	r3, #0
 800653c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006544:	2b01      	cmp	r3, #1
 8006546:	d101      	bne.n	800654c <HAL_DMA_Start_IT+0x20>
 8006548:	2302      	movs	r3, #2
 800654a:	e066      	b.n	800661a <HAL_DMA_Start_IT+0xee>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b01      	cmp	r3, #1
 800655e:	d155      	bne.n	800660c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0201 	bic.w	r2, r2, #1
 800657c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 f962 	bl	800684e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800658e:	2b00      	cmp	r3, #0
 8006590:	d008      	beq.n	80065a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f042 020e 	orr.w	r2, r2, #14
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	e00f      	b.n	80065c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0204 	bic.w	r2, r2, #4
 80065b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f042 020a 	orr.w	r2, r2, #10
 80065c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d007      	beq.n	80065e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d007      	beq.n	80065fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f042 0201 	orr.w	r2, r2, #1
 8006608:	601a      	str	r2, [r3, #0]
 800660a:	e005      	b.n	8006618 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006614:	2302      	movs	r3, #2
 8006616:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006618:	7dfb      	ldrb	r3, [r7, #23]
}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d00d      	beq.n	8006656 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2204      	movs	r2, #4
 800663e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	73fb      	strb	r3, [r7, #15]
 8006654:	e047      	b.n	80066e6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 020e 	bic.w	r2, r2, #14
 8006664:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0201 	bic.w	r2, r2, #1
 8006674:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006680:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006684:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800668a:	f003 021f 	and.w	r2, r3, #31
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006692:	2101      	movs	r1, #1
 8006694:	fa01 f202 	lsl.w	r2, r1, r2
 8006698:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066a2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00c      	beq.n	80066c6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80066c4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	4798      	blx	r3
    }
  }
  return status;
 80066e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800670c:	f003 031f 	and.w	r3, r3, #31
 8006710:	2204      	movs	r2, #4
 8006712:	409a      	lsls	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d026      	beq.n	800676a <HAL_DMA_IRQHandler+0x7a>
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f003 0304 	and.w	r3, r3, #4
 8006722:	2b00      	cmp	r3, #0
 8006724:	d021      	beq.n	800676a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0320 	and.w	r3, r3, #32
 8006730:	2b00      	cmp	r3, #0
 8006732:	d107      	bne.n	8006744 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0204 	bic.w	r2, r2, #4
 8006742:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006748:	f003 021f 	and.w	r2, r3, #31
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006750:	2104      	movs	r1, #4
 8006752:	fa01 f202 	lsl.w	r2, r1, r2
 8006756:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675c:	2b00      	cmp	r3, #0
 800675e:	d071      	beq.n	8006844 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006768:	e06c      	b.n	8006844 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676e:	f003 031f 	and.w	r3, r3, #31
 8006772:	2202      	movs	r2, #2
 8006774:	409a      	lsls	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	4013      	ands	r3, r2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d02e      	beq.n	80067dc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f003 0302 	and.w	r3, r3, #2
 8006784:	2b00      	cmp	r3, #0
 8006786:	d029      	beq.n	80067dc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10b      	bne.n	80067ae <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f022 020a 	bic.w	r2, r2, #10
 80067a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b2:	f003 021f 	and.w	r2, r3, #31
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	2102      	movs	r1, #2
 80067bc:	fa01 f202 	lsl.w	r2, r1, r2
 80067c0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d038      	beq.n	8006844 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80067da:	e033      	b.n	8006844 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e0:	f003 031f 	and.w	r3, r3, #31
 80067e4:	2208      	movs	r2, #8
 80067e6:	409a      	lsls	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	4013      	ands	r3, r2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d02a      	beq.n	8006846 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d025      	beq.n	8006846 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 020e 	bic.w	r2, r2, #14
 8006808:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800680e:	f003 021f 	and.w	r2, r3, #31
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006816:	2101      	movs	r1, #1
 8006818:	fa01 f202 	lsl.w	r2, r1, r2
 800681c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006838:	2b00      	cmp	r3, #0
 800683a:	d004      	beq.n	8006846 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006844:	bf00      	nop
 8006846:	bf00      	nop
}
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800684e:	b480      	push	{r7}
 8006850:	b085      	sub	sp, #20
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	607a      	str	r2, [r7, #4]
 800685a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006864:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800686a:	2b00      	cmp	r3, #0
 800686c:	d004      	beq.n	8006878 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006876:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800687c:	f003 021f 	and.w	r2, r3, #31
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006884:	2101      	movs	r1, #1
 8006886:	fa01 f202 	lsl.w	r2, r1, r2
 800688a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	2b10      	cmp	r3, #16
 800689a:	d108      	bne.n	80068ae <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80068ac:	e007      	b.n	80068be <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	60da      	str	r2, [r3, #12]
}
 80068be:	bf00      	nop
 80068c0:	3714      	adds	r7, #20
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
	...

080068cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b087      	sub	sp, #28
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	461a      	mov	r2, r3
 80068da:	4b16      	ldr	r3, [pc, #88]	; (8006934 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80068dc:	429a      	cmp	r2, r3
 80068de:	d802      	bhi.n	80068e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80068e0:	4b15      	ldr	r3, [pc, #84]	; (8006938 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	e001      	b.n	80068ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80068e6:	4b15      	ldr	r3, [pc, #84]	; (800693c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80068e8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	3b08      	subs	r3, #8
 80068f6:	4a12      	ldr	r2, [pc, #72]	; (8006940 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80068f8:	fba2 2303 	umull	r2, r3, r2, r3
 80068fc:	091b      	lsrs	r3, r3, #4
 80068fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006904:	089b      	lsrs	r3, r3, #2
 8006906:	009a      	lsls	r2, r3, #2
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	4413      	add	r3, r2
 800690c:	461a      	mov	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a0b      	ldr	r2, [pc, #44]	; (8006944 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006916:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f003 031f 	and.w	r3, r3, #31
 800691e:	2201      	movs	r2, #1
 8006920:	409a      	lsls	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006926:	bf00      	nop
 8006928:	371c      	adds	r7, #28
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	40020407 	.word	0x40020407
 8006938:	40020800 	.word	0x40020800
 800693c:	40020820 	.word	0x40020820
 8006940:	cccccccd 	.word	0xcccccccd
 8006944:	40020880 	.word	0x40020880

08006948 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	b2db      	uxtb	r3, r3
 8006956:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4b0b      	ldr	r3, [pc, #44]	; (8006988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800695c:	4413      	add	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	461a      	mov	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a08      	ldr	r2, [pc, #32]	; (800698c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800696a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	3b01      	subs	r3, #1
 8006970:	f003 031f 	and.w	r3, r3, #31
 8006974:	2201      	movs	r2, #1
 8006976:	409a      	lsls	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800697c:	bf00      	nop
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	1000823f 	.word	0x1000823f
 800698c:	40020940 	.word	0x40020940

08006990 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800699e:	2300      	movs	r3, #0
 80069a0:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80069a2:	4b24      	ldr	r3, [pc, #144]	; (8006a34 <HAL_FLASH_Program+0xa4>)
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d101      	bne.n	80069ae <HAL_FLASH_Program+0x1e>
 80069aa:	2302      	movs	r3, #2
 80069ac:	e03e      	b.n	8006a2c <HAL_FLASH_Program+0x9c>
 80069ae:	4b21      	ldr	r3, [pc, #132]	; (8006a34 <HAL_FLASH_Program+0xa4>)
 80069b0:	2201      	movs	r2, #1
 80069b2:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80069b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80069b8:	f000 f888 	bl	8006acc <FLASH_WaitForLastOperation>
 80069bc:	4603      	mov	r3, r0
 80069be:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80069c0:	7dfb      	ldrb	r3, [r7, #23]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d12e      	bne.n	8006a24 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80069c6:	4b1b      	ldr	r3, [pc, #108]	; (8006a34 <HAL_FLASH_Program+0xa4>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d107      	bne.n	80069e2 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80069d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069d6:	68b8      	ldr	r0, [r7, #8]
 80069d8:	f000 f8cc 	bl	8006b74 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80069dc:	2301      	movs	r3, #1
 80069de:	613b      	str	r3, [r7, #16]
 80069e0:	e010      	b.n	8006a04 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d002      	beq.n	80069ee <HAL_FLASH_Program+0x5e>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d10a      	bne.n	8006a04 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	4619      	mov	r1, r3
 80069f2:	68b8      	ldr	r0, [r7, #8]
 80069f4:	f000 f8e2 	bl	8006bbc <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d102      	bne.n	8006a04 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80069fe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a02:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006a04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a08:	f000 f860 	bl	8006acc <FLASH_WaitForLastOperation>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d006      	beq.n	8006a24 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8006a16:	4b08      	ldr	r3, [pc, #32]	; (8006a38 <HAL_FLASH_Program+0xa8>)
 8006a18:	695a      	ldr	r2, [r3, #20]
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	43db      	mvns	r3, r3
 8006a1e:	4906      	ldr	r1, [pc, #24]	; (8006a38 <HAL_FLASH_Program+0xa8>)
 8006a20:	4013      	ands	r3, r2
 8006a22:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006a24:	4b03      	ldr	r3, [pc, #12]	; (8006a34 <HAL_FLASH_Program+0xa4>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8006a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3718      	adds	r7, #24
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	20000014 	.word	0x20000014
 8006a38:	40022000 	.word	0x40022000

08006a3c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006a42:	2300      	movs	r3, #0
 8006a44:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006a46:	4b0b      	ldr	r3, [pc, #44]	; (8006a74 <HAL_FLASH_Unlock+0x38>)
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	da0b      	bge.n	8006a66 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006a4e:	4b09      	ldr	r3, [pc, #36]	; (8006a74 <HAL_FLASH_Unlock+0x38>)
 8006a50:	4a09      	ldr	r2, [pc, #36]	; (8006a78 <HAL_FLASH_Unlock+0x3c>)
 8006a52:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006a54:	4b07      	ldr	r3, [pc, #28]	; (8006a74 <HAL_FLASH_Unlock+0x38>)
 8006a56:	4a09      	ldr	r2, [pc, #36]	; (8006a7c <HAL_FLASH_Unlock+0x40>)
 8006a58:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006a5a:	4b06      	ldr	r3, [pc, #24]	; (8006a74 <HAL_FLASH_Unlock+0x38>)
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	da01      	bge.n	8006a66 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006a66:	79fb      	ldrb	r3, [r7, #7]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	40022000 	.word	0x40022000
 8006a78:	45670123 	.word	0x45670123
 8006a7c:	cdef89ab 	.word	0xcdef89ab

08006a80 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006a8a:	4b09      	ldr	r3, [pc, #36]	; (8006ab0 <HAL_FLASH_Lock+0x30>)
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	4a08      	ldr	r2, [pc, #32]	; (8006ab0 <HAL_FLASH_Lock+0x30>)
 8006a90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a94:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8006a96:	4b06      	ldr	r3, [pc, #24]	; (8006ab0 <HAL_FLASH_Lock+0x30>)
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	da01      	bge.n	8006aa2 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8006aa2:	79fb      	ldrb	r3, [r7, #7]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr
 8006ab0:	40022000 	.word	0x40022000

08006ab4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8006ab8:	4b03      	ldr	r3, [pc, #12]	; (8006ac8 <HAL_FLASH_GetError+0x14>)
 8006aba:	685b      	ldr	r3, [r3, #4]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	20000014 	.word	0x20000014

08006acc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8006ad4:	f7fd fea2 	bl	800481c <HAL_GetTick>
 8006ad8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006ada:	e009      	b.n	8006af0 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8006adc:	f7fd fe9e 	bl	800481c <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d201      	bcs.n	8006af0 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e038      	b.n	8006b62 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8006af0:	4b1e      	ldr	r3, [pc, #120]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006afc:	d0ee      	beq.n	8006adc <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8006afe:	4b1b      	ldr	r3, [pc, #108]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8006b06:	4013      	ands	r3, r2
 8006b08:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d01e      	beq.n	8006b4e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8006b10:	4b17      	ldr	r3, [pc, #92]	; (8006b70 <FLASH_WaitForLastOperation+0xa4>)
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	4a15      	ldr	r2, [pc, #84]	; (8006b70 <FLASH_WaitForLastOperation+0xa4>)
 8006b1a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d007      	beq.n	8006b36 <FLASH_WaitForLastOperation+0x6a>
 8006b26:	4b11      	ldr	r3, [pc, #68]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b28:	699a      	ldr	r2, [r3, #24]
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8006b30:	490e      	ldr	r1, [pc, #56]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	618b      	str	r3, [r1, #24]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d004      	beq.n	8006b4a <FLASH_WaitForLastOperation+0x7e>
 8006b40:	4a0a      	ldr	r2, [pc, #40]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006b48:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e009      	b.n	8006b62 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006b4e:	4b07      	ldr	r3, [pc, #28]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d102      	bne.n	8006b60 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006b5a:	4b04      	ldr	r3, [pc, #16]	; (8006b6c <FLASH_WaitForLastOperation+0xa0>)
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3710      	adds	r7, #16
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40022000 	.word	0x40022000
 8006b70:	20000014 	.word	0x20000014

08006b74 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006b74:	b490      	push	{r4, r7}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006b80:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <FLASH_Program_DoubleWord+0x44>)
 8006b82:	695b      	ldr	r3, [r3, #20]
 8006b84:	4a0c      	ldr	r2, [pc, #48]	; (8006bb8 <FLASH_Program_DoubleWord+0x44>)
 8006b86:	f043 0301 	orr.w	r3, r3, #1
 8006b8a:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006b92:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8006b96:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006b9a:	f04f 0300 	mov.w	r3, #0
 8006b9e:	f04f 0400 	mov.w	r4, #0
 8006ba2:	0013      	movs	r3, r2
 8006ba4:	2400      	movs	r4, #0
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	3204      	adds	r2, #4
 8006baa:	6013      	str	r3, [r2, #0]
}
 8006bac:	bf00      	nop
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bc90      	pop	{r4, r7}
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	40022000 	.word	0x40022000

08006bbc <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b089      	sub	sp, #36	; 0x24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8006bc6:	2340      	movs	r3, #64	; 0x40
 8006bc8:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8006bd2:	4b13      	ldr	r3, [pc, #76]	; (8006c20 <FLASH_Program_Fast+0x64>)
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	4a12      	ldr	r2, [pc, #72]	; (8006c20 <FLASH_Program_Fast+0x64>)
 8006bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bdc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bde:	f3ef 8310 	mrs	r3, PRIMASK
 8006be2:	60fb      	str	r3, [r7, #12]
  return(result);
 8006be4:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8006be6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8006be8:	b672      	cpsid	i
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	617b      	str	r3, [r7, #20]
    row_index--;
 8006bfe:	7ffb      	ldrb	r3, [r7, #31]
 8006c00:	3b01      	subs	r3, #1
 8006c02:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8006c04:	7ffb      	ldrb	r3, [r7, #31]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1ef      	bne.n	8006bea <FLASH_Program_Fast+0x2e>
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8006c14:	bf00      	nop
 8006c16:	3724      	adds	r7, #36	; 0x24
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr
 8006c20:	40022000 	.word	0x40022000

08006c24 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006c2e:	4b4a      	ldr	r3, [pc, #296]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d101      	bne.n	8006c3a <HAL_FLASHEx_Erase+0x16>
 8006c36:	2302      	movs	r3, #2
 8006c38:	e089      	b.n	8006d4e <HAL_FLASHEx_Erase+0x12a>
 8006c3a:	4b47      	ldr	r3, [pc, #284]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c44:	f7ff ff42 	bl	8006acc <FLASH_WaitForLastOperation>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006c4c:	7bfb      	ldrb	r3, [r7, #15]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d179      	bne.n	8006d46 <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c52:	4b41      	ldr	r3, [pc, #260]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8006c58:	4b40      	ldr	r3, [pc, #256]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d019      	beq.n	8006c98 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006c64:	4b3d      	ldr	r3, [pc, #244]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a3c      	ldr	r2, [pc, #240]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c6a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c6e:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006c70:	4b3a      	ldr	r3, [pc, #232]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d009      	beq.n	8006c90 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8006c7c:	4b37      	ldr	r3, [pc, #220]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a36      	ldr	r2, [pc, #216]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c86:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8006c88:	4b33      	ldr	r3, [pc, #204]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006c8a:	2203      	movs	r2, #3
 8006c8c:	771a      	strb	r2, [r3, #28]
 8006c8e:	e016      	b.n	8006cbe <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8006c90:	4b31      	ldr	r3, [pc, #196]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006c92:	2201      	movs	r2, #1
 8006c94:	771a      	strb	r2, [r3, #28]
 8006c96:	e012      	b.n	8006cbe <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006c98:	4b30      	ldr	r3, [pc, #192]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d009      	beq.n	8006cb8 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006ca4:	4b2d      	ldr	r3, [pc, #180]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a2c      	ldr	r2, [pc, #176]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006caa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cae:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8006cb0:	4b29      	ldr	r3, [pc, #164]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	771a      	strb	r2, [r3, #28]
 8006cb6:	e002      	b.n	8006cbe <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006cb8:	4b27      	ldr	r3, [pc, #156]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006cba:	2200      	movs	r2, #0
 8006cbc:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d111      	bne.n	8006cea <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f000 f848 	bl	8006d60 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006cd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006cd4:	f7ff fefa 	bl	8006acc <FLASH_WaitForLastOperation>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8006cdc:	4b1f      	ldr	r3, [pc, #124]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	4a1e      	ldr	r2, [pc, #120]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006ce2:	f023 0304 	bic.w	r3, r3, #4
 8006ce6:	6153      	str	r3, [r2, #20]
 8006ce8:	e02b      	b.n	8006d42 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	f04f 32ff 	mov.w	r2, #4294967295
 8006cf0:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	60bb      	str	r3, [r7, #8]
 8006cf8:	e01b      	b.n	8006d32 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	4619      	mov	r1, r3
 8006d00:	68b8      	ldr	r0, [r7, #8]
 8006d02:	f000 f84b 	bl	8006d9c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006d06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006d0a:	f7ff fedf 	bl	8006acc <FLASH_WaitForLastOperation>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8006d12:	4b12      	ldr	r3, [pc, #72]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	4a11      	ldr	r2, [pc, #68]	; (8006d5c <HAL_FLASHEx_Erase+0x138>)
 8006d18:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8006d1c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d003      	beq.n	8006d2c <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	601a      	str	r2, [r3, #0]
          break;
 8006d2a:	e00a      	b.n	8006d42 <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	60bb      	str	r3, [r7, #8]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d3db      	bcc.n	8006cfa <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006d42:	f000 f84f 	bl	8006de4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006d46:	4b04      	ldr	r3, [pc, #16]	; (8006d58 <HAL_FLASHEx_Erase+0x134>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	701a      	strb	r2, [r3, #0]

  return status;
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	20000014 	.word	0x20000014
 8006d5c:	40022000 	.word	0x40022000

08006d60 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f003 0301 	and.w	r3, r3, #1
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d005      	beq.n	8006d7e <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8006d72:	4b09      	ldr	r3, [pc, #36]	; (8006d98 <FLASH_MassErase+0x38>)
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	4a08      	ldr	r2, [pc, #32]	; (8006d98 <FLASH_MassErase+0x38>)
 8006d78:	f043 0304 	orr.w	r3, r3, #4
 8006d7c:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006d7e:	4b06      	ldr	r3, [pc, #24]	; (8006d98 <FLASH_MassErase+0x38>)
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	4a05      	ldr	r2, [pc, #20]	; (8006d98 <FLASH_MassErase+0x38>)
 8006d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d88:	6153      	str	r3, [r2, #20]
}
 8006d8a:	bf00      	nop
 8006d8c:	370c      	adds	r7, #12
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	40022000 	.word	0x40022000

08006d9c <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8006da6:	4b0e      	ldr	r3, [pc, #56]	; (8006de0 <FLASH_PageErase+0x44>)
 8006da8:	695b      	ldr	r3, [r3, #20]
 8006daa:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	00db      	lsls	r3, r3, #3
 8006db2:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8006db6:	490a      	ldr	r1, [pc, #40]	; (8006de0 <FLASH_PageErase+0x44>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006dbc:	4b08      	ldr	r3, [pc, #32]	; (8006de0 <FLASH_PageErase+0x44>)
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	4a07      	ldr	r2, [pc, #28]	; (8006de0 <FLASH_PageErase+0x44>)
 8006dc2:	f043 0302 	orr.w	r3, r3, #2
 8006dc6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <FLASH_PageErase+0x44>)
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	4a04      	ldr	r2, [pc, #16]	; (8006de0 <FLASH_PageErase+0x44>)
 8006dce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd2:	6153      	str	r3, [r2, #20]
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	40022000 	.word	0x40022000

08006de4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8006dea:	4b1e      	ldr	r3, [pc, #120]	; (8006e64 <FLASH_FlushCaches+0x80>)
 8006dec:	7f1b      	ldrb	r3, [r3, #28]
 8006dee:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8006df0:	79fb      	ldrb	r3, [r7, #7]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d002      	beq.n	8006dfc <FLASH_FlushCaches+0x18>
 8006df6:	79fb      	ldrb	r3, [r7, #7]
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d111      	bne.n	8006e20 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006dfc:	4b1a      	ldr	r3, [pc, #104]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a19      	ldr	r2, [pc, #100]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a16      	ldr	r2, [pc, #88]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e12:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e14:	4b14      	ldr	r3, [pc, #80]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a13      	ldr	r2, [pc, #76]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e1e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d002      	beq.n	8006e2c <FLASH_FlushCaches+0x48>
 8006e26:	79fb      	ldrb	r3, [r7, #7]
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d111      	bne.n	8006e50 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006e2c:	4b0e      	ldr	r3, [pc, #56]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a0d      	ldr	r2, [pc, #52]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	4b0b      	ldr	r3, [pc, #44]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a0a      	ldr	r2, [pc, #40]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e42:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e44:	4b08      	ldr	r3, [pc, #32]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a07      	ldr	r2, [pc, #28]	; (8006e68 <FLASH_FlushCaches+0x84>)
 8006e4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e4e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006e50:	4b04      	ldr	r3, [pc, #16]	; (8006e64 <FLASH_FlushCaches+0x80>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	771a      	strb	r2, [r3, #28]
}
 8006e56:	bf00      	nop
 8006e58:	370c      	adds	r7, #12
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	20000014 	.word	0x20000014
 8006e68:	40022000 	.word	0x40022000

08006e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b087      	sub	sp, #28
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006e76:	2300      	movs	r3, #0
 8006e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006e7a:	e15a      	b.n	8007132 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	2101      	movs	r1, #1
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	fa01 f303 	lsl.w	r3, r1, r3
 8006e88:	4013      	ands	r3, r2
 8006e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 814c 	beq.w	800712c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d00b      	beq.n	8006eb4 <HAL_GPIO_Init+0x48>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d007      	beq.n	8006eb4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006ea8:	2b11      	cmp	r3, #17
 8006eaa:	d003      	beq.n	8006eb4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	2b12      	cmp	r3, #18
 8006eb2:	d130      	bne.n	8006f16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	2203      	movs	r2, #3
 8006ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec4:	43db      	mvns	r3, r3
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	4013      	ands	r3, r2
 8006eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	68da      	ldr	r2, [r3, #12]
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	005b      	lsls	r3, r3, #1
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006eea:	2201      	movs	r2, #1
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	43db      	mvns	r3, r3
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	091b      	lsrs	r3, r3, #4
 8006f00:	f003 0201 	and.w	r2, r3, #1
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	693a      	ldr	r2, [r7, #16]
 8006f14:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	005b      	lsls	r3, r3, #1
 8006f20:	2203      	movs	r2, #3
 8006f22:	fa02 f303 	lsl.w	r3, r2, r3
 8006f26:	43db      	mvns	r3, r3
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	689a      	ldr	r2, [r3, #8]
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d003      	beq.n	8006f56 <HAL_GPIO_Init+0xea>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2b12      	cmp	r3, #18
 8006f54:	d123      	bne.n	8006f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	08da      	lsrs	r2, r3, #3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	3208      	adds	r2, #8
 8006f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	f003 0307 	and.w	r3, r3, #7
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	220f      	movs	r2, #15
 8006f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f72:	43db      	mvns	r3, r3
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	4013      	ands	r3, r2
 8006f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	691a      	ldr	r2, [r3, #16]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8a:	693a      	ldr	r2, [r7, #16]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	08da      	lsrs	r2, r3, #3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	3208      	adds	r2, #8
 8006f98:	6939      	ldr	r1, [r7, #16]
 8006f9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	2203      	movs	r2, #3
 8006faa:	fa02 f303 	lsl.w	r3, r2, r3
 8006fae:	43db      	mvns	r3, r3
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f003 0203 	and.w	r2, r3, #3
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	005b      	lsls	r3, r3, #1
 8006fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc6:	693a      	ldr	r2, [r7, #16]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 80a6 	beq.w	800712c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fe0:	4b5b      	ldr	r3, [pc, #364]	; (8007150 <HAL_GPIO_Init+0x2e4>)
 8006fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fe4:	4a5a      	ldr	r2, [pc, #360]	; (8007150 <HAL_GPIO_Init+0x2e4>)
 8006fe6:	f043 0301 	orr.w	r3, r3, #1
 8006fea:	6613      	str	r3, [r2, #96]	; 0x60
 8006fec:	4b58      	ldr	r3, [pc, #352]	; (8007150 <HAL_GPIO_Init+0x2e4>)
 8006fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	60bb      	str	r3, [r7, #8]
 8006ff6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ff8:	4a56      	ldr	r2, [pc, #344]	; (8007154 <HAL_GPIO_Init+0x2e8>)
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	089b      	lsrs	r3, r3, #2
 8006ffe:	3302      	adds	r3, #2
 8007000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007004:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f003 0303 	and.w	r3, r3, #3
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	220f      	movs	r2, #15
 8007010:	fa02 f303 	lsl.w	r3, r2, r3
 8007014:	43db      	mvns	r3, r3
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	4013      	ands	r3, r2
 800701a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007022:	d01f      	beq.n	8007064 <HAL_GPIO_Init+0x1f8>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a4c      	ldr	r2, [pc, #304]	; (8007158 <HAL_GPIO_Init+0x2ec>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d019      	beq.n	8007060 <HAL_GPIO_Init+0x1f4>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a4b      	ldr	r2, [pc, #300]	; (800715c <HAL_GPIO_Init+0x2f0>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d013      	beq.n	800705c <HAL_GPIO_Init+0x1f0>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a4a      	ldr	r2, [pc, #296]	; (8007160 <HAL_GPIO_Init+0x2f4>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00d      	beq.n	8007058 <HAL_GPIO_Init+0x1ec>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a49      	ldr	r2, [pc, #292]	; (8007164 <HAL_GPIO_Init+0x2f8>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d007      	beq.n	8007054 <HAL_GPIO_Init+0x1e8>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a48      	ldr	r2, [pc, #288]	; (8007168 <HAL_GPIO_Init+0x2fc>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d101      	bne.n	8007050 <HAL_GPIO_Init+0x1e4>
 800704c:	2305      	movs	r3, #5
 800704e:	e00a      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 8007050:	2306      	movs	r3, #6
 8007052:	e008      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 8007054:	2304      	movs	r3, #4
 8007056:	e006      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 8007058:	2303      	movs	r3, #3
 800705a:	e004      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 800705c:	2302      	movs	r3, #2
 800705e:	e002      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 8007060:	2301      	movs	r3, #1
 8007062:	e000      	b.n	8007066 <HAL_GPIO_Init+0x1fa>
 8007064:	2300      	movs	r3, #0
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	f002 0203 	and.w	r2, r2, #3
 800706c:	0092      	lsls	r2, r2, #2
 800706e:	4093      	lsls	r3, r2
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007076:	4937      	ldr	r1, [pc, #220]	; (8007154 <HAL_GPIO_Init+0x2e8>)
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	089b      	lsrs	r3, r3, #2
 800707c:	3302      	adds	r3, #2
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007084:	4b39      	ldr	r3, [pc, #228]	; (800716c <HAL_GPIO_Init+0x300>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	43db      	mvns	r3, r3
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	4013      	ands	r3, r2
 8007092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d003      	beq.n	80070a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80070a0:	693a      	ldr	r2, [r7, #16]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80070a8:	4a30      	ldr	r2, [pc, #192]	; (800716c <HAL_GPIO_Init+0x300>)
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80070ae:	4b2f      	ldr	r3, [pc, #188]	; (800716c <HAL_GPIO_Init+0x300>)
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	43db      	mvns	r3, r3
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	4013      	ands	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80070d2:	4a26      	ldr	r2, [pc, #152]	; (800716c <HAL_GPIO_Init+0x300>)
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80070d8:	4b24      	ldr	r3, [pc, #144]	; (800716c <HAL_GPIO_Init+0x300>)
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	43db      	mvns	r3, r3
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	4013      	ands	r3, r2
 80070e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d003      	beq.n	80070fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80070fc:	4a1b      	ldr	r2, [pc, #108]	; (800716c <HAL_GPIO_Init+0x300>)
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007102:	4b1a      	ldr	r3, [pc, #104]	; (800716c <HAL_GPIO_Init+0x300>)
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	43db      	mvns	r3, r3
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	4013      	ands	r3, r2
 8007110:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4313      	orrs	r3, r2
 8007124:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007126:	4a11      	ldr	r2, [pc, #68]	; (800716c <HAL_GPIO_Init+0x300>)
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	3301      	adds	r3, #1
 8007130:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	fa22 f303 	lsr.w	r3, r2, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	f47f ae9d 	bne.w	8006e7c <HAL_GPIO_Init+0x10>
  }
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	40021000 	.word	0x40021000
 8007154:	40010000 	.word	0x40010000
 8007158:	48000400 	.word	0x48000400
 800715c:	48000800 	.word	0x48000800
 8007160:	48000c00 	.word	0x48000c00
 8007164:	48001000 	.word	0x48001000
 8007168:	48001400 	.word	0x48001400
 800716c:	40010400 	.word	0x40010400

08007170 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	460b      	mov	r3, r1
 800717a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	691a      	ldr	r2, [r3, #16]
 8007180:	887b      	ldrh	r3, [r7, #2]
 8007182:	4013      	ands	r3, r2
 8007184:	2b00      	cmp	r3, #0
 8007186:	d002      	beq.n	800718e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007188:	2301      	movs	r3, #1
 800718a:	73fb      	strb	r3, [r7, #15]
 800718c:	e001      	b.n	8007192 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800718e:	2300      	movs	r3, #0
 8007190:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007192:	7bfb      	ldrb	r3, [r7, #15]
}
 8007194:	4618      	mov	r0, r3
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	460b      	mov	r3, r1
 80071aa:	807b      	strh	r3, [r7, #2]
 80071ac:	4613      	mov	r3, r2
 80071ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071b0:	787b      	ldrb	r3, [r7, #1]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80071b6:	887a      	ldrh	r2, [r7, #2]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80071bc:	e002      	b.n	80071c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80071be:	887a      	ldrh	r2, [r7, #2]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071d8:	2300      	movs	r3, #0
 80071da:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e0bb      	b.n	800735e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b05      	cmp	r3, #5
 80071f0:	d101      	bne.n	80071f6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e0b3      	b.n	800735e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d101      	bne.n	8007206 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	e0ab      	b.n	800735e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007206:	4b58      	ldr	r3, [pc, #352]	; (8007368 <HAL_OPAMP_Init+0x198>)
 8007208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800720a:	4a57      	ldr	r2, [pc, #348]	; (8007368 <HAL_OPAMP_Init+0x198>)
 800720c:	f043 0301 	orr.w	r3, r3, #1
 8007210:	6613      	str	r3, [r2, #96]	; 0x60
 8007212:	4b55      	ldr	r3, [pc, #340]	; (8007368 <HAL_OPAMP_Init+0x198>)
 8007214:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	60bb      	str	r3, [r7, #8]
 800721c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d103      	bne.n	8007232 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7fd f880 	bl	8004338 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	2b40      	cmp	r3, #64	; 0x40
 800723e:	d003      	beq.n	8007248 <HAL_OPAMP_Init+0x78>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	2b60      	cmp	r3, #96	; 0x60
 8007246:	d133      	bne.n	80072b0 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f023 0110 	bic.w	r1, r3, #16
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	4b41      	ldr	r3, [pc, #260]	; (800736c <HAL_OPAMP_Init+0x19c>)
 8007266:	4013      	ands	r3, r2
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6851      	ldr	r1, [r2, #4]
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	6892      	ldr	r2, [r2, #8]
 8007270:	4311      	orrs	r1, r2
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	6912      	ldr	r2, [r2, #16]
 8007276:	430a      	orrs	r2, r1
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	7d09      	ldrb	r1, [r1, #20]
 800727c:	2901      	cmp	r1, #1
 800727e:	d102      	bne.n	8007286 <HAL_OPAMP_Init+0xb6>
 8007280:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007284:	e000      	b.n	8007288 <HAL_OPAMP_Init+0xb8>
 8007286:	2100      	movs	r1, #0
 8007288:	4311      	orrs	r1, r2
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800728e:	4311      	orrs	r1, r2
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007294:	4311      	orrs	r1, r2
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800729a:	04d2      	lsls	r2, r2, #19
 800729c:	4311      	orrs	r1, r2
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80072a2:	0612      	lsls	r2, r2, #24
 80072a4:	4311      	orrs	r1, r2
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	430b      	orrs	r3, r1
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	e035      	b.n	800731c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f023 0110 	bic.w	r1, r3, #16
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	430a      	orrs	r2, r1
 80072c4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4b27      	ldr	r3, [pc, #156]	; (800736c <HAL_OPAMP_Init+0x19c>)
 80072ce:	4013      	ands	r3, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	6851      	ldr	r1, [r2, #4]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6892      	ldr	r2, [r2, #8]
 80072d8:	4311      	orrs	r1, r2
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	68d2      	ldr	r2, [r2, #12]
 80072de:	4311      	orrs	r1, r2
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	6912      	ldr	r2, [r2, #16]
 80072e4:	430a      	orrs	r2, r1
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	7d09      	ldrb	r1, [r1, #20]
 80072ea:	2901      	cmp	r1, #1
 80072ec:	d102      	bne.n	80072f4 <HAL_OPAMP_Init+0x124>
 80072ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80072f2:	e000      	b.n	80072f6 <HAL_OPAMP_Init+0x126>
 80072f4:	2100      	movs	r1, #0
 80072f6:	4311      	orrs	r1, r2
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80072fc:	4311      	orrs	r1, r2
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007302:	4311      	orrs	r1, r2
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007308:	04d2      	lsls	r2, r2, #19
 800730a:	4311      	orrs	r1, r2
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007310:	0612      	lsls	r2, r2, #24
 8007312:	4311      	orrs	r1, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6812      	ldr	r2, [r2, #0]
 8007318:	430b      	orrs	r3, r1
 800731a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	2b00      	cmp	r3, #0
 8007324:	db10      	blt.n	8007348 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	699a      	ldr	r2, [r3, #24]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	69db      	ldr	r3, [r3, #28]
 8007338:	431a      	orrs	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	431a      	orrs	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	430a      	orrs	r2, r1
 8007346:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d103      	bne.n	800735c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800735c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800735e:	4618      	mov	r0, r3
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	40021000 	.word	0x40021000
 800736c:	e0003e11 	.word	0xe0003e11

08007370 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007378:	2300      	movs	r3, #0
 800737a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d102      	bne.n	8007388 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	73fb      	strb	r3, [r7, #15]
 8007386:	e01d      	b.n	80073c4 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b05      	cmp	r3, #5
 8007392:	d102      	bne.n	800739a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	e014      	b.n	80073c4 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d10c      	bne.n	80073c0 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f042 0201 	orr.w	r2, r2, #1
 80073b4:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2204      	movs	r2, #4
 80073ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80073be:	e001      	b.n	80073c4 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
	...

080073d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d141      	bne.n	8007466 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80073e2:	4b4b      	ldr	r3, [pc, #300]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80073ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073ee:	d131      	bne.n	8007454 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073f0:	4b47      	ldr	r3, [pc, #284]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073f6:	4a46      	ldr	r2, [pc, #280]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007400:	4b43      	ldr	r3, [pc, #268]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007408:	4a41      	ldr	r2, [pc, #260]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800740a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800740e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007410:	4b40      	ldr	r3, [pc, #256]	; (8007514 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2232      	movs	r2, #50	; 0x32
 8007416:	fb02 f303 	mul.w	r3, r2, r3
 800741a:	4a3f      	ldr	r2, [pc, #252]	; (8007518 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800741c:	fba2 2303 	umull	r2, r3, r2, r3
 8007420:	0c9b      	lsrs	r3, r3, #18
 8007422:	3301      	adds	r3, #1
 8007424:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007426:	e002      	b.n	800742e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	3b01      	subs	r3, #1
 800742c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800742e:	4b38      	ldr	r3, [pc, #224]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800743a:	d102      	bne.n	8007442 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1f2      	bne.n	8007428 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007442:	4b33      	ldr	r3, [pc, #204]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800744a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800744e:	d158      	bne.n	8007502 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e057      	b.n	8007504 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007454:	4b2e      	ldr	r3, [pc, #184]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800745a:	4a2d      	ldr	r2, [pc, #180]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800745c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007460:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007464:	e04d      	b.n	8007502 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800746c:	d141      	bne.n	80074f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800746e:	4b28      	ldr	r3, [pc, #160]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800747a:	d131      	bne.n	80074e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800747c:	4b24      	ldr	r3, [pc, #144]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800747e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007482:	4a23      	ldr	r2, [pc, #140]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007488:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800748c:	4b20      	ldr	r3, [pc, #128]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007494:	4a1e      	ldr	r2, [pc, #120]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007496:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800749a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800749c:	4b1d      	ldr	r3, [pc, #116]	; (8007514 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2232      	movs	r2, #50	; 0x32
 80074a2:	fb02 f303 	mul.w	r3, r2, r3
 80074a6:	4a1c      	ldr	r2, [pc, #112]	; (8007518 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80074a8:	fba2 2303 	umull	r2, r3, r2, r3
 80074ac:	0c9b      	lsrs	r3, r3, #18
 80074ae:	3301      	adds	r3, #1
 80074b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074b2:	e002      	b.n	80074ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074ba:	4b15      	ldr	r3, [pc, #84]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074bc:	695b      	ldr	r3, [r3, #20]
 80074be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074c6:	d102      	bne.n	80074ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1f2      	bne.n	80074b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80074ce:	4b10      	ldr	r3, [pc, #64]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074da:	d112      	bne.n	8007502 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e011      	b.n	8007504 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80074e0:	4b0b      	ldr	r3, [pc, #44]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074e6:	4a0a      	ldr	r2, [pc, #40]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80074f0:	e007      	b.n	8007502 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80074f2:	4b07      	ldr	r3, [pc, #28]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80074fa:	4a05      	ldr	r2, [pc, #20]	; (8007510 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007500:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr
 8007510:	40007000 	.word	0x40007000
 8007514:	20000008 	.word	0x20000008
 8007518:	431bde83 	.word	0x431bde83

0800751c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800751c:	b480      	push	{r7}
 800751e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007520:	4b05      	ldr	r3, [pc, #20]	; (8007538 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	4a04      	ldr	r2, [pc, #16]	; (8007538 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007526:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800752a:	6093      	str	r3, [r2, #8]
}
 800752c:	bf00      	nop
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	40007000 	.word	0x40007000

0800753c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d101      	bne.n	800754e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	e308      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d075      	beq.n	8007646 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800755a:	4ba3      	ldr	r3, [pc, #652]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f003 030c 	and.w	r3, r3, #12
 8007562:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007564:	4ba0      	ldr	r3, [pc, #640]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f003 0303 	and.w	r3, r3, #3
 800756c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	2b0c      	cmp	r3, #12
 8007572:	d102      	bne.n	800757a <HAL_RCC_OscConfig+0x3e>
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2b03      	cmp	r3, #3
 8007578:	d002      	beq.n	8007580 <HAL_RCC_OscConfig+0x44>
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	2b08      	cmp	r3, #8
 800757e:	d10b      	bne.n	8007598 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007580:	4b99      	ldr	r3, [pc, #612]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d05b      	beq.n	8007644 <HAL_RCC_OscConfig+0x108>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d157      	bne.n	8007644 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e2e3      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075a0:	d106      	bne.n	80075b0 <HAL_RCC_OscConfig+0x74>
 80075a2:	4b91      	ldr	r3, [pc, #580]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a90      	ldr	r2, [pc, #576]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075ac:	6013      	str	r3, [r2, #0]
 80075ae:	e01d      	b.n	80075ec <HAL_RCC_OscConfig+0xb0>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075b8:	d10c      	bne.n	80075d4 <HAL_RCC_OscConfig+0x98>
 80075ba:	4b8b      	ldr	r3, [pc, #556]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a8a      	ldr	r2, [pc, #552]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	4b88      	ldr	r3, [pc, #544]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a87      	ldr	r2, [pc, #540]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075d0:	6013      	str	r3, [r2, #0]
 80075d2:	e00b      	b.n	80075ec <HAL_RCC_OscConfig+0xb0>
 80075d4:	4b84      	ldr	r3, [pc, #528]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a83      	ldr	r2, [pc, #524]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075de:	6013      	str	r3, [r2, #0]
 80075e0:	4b81      	ldr	r3, [pc, #516]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a80      	ldr	r2, [pc, #512]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80075e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d013      	beq.n	800761c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f4:	f7fd f912 	bl	800481c <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075fa:	e008      	b.n	800760e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075fc:	f7fd f90e 	bl	800481c <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	2b64      	cmp	r3, #100	; 0x64
 8007608:	d901      	bls.n	800760e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e2a8      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800760e:	4b76      	ldr	r3, [pc, #472]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0f0      	beq.n	80075fc <HAL_RCC_OscConfig+0xc0>
 800761a:	e014      	b.n	8007646 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761c:	f7fd f8fe 	bl	800481c <HAL_GetTick>
 8007620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007624:	f7fd f8fa 	bl	800481c <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b64      	cmp	r3, #100	; 0x64
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e294      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007636:	4b6c      	ldr	r3, [pc, #432]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1f0      	bne.n	8007624 <HAL_RCC_OscConfig+0xe8>
 8007642:	e000      	b.n	8007646 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b00      	cmp	r3, #0
 8007650:	d075      	beq.n	800773e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007652:	4b65      	ldr	r3, [pc, #404]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	f003 030c 	and.w	r3, r3, #12
 800765a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800765c:	4b62      	ldr	r3, [pc, #392]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	f003 0303 	and.w	r3, r3, #3
 8007664:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	2b0c      	cmp	r3, #12
 800766a:	d102      	bne.n	8007672 <HAL_RCC_OscConfig+0x136>
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2b02      	cmp	r3, #2
 8007670:	d002      	beq.n	8007678 <HAL_RCC_OscConfig+0x13c>
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	2b04      	cmp	r3, #4
 8007676:	d11f      	bne.n	80076b8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007678:	4b5b      	ldr	r3, [pc, #364]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007680:	2b00      	cmp	r3, #0
 8007682:	d005      	beq.n	8007690 <HAL_RCC_OscConfig+0x154>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e267      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007690:	4b55      	ldr	r3, [pc, #340]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	691b      	ldr	r3, [r3, #16]
 800769c:	061b      	lsls	r3, r3, #24
 800769e:	4952      	ldr	r1, [pc, #328]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80076a4:	4b51      	ldr	r3, [pc, #324]	; (80077ec <HAL_RCC_OscConfig+0x2b0>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7fd f86b 	bl	8004784 <HAL_InitTick>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d043      	beq.n	800773c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e253      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d023      	beq.n	8007708 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076c0:	4b49      	ldr	r3, [pc, #292]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a48      	ldr	r2, [pc, #288]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80076c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076cc:	f7fd f8a6 	bl	800481c <HAL_GetTick>
 80076d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076d2:	e008      	b.n	80076e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076d4:	f7fd f8a2 	bl	800481c <HAL_GetTick>
 80076d8:	4602      	mov	r2, r0
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	1ad3      	subs	r3, r2, r3
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d901      	bls.n	80076e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	e23c      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076e6:	4b40      	ldr	r3, [pc, #256]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d0f0      	beq.n	80076d4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076f2:	4b3d      	ldr	r3, [pc, #244]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	061b      	lsls	r3, r3, #24
 8007700:	4939      	ldr	r1, [pc, #228]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007702:	4313      	orrs	r3, r2
 8007704:	604b      	str	r3, [r1, #4]
 8007706:	e01a      	b.n	800773e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007708:	4b37      	ldr	r3, [pc, #220]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a36      	ldr	r2, [pc, #216]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800770e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007714:	f7fd f882 	bl	800481c <HAL_GetTick>
 8007718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800771a:	e008      	b.n	800772e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800771c:	f7fd f87e 	bl	800481c <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b02      	cmp	r3, #2
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e218      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800772e:	4b2e      	ldr	r3, [pc, #184]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1f0      	bne.n	800771c <HAL_RCC_OscConfig+0x1e0>
 800773a:	e000      	b.n	800773e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800773c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 0308 	and.w	r3, r3, #8
 8007746:	2b00      	cmp	r3, #0
 8007748:	d03c      	beq.n	80077c4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d01c      	beq.n	800778c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007752:	4b25      	ldr	r3, [pc, #148]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007754:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007758:	4a23      	ldr	r2, [pc, #140]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800775a:	f043 0301 	orr.w	r3, r3, #1
 800775e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007762:	f7fd f85b 	bl	800481c <HAL_GetTick>
 8007766:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007768:	e008      	b.n	800777c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800776a:	f7fd f857 	bl	800481c <HAL_GetTick>
 800776e:	4602      	mov	r2, r0
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b02      	cmp	r3, #2
 8007776:	d901      	bls.n	800777c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e1f1      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800777c:	4b1a      	ldr	r3, [pc, #104]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800777e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0ef      	beq.n	800776a <HAL_RCC_OscConfig+0x22e>
 800778a:	e01b      	b.n	80077c4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800778c:	4b16      	ldr	r3, [pc, #88]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 800778e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007792:	4a15      	ldr	r2, [pc, #84]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 8007794:	f023 0301 	bic.w	r3, r3, #1
 8007798:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800779c:	f7fd f83e 	bl	800481c <HAL_GetTick>
 80077a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80077a2:	e008      	b.n	80077b6 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077a4:	f7fd f83a 	bl	800481c <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d901      	bls.n	80077b6 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	e1d4      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80077b6:	4b0c      	ldr	r3, [pc, #48]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80077b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1ef      	bne.n	80077a4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 80ab 	beq.w	8007928 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077d2:	2300      	movs	r3, #0
 80077d4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80077d6:	4b04      	ldr	r3, [pc, #16]	; (80077e8 <HAL_RCC_OscConfig+0x2ac>)
 80077d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d106      	bne.n	80077f0 <HAL_RCC_OscConfig+0x2b4>
 80077e2:	2301      	movs	r3, #1
 80077e4:	e005      	b.n	80077f2 <HAL_RCC_OscConfig+0x2b6>
 80077e6:	bf00      	nop
 80077e8:	40021000 	.word	0x40021000
 80077ec:	2000000c 	.word	0x2000000c
 80077f0:	2300      	movs	r3, #0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00d      	beq.n	8007812 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077f6:	4baf      	ldr	r3, [pc, #700]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80077f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077fa:	4aae      	ldr	r2, [pc, #696]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80077fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007800:	6593      	str	r3, [r2, #88]	; 0x58
 8007802:	4bac      	ldr	r3, [pc, #688]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800780a:	60fb      	str	r3, [r7, #12]
 800780c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800780e:	2301      	movs	r3, #1
 8007810:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007812:	4ba9      	ldr	r3, [pc, #676]	; (8007ab8 <HAL_RCC_OscConfig+0x57c>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800781a:	2b00      	cmp	r3, #0
 800781c:	d118      	bne.n	8007850 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800781e:	4ba6      	ldr	r3, [pc, #664]	; (8007ab8 <HAL_RCC_OscConfig+0x57c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4aa5      	ldr	r2, [pc, #660]	; (8007ab8 <HAL_RCC_OscConfig+0x57c>)
 8007824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800782a:	f7fc fff7 	bl	800481c <HAL_GetTick>
 800782e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007830:	e008      	b.n	8007844 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007832:	f7fc fff3 	bl	800481c <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	2b02      	cmp	r3, #2
 800783e:	d901      	bls.n	8007844 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e18d      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007844:	4b9c      	ldr	r3, [pc, #624]	; (8007ab8 <HAL_RCC_OscConfig+0x57c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0f0      	beq.n	8007832 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d108      	bne.n	800786a <HAL_RCC_OscConfig+0x32e>
 8007858:	4b96      	ldr	r3, [pc, #600]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800785a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800785e:	4a95      	ldr	r2, [pc, #596]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007860:	f043 0301 	orr.w	r3, r3, #1
 8007864:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007868:	e024      	b.n	80078b4 <HAL_RCC_OscConfig+0x378>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	2b05      	cmp	r3, #5
 8007870:	d110      	bne.n	8007894 <HAL_RCC_OscConfig+0x358>
 8007872:	4b90      	ldr	r3, [pc, #576]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007878:	4a8e      	ldr	r2, [pc, #568]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800787a:	f043 0304 	orr.w	r3, r3, #4
 800787e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007882:	4b8c      	ldr	r3, [pc, #560]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007888:	4a8a      	ldr	r2, [pc, #552]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007892:	e00f      	b.n	80078b4 <HAL_RCC_OscConfig+0x378>
 8007894:	4b87      	ldr	r3, [pc, #540]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800789a:	4a86      	ldr	r2, [pc, #536]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800789c:	f023 0301 	bic.w	r3, r3, #1
 80078a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80078a4:	4b83      	ldr	r3, [pc, #524]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80078a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078aa:	4a82      	ldr	r2, [pc, #520]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80078ac:	f023 0304 	bic.w	r3, r3, #4
 80078b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d016      	beq.n	80078ea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078bc:	f7fc ffae 	bl	800481c <HAL_GetTick>
 80078c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078c2:	e00a      	b.n	80078da <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078c4:	f7fc ffaa 	bl	800481c <HAL_GetTick>
 80078c8:	4602      	mov	r2, r0
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	1ad3      	subs	r3, r2, r3
 80078ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d901      	bls.n	80078da <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e142      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078da:	4b76      	ldr	r3, [pc, #472]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80078dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0ed      	beq.n	80078c4 <HAL_RCC_OscConfig+0x388>
 80078e8:	e015      	b.n	8007916 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ea:	f7fc ff97 	bl	800481c <HAL_GetTick>
 80078ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078f0:	e00a      	b.n	8007908 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078f2:	f7fc ff93 	bl	800481c <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007900:	4293      	cmp	r3, r2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e12b      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007908:	4b6a      	ldr	r3, [pc, #424]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800790a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1ed      	bne.n	80078f2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007916:	7ffb      	ldrb	r3, [r7, #31]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d105      	bne.n	8007928 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800791c:	4b65      	ldr	r3, [pc, #404]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800791e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007920:	4a64      	ldr	r2, [pc, #400]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007926:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 0320 	and.w	r3, r3, #32
 8007930:	2b00      	cmp	r3, #0
 8007932:	d03c      	beq.n	80079ae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d01c      	beq.n	8007976 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800793c:	4b5d      	ldr	r3, [pc, #372]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800793e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007942:	4a5c      	ldr	r2, [pc, #368]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007944:	f043 0301 	orr.w	r3, r3, #1
 8007948:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800794c:	f7fc ff66 	bl	800481c <HAL_GetTick>
 8007950:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007952:	e008      	b.n	8007966 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007954:	f7fc ff62 	bl	800481c <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	2b02      	cmp	r3, #2
 8007960:	d901      	bls.n	8007966 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e0fc      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007966:	4b53      	ldr	r3, [pc, #332]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007968:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800796c:	f003 0302 	and.w	r3, r3, #2
 8007970:	2b00      	cmp	r3, #0
 8007972:	d0ef      	beq.n	8007954 <HAL_RCC_OscConfig+0x418>
 8007974:	e01b      	b.n	80079ae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007976:	4b4f      	ldr	r3, [pc, #316]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007978:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800797c:	4a4d      	ldr	r2, [pc, #308]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 800797e:	f023 0301 	bic.w	r3, r3, #1
 8007982:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007986:	f7fc ff49 	bl	800481c <HAL_GetTick>
 800798a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800798c:	e008      	b.n	80079a0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800798e:	f7fc ff45 	bl	800481c <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	2b02      	cmp	r3, #2
 800799a:	d901      	bls.n	80079a0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e0df      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80079a0:	4b44      	ldr	r3, [pc, #272]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80079a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80079a6:	f003 0302 	and.w	r3, r3, #2
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1ef      	bne.n	800798e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f000 80d3 	beq.w	8007b5e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80079b8:	4b3e      	ldr	r3, [pc, #248]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	f003 030c 	and.w	r3, r3, #12
 80079c0:	2b0c      	cmp	r3, #12
 80079c2:	f000 808d 	beq.w	8007ae0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	69db      	ldr	r3, [r3, #28]
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d15a      	bne.n	8007a84 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ce:	4b39      	ldr	r3, [pc, #228]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a38      	ldr	r2, [pc, #224]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80079d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079da:	f7fc ff1f 	bl	800481c <HAL_GetTick>
 80079de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079e0:	e008      	b.n	80079f4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079e2:	f7fc ff1b 	bl	800481c <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d901      	bls.n	80079f4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80079f0:	2303      	movs	r3, #3
 80079f2:	e0b5      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079f4:	4b2f      	ldr	r3, [pc, #188]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1f0      	bne.n	80079e2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a00:	4b2c      	ldr	r3, [pc, #176]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a02:	68da      	ldr	r2, [r3, #12]
 8007a04:	4b2d      	ldr	r3, [pc, #180]	; (8007abc <HAL_RCC_OscConfig+0x580>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6a11      	ldr	r1, [r2, #32]
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a10:	3a01      	subs	r2, #1
 8007a12:	0112      	lsls	r2, r2, #4
 8007a14:	4311      	orrs	r1, r2
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007a1a:	0212      	lsls	r2, r2, #8
 8007a1c:	4311      	orrs	r1, r2
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007a22:	0852      	lsrs	r2, r2, #1
 8007a24:	3a01      	subs	r2, #1
 8007a26:	0552      	lsls	r2, r2, #21
 8007a28:	4311      	orrs	r1, r2
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a2e:	0852      	lsrs	r2, r2, #1
 8007a30:	3a01      	subs	r2, #1
 8007a32:	0652      	lsls	r2, r2, #25
 8007a34:	4311      	orrs	r1, r2
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007a3a:	06d2      	lsls	r2, r2, #27
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	491d      	ldr	r1, [pc, #116]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a40:	4313      	orrs	r3, r2
 8007a42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a44:	4b1b      	ldr	r3, [pc, #108]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a1a      	ldr	r2, [pc, #104]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a50:	4b18      	ldr	r3, [pc, #96]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	4a17      	ldr	r2, [pc, #92]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a5c:	f7fc fede 	bl	800481c <HAL_GetTick>
 8007a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a62:	e008      	b.n	8007a76 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a64:	f7fc feda 	bl	800481c <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d901      	bls.n	8007a76 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e074      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a76:	4b0f      	ldr	r3, [pc, #60]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d0f0      	beq.n	8007a64 <HAL_RCC_OscConfig+0x528>
 8007a82:	e06c      	b.n	8007b5e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a84:	4b0b      	ldr	r3, [pc, #44]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a0a      	ldr	r2, [pc, #40]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a8e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007a90:	4b08      	ldr	r3, [pc, #32]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	4a07      	ldr	r2, [pc, #28]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a96:	f023 0303 	bic.w	r3, r3, #3
 8007a9a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007a9c:	4b05      	ldr	r3, [pc, #20]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	4a04      	ldr	r2, [pc, #16]	; (8007ab4 <HAL_RCC_OscConfig+0x578>)
 8007aa2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007aaa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aac:	f7fc feb6 	bl	800481c <HAL_GetTick>
 8007ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ab2:	e00e      	b.n	8007ad2 <HAL_RCC_OscConfig+0x596>
 8007ab4:	40021000 	.word	0x40021000
 8007ab8:	40007000 	.word	0x40007000
 8007abc:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ac0:	f7fc feac 	bl	800481c <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e046      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ad2:	4b25      	ldr	r3, [pc, #148]	; (8007b68 <HAL_RCC_OscConfig+0x62c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1f0      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x584>
 8007ade:	e03e      	b.n	8007b5e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d101      	bne.n	8007aec <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e039      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007aec:	4b1e      	ldr	r3, [pc, #120]	; (8007b68 <HAL_RCC_OscConfig+0x62c>)
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f003 0203 	and.w	r2, r3, #3
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a1b      	ldr	r3, [r3, #32]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d12c      	bne.n	8007b5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d123      	bne.n	8007b5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d11b      	bne.n	8007b5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d113      	bne.n	8007b5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b3c:	085b      	lsrs	r3, r3, #1
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d109      	bne.n	8007b5a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b50:	085b      	lsrs	r3, r3, #1
 8007b52:	3b01      	subs	r3, #1
 8007b54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d001      	beq.n	8007b5e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e000      	b.n	8007b60 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3720      	adds	r7, #32
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	40021000 	.word	0x40021000

08007b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b086      	sub	sp, #24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007b76:	2300      	movs	r3, #0
 8007b78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e11e      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b84:	4b91      	ldr	r3, [pc, #580]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 030f 	and.w	r3, r3, #15
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d910      	bls.n	8007bb4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b92:	4b8e      	ldr	r3, [pc, #568]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f023 020f 	bic.w	r2, r3, #15
 8007b9a:	498c      	ldr	r1, [pc, #560]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ba2:	4b8a      	ldr	r3, [pc, #552]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d001      	beq.n	8007bb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e106      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 0301 	and.w	r3, r3, #1
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d073      	beq.n	8007ca8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	2b03      	cmp	r3, #3
 8007bc6:	d129      	bne.n	8007c1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bc8:	4b81      	ldr	r3, [pc, #516]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e0f4      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007bd8:	f000 f99e 	bl	8007f18 <RCC_GetSysClockFreqFromPLLSource>
 8007bdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	4a7c      	ldr	r2, [pc, #496]	; (8007dd4 <HAL_RCC_ClockConfig+0x268>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d93f      	bls.n	8007c66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007be6:	4b7a      	ldr	r3, [pc, #488]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d009      	beq.n	8007c06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d033      	beq.n	8007c66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d12f      	bne.n	8007c66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c06:	4b72      	ldr	r3, [pc, #456]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c0e:	4a70      	ldr	r2, [pc, #448]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007c16:	2380      	movs	r3, #128	; 0x80
 8007c18:	617b      	str	r3, [r7, #20]
 8007c1a:	e024      	b.n	8007c66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d107      	bne.n	8007c34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c24:	4b6a      	ldr	r3, [pc, #424]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d109      	bne.n	8007c44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e0c6      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c34:	4b66      	ldr	r3, [pc, #408]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e0be      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007c44:	f000 f8ce 	bl	8007de4 <HAL_RCC_GetSysClockFreq>
 8007c48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	4a61      	ldr	r2, [pc, #388]	; (8007dd4 <HAL_RCC_ClockConfig+0x268>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d909      	bls.n	8007c66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c52:	4b5f      	ldr	r3, [pc, #380]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c5a:	4a5d      	ldr	r2, [pc, #372]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007c62:	2380      	movs	r3, #128	; 0x80
 8007c64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c66:	4b5a      	ldr	r3, [pc, #360]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f023 0203 	bic.w	r2, r3, #3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	4957      	ldr	r1, [pc, #348]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c78:	f7fc fdd0 	bl	800481c <HAL_GetTick>
 8007c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c7e:	e00a      	b.n	8007c96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c80:	f7fc fdcc 	bl	800481c <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d901      	bls.n	8007c96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e095      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c96:	4b4e      	ldr	r3, [pc, #312]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f003 020c 	and.w	r2, r3, #12
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d1eb      	bne.n	8007c80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 0302 	and.w	r3, r3, #2
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d023      	beq.n	8007cfc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 0304 	and.w	r3, r3, #4
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d005      	beq.n	8007ccc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cc0:	4b43      	ldr	r3, [pc, #268]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	4a42      	ldr	r2, [pc, #264]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007cc6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007cca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0308 	and.w	r3, r3, #8
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d007      	beq.n	8007ce8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007cd8:	4b3d      	ldr	r3, [pc, #244]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007ce0:	4a3b      	ldr	r2, [pc, #236]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007ce2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007ce6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ce8:	4b39      	ldr	r3, [pc, #228]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	4936      	ldr	r1, [pc, #216]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	608b      	str	r3, [r1, #8]
 8007cfa:	e008      	b.n	8007d0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	2b80      	cmp	r3, #128	; 0x80
 8007d00:	d105      	bne.n	8007d0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007d02:	4b33      	ldr	r3, [pc, #204]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	4a32      	ldr	r2, [pc, #200]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d0e:	4b2f      	ldr	r3, [pc, #188]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d21d      	bcs.n	8007d58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d1c:	4b2b      	ldr	r3, [pc, #172]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f023 020f 	bic.w	r2, r3, #15
 8007d24:	4929      	ldr	r1, [pc, #164]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007d2c:	f7fc fd76 	bl	800481c <HAL_GetTick>
 8007d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d32:	e00a      	b.n	8007d4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d34:	f7fc fd72 	bl	800481c <HAL_GetTick>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d901      	bls.n	8007d4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007d46:	2303      	movs	r3, #3
 8007d48:	e03b      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d4a:	4b20      	ldr	r3, [pc, #128]	; (8007dcc <HAL_RCC_ClockConfig+0x260>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 030f 	and.w	r3, r3, #15
 8007d52:	683a      	ldr	r2, [r7, #0]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d1ed      	bne.n	8007d34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d008      	beq.n	8007d76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d64:	4b1a      	ldr	r3, [pc, #104]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	4917      	ldr	r1, [pc, #92]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d72:	4313      	orrs	r3, r2
 8007d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 0308 	and.w	r3, r3, #8
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d009      	beq.n	8007d96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d82:	4b13      	ldr	r3, [pc, #76]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	490f      	ldr	r1, [pc, #60]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d92:	4313      	orrs	r3, r2
 8007d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007d96:	f000 f825 	bl	8007de4 <HAL_RCC_GetSysClockFreq>
 8007d9a:	4601      	mov	r1, r0
 8007d9c:	4b0c      	ldr	r3, [pc, #48]	; (8007dd0 <HAL_RCC_ClockConfig+0x264>)
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	091b      	lsrs	r3, r3, #4
 8007da2:	f003 030f 	and.w	r3, r3, #15
 8007da6:	4a0c      	ldr	r2, [pc, #48]	; (8007dd8 <HAL_RCC_ClockConfig+0x26c>)
 8007da8:	5cd3      	ldrb	r3, [r2, r3]
 8007daa:	f003 031f 	and.w	r3, r3, #31
 8007dae:	fa21 f303 	lsr.w	r3, r1, r3
 8007db2:	4a0a      	ldr	r2, [pc, #40]	; (8007ddc <HAL_RCC_ClockConfig+0x270>)
 8007db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007db6:	4b0a      	ldr	r3, [pc, #40]	; (8007de0 <HAL_RCC_ClockConfig+0x274>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7fc fce2 	bl	8004784 <HAL_InitTick>
 8007dc0:	4603      	mov	r3, r0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3718      	adds	r7, #24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	40022000 	.word	0x40022000
 8007dd0:	40021000 	.word	0x40021000
 8007dd4:	04c4b400 	.word	0x04c4b400
 8007dd8:	0800afd8 	.word	0x0800afd8
 8007ddc:	20000008 	.word	0x20000008
 8007de0:	2000000c 	.word	0x2000000c

08007de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b087      	sub	sp, #28
 8007de8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007dea:	4b2c      	ldr	r3, [pc, #176]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f003 030c 	and.w	r3, r3, #12
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d102      	bne.n	8007dfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007df6:	4b2a      	ldr	r3, [pc, #168]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007df8:	613b      	str	r3, [r7, #16]
 8007dfa:	e047      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007dfc:	4b27      	ldr	r3, [pc, #156]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f003 030c 	and.w	r3, r3, #12
 8007e04:	2b08      	cmp	r3, #8
 8007e06:	d102      	bne.n	8007e0e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007e08:	4b26      	ldr	r3, [pc, #152]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e0a:	613b      	str	r3, [r7, #16]
 8007e0c:	e03e      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007e0e:	4b23      	ldr	r3, [pc, #140]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f003 030c 	and.w	r3, r3, #12
 8007e16:	2b0c      	cmp	r3, #12
 8007e18:	d136      	bne.n	8007e88 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007e1a:	4b20      	ldr	r3, [pc, #128]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	f003 0303 	and.w	r3, r3, #3
 8007e22:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007e24:	4b1d      	ldr	r3, [pc, #116]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	091b      	lsrs	r3, r3, #4
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	3301      	adds	r3, #1
 8007e30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2b03      	cmp	r3, #3
 8007e36:	d10c      	bne.n	8007e52 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e38:	4a1a      	ldr	r2, [pc, #104]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e40:	4a16      	ldr	r2, [pc, #88]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e42:	68d2      	ldr	r2, [r2, #12]
 8007e44:	0a12      	lsrs	r2, r2, #8
 8007e46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e4a:	fb02 f303 	mul.w	r3, r2, r3
 8007e4e:	617b      	str	r3, [r7, #20]
      break;
 8007e50:	e00c      	b.n	8007e6c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e52:	4a13      	ldr	r2, [pc, #76]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e5a:	4a10      	ldr	r2, [pc, #64]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e5c:	68d2      	ldr	r2, [r2, #12]
 8007e5e:	0a12      	lsrs	r2, r2, #8
 8007e60:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e64:	fb02 f303 	mul.w	r3, r2, r3
 8007e68:	617b      	str	r3, [r7, #20]
      break;
 8007e6a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007e6c:	4b0b      	ldr	r3, [pc, #44]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	0e5b      	lsrs	r3, r3, #25
 8007e72:	f003 0303 	and.w	r3, r3, #3
 8007e76:	3301      	adds	r3, #1
 8007e78:	005b      	lsls	r3, r3, #1
 8007e7a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007e7c:	697a      	ldr	r2, [r7, #20]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e84:	613b      	str	r3, [r7, #16]
 8007e86:	e001      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007e8c:	693b      	ldr	r3, [r7, #16]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	371c      	adds	r7, #28
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	40021000 	.word	0x40021000
 8007ea0:	00f42400 	.word	0x00f42400
 8007ea4:	007a1200 	.word	0x007a1200

08007ea8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007eac:	4b03      	ldr	r3, [pc, #12]	; (8007ebc <HAL_RCC_GetHCLKFreq+0x14>)
 8007eae:	681b      	ldr	r3, [r3, #0]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	20000008 	.word	0x20000008

08007ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007ec4:	f7ff fff0 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8007ec8:	4601      	mov	r1, r0
 8007eca:	4b06      	ldr	r3, [pc, #24]	; (8007ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	0a1b      	lsrs	r3, r3, #8
 8007ed0:	f003 0307 	and.w	r3, r3, #7
 8007ed4:	4a04      	ldr	r2, [pc, #16]	; (8007ee8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ed6:	5cd3      	ldrb	r3, [r2, r3]
 8007ed8:	f003 031f 	and.w	r3, r3, #31
 8007edc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	40021000 	.word	0x40021000
 8007ee8:	0800afe8 	.word	0x0800afe8

08007eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007ef0:	f7ff ffda 	bl	8007ea8 <HAL_RCC_GetHCLKFreq>
 8007ef4:	4601      	mov	r1, r0
 8007ef6:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	0adb      	lsrs	r3, r3, #11
 8007efc:	f003 0307 	and.w	r3, r3, #7
 8007f00:	4a04      	ldr	r2, [pc, #16]	; (8007f14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007f02:	5cd3      	ldrb	r3, [r2, r3]
 8007f04:	f003 031f 	and.w	r3, r3, #31
 8007f08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	40021000 	.word	0x40021000
 8007f14:	0800afe8 	.word	0x0800afe8

08007f18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b087      	sub	sp, #28
 8007f1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f1e:	4b1e      	ldr	r3, [pc, #120]	; (8007f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	f003 0303 	and.w	r3, r3, #3
 8007f26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f28:	4b1b      	ldr	r3, [pc, #108]	; (8007f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	091b      	lsrs	r3, r3, #4
 8007f2e:	f003 030f 	and.w	r3, r3, #15
 8007f32:	3301      	adds	r3, #1
 8007f34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	2b03      	cmp	r3, #3
 8007f3a:	d10c      	bne.n	8007f56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f3c:	4a17      	ldr	r2, [pc, #92]	; (8007f9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f44:	4a14      	ldr	r2, [pc, #80]	; (8007f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f46:	68d2      	ldr	r2, [r2, #12]
 8007f48:	0a12      	lsrs	r2, r2, #8
 8007f4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007f4e:	fb02 f303 	mul.w	r3, r2, r3
 8007f52:	617b      	str	r3, [r7, #20]
    break;
 8007f54:	e00c      	b.n	8007f70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f56:	4a12      	ldr	r2, [pc, #72]	; (8007fa0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f5e:	4a0e      	ldr	r2, [pc, #56]	; (8007f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f60:	68d2      	ldr	r2, [r2, #12]
 8007f62:	0a12      	lsrs	r2, r2, #8
 8007f64:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007f68:	fb02 f303 	mul.w	r3, r2, r3
 8007f6c:	617b      	str	r3, [r7, #20]
    break;
 8007f6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f70:	4b09      	ldr	r3, [pc, #36]	; (8007f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	0e5b      	lsrs	r3, r3, #25
 8007f76:	f003 0303 	and.w	r3, r3, #3
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	005b      	lsls	r3, r3, #1
 8007f7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007f8a:	687b      	ldr	r3, [r7, #4]
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr
 8007f98:	40021000 	.word	0x40021000
 8007f9c:	007a1200 	.word	0x007a1200
 8007fa0:	00f42400 	.word	0x00f42400

08007fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b086      	sub	sp, #24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007fac:	2300      	movs	r3, #0
 8007fae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f000 8098 	beq.w	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fc6:	4b43      	ldr	r3, [pc, #268]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10d      	bne.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fd2:	4b40      	ldr	r3, [pc, #256]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fd6:	4a3f      	ldr	r2, [pc, #252]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fdc:	6593      	str	r3, [r2, #88]	; 0x58
 8007fde:	4b3d      	ldr	r3, [pc, #244]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fe6:	60bb      	str	r3, [r7, #8]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fea:	2301      	movs	r3, #1
 8007fec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007fee:	4b3a      	ldr	r3, [pc, #232]	; (80080d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a39      	ldr	r2, [pc, #228]	; (80080d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ff8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007ffa:	f7fc fc0f 	bl	800481c <HAL_GetTick>
 8007ffe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008000:	e009      	b.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008002:	f7fc fc0b 	bl	800481c <HAL_GetTick>
 8008006:	4602      	mov	r2, r0
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	2b02      	cmp	r3, #2
 800800e:	d902      	bls.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	74fb      	strb	r3, [r7, #19]
        break;
 8008014:	e005      	b.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008016:	4b30      	ldr	r3, [pc, #192]	; (80080d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800801e:	2b00      	cmp	r3, #0
 8008020:	d0ef      	beq.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008022:	7cfb      	ldrb	r3, [r7, #19]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d159      	bne.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008028:	4b2a      	ldr	r3, [pc, #168]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800802a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800802e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008032:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d01e      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	429a      	cmp	r2, r3
 8008042:	d019      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008044:	4b23      	ldr	r3, [pc, #140]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800804a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800804e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008050:	4b20      	ldr	r3, [pc, #128]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008056:	4a1f      	ldr	r2, [pc, #124]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800805c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008060:	4b1c      	ldr	r3, [pc, #112]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008066:	4a1b      	ldr	r2, [pc, #108]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800806c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008070:	4a18      	ldr	r2, [pc, #96]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d016      	beq.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008082:	f7fc fbcb 	bl	800481c <HAL_GetTick>
 8008086:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008088:	e00b      	b.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800808a:	f7fc fbc7 	bl	800481c <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	f241 3288 	movw	r2, #5000	; 0x1388
 8008098:	4293      	cmp	r3, r2
 800809a:	d902      	bls.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800809c:	2303      	movs	r3, #3
 800809e:	74fb      	strb	r3, [r7, #19]
            break;
 80080a0:	e006      	b.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080a2:	4b0c      	ldr	r3, [pc, #48]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080a8:	f003 0302 	and.w	r3, r3, #2
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d0ec      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80080b0:	7cfb      	ldrb	r3, [r7, #19]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10b      	bne.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80080b6:	4b07      	ldr	r3, [pc, #28]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c4:	4903      	ldr	r1, [pc, #12]	; (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80080cc:	e008      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80080ce:	7cfb      	ldrb	r3, [r7, #19]
 80080d0:	74bb      	strb	r3, [r7, #18]
 80080d2:	e005      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80080d4:	40021000 	.word	0x40021000
 80080d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080dc:	7cfb      	ldrb	r3, [r7, #19]
 80080de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080e0:	7c7b      	ldrb	r3, [r7, #17]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d105      	bne.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080e6:	4ba6      	ldr	r3, [pc, #664]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080ea:	4aa5      	ldr	r2, [pc, #660]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80080ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00a      	beq.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080fe:	4ba0      	ldr	r3, [pc, #640]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008104:	f023 0203 	bic.w	r2, r3, #3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	499c      	ldr	r1, [pc, #624]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800810e:	4313      	orrs	r3, r2
 8008110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 0302 	and.w	r3, r3, #2
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00a      	beq.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008120:	4b97      	ldr	r3, [pc, #604]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008126:	f023 020c 	bic.w	r2, r3, #12
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	4994      	ldr	r1, [pc, #592]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008130:	4313      	orrs	r3, r2
 8008132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0304 	and.w	r3, r3, #4
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00a      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008142:	4b8f      	ldr	r3, [pc, #572]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008148:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	498b      	ldr	r1, [pc, #556]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008152:	4313      	orrs	r3, r2
 8008154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00a      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008164:	4b86      	ldr	r3, [pc, #536]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800816a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	4983      	ldr	r1, [pc, #524]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008174:	4313      	orrs	r3, r2
 8008176:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 0320 	and.w	r3, r3, #32
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00a      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008186:	4b7e      	ldr	r3, [pc, #504]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800818c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	695b      	ldr	r3, [r3, #20]
 8008194:	497a      	ldr	r1, [pc, #488]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008196:	4313      	orrs	r3, r2
 8008198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00a      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081a8:	4b75      	ldr	r3, [pc, #468]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	4972      	ldr	r1, [pc, #456]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081b8:	4313      	orrs	r3, r2
 80081ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00a      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081ca:	4b6d      	ldr	r3, [pc, #436]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	69db      	ldr	r3, [r3, #28]
 80081d8:	4969      	ldr	r1, [pc, #420]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081da:	4313      	orrs	r3, r2
 80081dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00a      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80081ec:	4b64      	ldr	r3, [pc, #400]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a1b      	ldr	r3, [r3, #32]
 80081fa:	4961      	ldr	r1, [pc, #388]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081fc:	4313      	orrs	r3, r2
 80081fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00a      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800820e:	4b5c      	ldr	r3, [pc, #368]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008214:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800821c:	4958      	ldr	r1, [pc, #352]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800821e:	4313      	orrs	r3, r2
 8008220:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800822c:	2b00      	cmp	r3, #0
 800822e:	d015      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008230:	4b53      	ldr	r3, [pc, #332]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008236:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800823e:	4950      	ldr	r1, [pc, #320]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008240:	4313      	orrs	r3, r2
 8008242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800824a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800824e:	d105      	bne.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008250:	4b4b      	ldr	r3, [pc, #300]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	4a4a      	ldr	r2, [pc, #296]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008256:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800825a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008264:	2b00      	cmp	r3, #0
 8008266:	d015      	beq.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008268:	4b45      	ldr	r3, [pc, #276]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800826a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800826e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008276:	4942      	ldr	r1, [pc, #264]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008278:	4313      	orrs	r3, r2
 800827a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008286:	d105      	bne.n	8008294 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008288:	4b3d      	ldr	r3, [pc, #244]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	4a3c      	ldr	r2, [pc, #240]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800828e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008292:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800829c:	2b00      	cmp	r3, #0
 800829e:	d015      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082a0:	4b37      	ldr	r3, [pc, #220]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082a6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ae:	4934      	ldr	r1, [pc, #208]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082be:	d105      	bne.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082c0:	4b2f      	ldr	r3, [pc, #188]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	4a2e      	ldr	r2, [pc, #184]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082ca:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d015      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80082d8:	4b29      	ldr	r3, [pc, #164]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082e6:	4926      	ldr	r1, [pc, #152]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082f6:	d105      	bne.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082f8:	4b21      	ldr	r3, [pc, #132]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	4a20      	ldr	r2, [pc, #128]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008302:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d015      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008310:	4b1b      	ldr	r3, [pc, #108]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008316:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831e:	4918      	ldr	r1, [pc, #96]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008320:	4313      	orrs	r3, r2
 8008322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800832e:	d105      	bne.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008330:	4b13      	ldr	r3, [pc, #76]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	4a12      	ldr	r2, [pc, #72]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008336:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800833a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d015      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008348:	4b0d      	ldr	r3, [pc, #52]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800834a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800834e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008356:	490a      	ldr	r1, [pc, #40]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008358:	4313      	orrs	r3, r2
 800835a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008362:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008366:	d105      	bne.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008368:	4b05      	ldr	r3, [pc, #20]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	4a04      	ldr	r2, [pc, #16]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800836e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008372:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008374:	7cbb      	ldrb	r3, [r7, #18]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3718      	adds	r7, #24
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	40021000 	.word	0x40021000

08008384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e049      	b.n	800842a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800839c:	b2db      	uxtb	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d106      	bne.n	80083b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7fb fff6 	bl	800439c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2202      	movs	r2, #2
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	3304      	adds	r3, #4
 80083c0:	4619      	mov	r1, r3
 80083c2:	4610      	mov	r0, r2
 80083c4:	f000 fdd4 	bl	8008f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2201      	movs	r2, #1
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	3708      	adds	r7, #8
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
	...

08008434 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b01      	cmp	r3, #1
 8008446:	d001      	beq.n	800844c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e042      	b.n	80084d2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2202      	movs	r2, #2
 8008450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a21      	ldr	r2, [pc, #132]	; (80084e0 <HAL_TIM_Base_Start+0xac>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d018      	beq.n	8008490 <HAL_TIM_Base_Start+0x5c>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008466:	d013      	beq.n	8008490 <HAL_TIM_Base_Start+0x5c>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a1d      	ldr	r2, [pc, #116]	; (80084e4 <HAL_TIM_Base_Start+0xb0>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d00e      	beq.n	8008490 <HAL_TIM_Base_Start+0x5c>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a1c      	ldr	r2, [pc, #112]	; (80084e8 <HAL_TIM_Base_Start+0xb4>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d009      	beq.n	8008490 <HAL_TIM_Base_Start+0x5c>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a1a      	ldr	r2, [pc, #104]	; (80084ec <HAL_TIM_Base_Start+0xb8>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d004      	beq.n	8008490 <HAL_TIM_Base_Start+0x5c>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a19      	ldr	r2, [pc, #100]	; (80084f0 <HAL_TIM_Base_Start+0xbc>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d115      	bne.n	80084bc <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	4b17      	ldr	r3, [pc, #92]	; (80084f4 <HAL_TIM_Base_Start+0xc0>)
 8008498:	4013      	ands	r3, r2
 800849a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2b06      	cmp	r3, #6
 80084a0:	d015      	beq.n	80084ce <HAL_TIM_Base_Start+0x9a>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084a8:	d011      	beq.n	80084ce <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f042 0201 	orr.w	r2, r2, #1
 80084b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084ba:	e008      	b.n	80084ce <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f042 0201 	orr.w	r2, r2, #1
 80084ca:	601a      	str	r2, [r3, #0]
 80084cc:	e000      	b.n	80084d0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3714      	adds	r7, #20
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40012c00 	.word	0x40012c00
 80084e4:	40000400 	.word	0x40000400
 80084e8:	40000800 	.word	0x40000800
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40014000 	.word	0x40014000
 80084f4:	00010007 	.word	0x00010007

080084f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d101      	bne.n	800850a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e049      	b.n	800859e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b00      	cmp	r3, #0
 8008514:	d106      	bne.n	8008524 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f841 	bl	80085a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2202      	movs	r2, #2
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681a      	ldr	r2, [r3, #0]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	3304      	adds	r3, #4
 8008534:	4619      	mov	r1, r3
 8008536:	4610      	mov	r0, r2
 8008538:	f000 fd1a 	bl	8008f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b083      	sub	sp, #12
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80085ae:	bf00      	nop
 80085b0:	370c      	adds	r7, #12
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
	...

080085bc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d109      	bne.n	80085e0 <HAL_TIM_PWM_Start_IT+0x24>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	bf14      	ite	ne
 80085d8:	2301      	movne	r3, #1
 80085da:	2300      	moveq	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	e03c      	b.n	800865a <HAL_TIM_PWM_Start_IT+0x9e>
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	2b04      	cmp	r3, #4
 80085e4:	d109      	bne.n	80085fa <HAL_TIM_PWM_Start_IT+0x3e>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	bf14      	ite	ne
 80085f2:	2301      	movne	r3, #1
 80085f4:	2300      	moveq	r3, #0
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	e02f      	b.n	800865a <HAL_TIM_PWM_Start_IT+0x9e>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	2b08      	cmp	r3, #8
 80085fe:	d109      	bne.n	8008614 <HAL_TIM_PWM_Start_IT+0x58>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008606:	b2db      	uxtb	r3, r3
 8008608:	2b01      	cmp	r3, #1
 800860a:	bf14      	ite	ne
 800860c:	2301      	movne	r3, #1
 800860e:	2300      	moveq	r3, #0
 8008610:	b2db      	uxtb	r3, r3
 8008612:	e022      	b.n	800865a <HAL_TIM_PWM_Start_IT+0x9e>
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	2b0c      	cmp	r3, #12
 8008618:	d109      	bne.n	800862e <HAL_TIM_PWM_Start_IT+0x72>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008620:	b2db      	uxtb	r3, r3
 8008622:	2b01      	cmp	r3, #1
 8008624:	bf14      	ite	ne
 8008626:	2301      	movne	r3, #1
 8008628:	2300      	moveq	r3, #0
 800862a:	b2db      	uxtb	r3, r3
 800862c:	e015      	b.n	800865a <HAL_TIM_PWM_Start_IT+0x9e>
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2b10      	cmp	r3, #16
 8008632:	d109      	bne.n	8008648 <HAL_TIM_PWM_Start_IT+0x8c>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b01      	cmp	r3, #1
 800863e:	bf14      	ite	ne
 8008640:	2301      	movne	r3, #1
 8008642:	2300      	moveq	r3, #0
 8008644:	b2db      	uxtb	r3, r3
 8008646:	e008      	b.n	800865a <HAL_TIM_PWM_Start_IT+0x9e>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b01      	cmp	r3, #1
 8008652:	bf14      	ite	ne
 8008654:	2301      	movne	r3, #1
 8008656:	2300      	moveq	r3, #0
 8008658:	b2db      	uxtb	r3, r3
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e0dd      	b.n	800881e <HAL_TIM_PWM_Start_IT+0x262>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d104      	bne.n	8008672 <HAL_TIM_PWM_Start_IT+0xb6>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2202      	movs	r2, #2
 800866c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008670:	e023      	b.n	80086ba <HAL_TIM_PWM_Start_IT+0xfe>
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	2b04      	cmp	r3, #4
 8008676:	d104      	bne.n	8008682 <HAL_TIM_PWM_Start_IT+0xc6>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2202      	movs	r2, #2
 800867c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008680:	e01b      	b.n	80086ba <HAL_TIM_PWM_Start_IT+0xfe>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b08      	cmp	r3, #8
 8008686:	d104      	bne.n	8008692 <HAL_TIM_PWM_Start_IT+0xd6>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2202      	movs	r2, #2
 800868c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008690:	e013      	b.n	80086ba <HAL_TIM_PWM_Start_IT+0xfe>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b0c      	cmp	r3, #12
 8008696:	d104      	bne.n	80086a2 <HAL_TIM_PWM_Start_IT+0xe6>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2202      	movs	r2, #2
 800869c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086a0:	e00b      	b.n	80086ba <HAL_TIM_PWM_Start_IT+0xfe>
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	2b10      	cmp	r3, #16
 80086a6:	d104      	bne.n	80086b2 <HAL_TIM_PWM_Start_IT+0xf6>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2202      	movs	r2, #2
 80086ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086b0:	e003      	b.n	80086ba <HAL_TIM_PWM_Start_IT+0xfe>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2202      	movs	r2, #2
 80086b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b0c      	cmp	r3, #12
 80086be:	d841      	bhi.n	8008744 <HAL_TIM_PWM_Start_IT+0x188>
 80086c0:	a201      	add	r2, pc, #4	; (adr r2, 80086c8 <HAL_TIM_PWM_Start_IT+0x10c>)
 80086c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c6:	bf00      	nop
 80086c8:	080086fd 	.word	0x080086fd
 80086cc:	08008745 	.word	0x08008745
 80086d0:	08008745 	.word	0x08008745
 80086d4:	08008745 	.word	0x08008745
 80086d8:	0800870f 	.word	0x0800870f
 80086dc:	08008745 	.word	0x08008745
 80086e0:	08008745 	.word	0x08008745
 80086e4:	08008745 	.word	0x08008745
 80086e8:	08008721 	.word	0x08008721
 80086ec:	08008745 	.word	0x08008745
 80086f0:	08008745 	.word	0x08008745
 80086f4:	08008745 	.word	0x08008745
 80086f8:	08008733 	.word	0x08008733
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68da      	ldr	r2, [r3, #12]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f042 0202 	orr.w	r2, r2, #2
 800870a:	60da      	str	r2, [r3, #12]
      break;
 800870c:	e01b      	b.n	8008746 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68da      	ldr	r2, [r3, #12]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f042 0204 	orr.w	r2, r2, #4
 800871c:	60da      	str	r2, [r3, #12]
      break;
 800871e:	e012      	b.n	8008746 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	68da      	ldr	r2, [r3, #12]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f042 0208 	orr.w	r2, r2, #8
 800872e:	60da      	str	r2, [r3, #12]
      break;
 8008730:	e009      	b.n	8008746 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68da      	ldr	r2, [r3, #12]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0210 	orr.w	r2, r2, #16
 8008740:	60da      	str	r2, [r3, #12]
      break;
 8008742:	e000      	b.n	8008746 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 8008744:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2201      	movs	r2, #1
 800874c:	6839      	ldr	r1, [r7, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f001 f830 	bl	80097b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a33      	ldr	r2, [pc, #204]	; (8008828 <HAL_TIM_PWM_Start_IT+0x26c>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d013      	beq.n	8008786 <HAL_TIM_PWM_Start_IT+0x1ca>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a32      	ldr	r2, [pc, #200]	; (800882c <HAL_TIM_PWM_Start_IT+0x270>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00e      	beq.n	8008786 <HAL_TIM_PWM_Start_IT+0x1ca>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a30      	ldr	r2, [pc, #192]	; (8008830 <HAL_TIM_PWM_Start_IT+0x274>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d009      	beq.n	8008786 <HAL_TIM_PWM_Start_IT+0x1ca>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a2f      	ldr	r2, [pc, #188]	; (8008834 <HAL_TIM_PWM_Start_IT+0x278>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d004      	beq.n	8008786 <HAL_TIM_PWM_Start_IT+0x1ca>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a2d      	ldr	r2, [pc, #180]	; (8008838 <HAL_TIM_PWM_Start_IT+0x27c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d101      	bne.n	800878a <HAL_TIM_PWM_Start_IT+0x1ce>
 8008786:	2301      	movs	r3, #1
 8008788:	e000      	b.n	800878c <HAL_TIM_PWM_Start_IT+0x1d0>
 800878a:	2300      	movs	r3, #0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d007      	beq.n	80087a0 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800879e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a20      	ldr	r2, [pc, #128]	; (8008828 <HAL_TIM_PWM_Start_IT+0x26c>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d018      	beq.n	80087dc <HAL_TIM_PWM_Start_IT+0x220>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087b2:	d013      	beq.n	80087dc <HAL_TIM_PWM_Start_IT+0x220>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a20      	ldr	r2, [pc, #128]	; (800883c <HAL_TIM_PWM_Start_IT+0x280>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d00e      	beq.n	80087dc <HAL_TIM_PWM_Start_IT+0x220>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a1f      	ldr	r2, [pc, #124]	; (8008840 <HAL_TIM_PWM_Start_IT+0x284>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d009      	beq.n	80087dc <HAL_TIM_PWM_Start_IT+0x220>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a17      	ldr	r2, [pc, #92]	; (800882c <HAL_TIM_PWM_Start_IT+0x270>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d004      	beq.n	80087dc <HAL_TIM_PWM_Start_IT+0x220>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a16      	ldr	r2, [pc, #88]	; (8008830 <HAL_TIM_PWM_Start_IT+0x274>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d115      	bne.n	8008808 <HAL_TIM_PWM_Start_IT+0x24c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689a      	ldr	r2, [r3, #8]
 80087e2:	4b18      	ldr	r3, [pc, #96]	; (8008844 <HAL_TIM_PWM_Start_IT+0x288>)
 80087e4:	4013      	ands	r3, r2
 80087e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2b06      	cmp	r3, #6
 80087ec:	d015      	beq.n	800881a <HAL_TIM_PWM_Start_IT+0x25e>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087f4:	d011      	beq.n	800881a <HAL_TIM_PWM_Start_IT+0x25e>
    {
      __HAL_TIM_ENABLE(htim);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f042 0201 	orr.w	r2, r2, #1
 8008804:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008806:	e008      	b.n	800881a <HAL_TIM_PWM_Start_IT+0x25e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0201 	orr.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]
 8008818:	e000      	b.n	800881c <HAL_TIM_PWM_Start_IT+0x260>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800881a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	40012c00 	.word	0x40012c00
 800882c:	40013400 	.word	0x40013400
 8008830:	40014000 	.word	0x40014000
 8008834:	40014400 	.word	0x40014400
 8008838:	40014800 	.word	0x40014800
 800883c:	40000400 	.word	0x40000400
 8008840:	40000800 	.word	0x40000800
 8008844:	00010007 	.word	0x00010007

08008848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	f003 0302 	and.w	r3, r3, #2
 800885a:	2b02      	cmp	r3, #2
 800885c:	d122      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b02      	cmp	r3, #2
 800886a:	d11b      	bne.n	80088a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f06f 0202 	mvn.w	r2, #2
 8008874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	f003 0303 	and.w	r3, r3, #3
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fb52 	bl	8008f34 <HAL_TIM_IC_CaptureCallback>
 8008890:	e005      	b.n	800889e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 fb44 	bl	8008f20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fb55 	bl	8008f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	f003 0304 	and.w	r3, r3, #4
 80088ae:	2b04      	cmp	r3, #4
 80088b0:	d122      	bne.n	80088f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	f003 0304 	and.w	r3, r3, #4
 80088bc:	2b04      	cmp	r3, #4
 80088be:	d11b      	bne.n	80088f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f06f 0204 	mvn.w	r2, #4
 80088c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2202      	movs	r2, #2
 80088ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	699b      	ldr	r3, [r3, #24]
 80088d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fb28 	bl	8008f34 <HAL_TIM_IC_CaptureCallback>
 80088e4:	e005      	b.n	80088f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fb1a 	bl	8008f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fb2b 	bl	8008f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	f003 0308 	and.w	r3, r3, #8
 8008902:	2b08      	cmp	r3, #8
 8008904:	d122      	bne.n	800894c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	f003 0308 	and.w	r3, r3, #8
 8008910:	2b08      	cmp	r3, #8
 8008912:	d11b      	bne.n	800894c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f06f 0208 	mvn.w	r2, #8
 800891c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2204      	movs	r2, #4
 8008922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	f003 0303 	and.w	r3, r3, #3
 800892e:	2b00      	cmp	r3, #0
 8008930:	d003      	beq.n	800893a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fafe 	bl	8008f34 <HAL_TIM_IC_CaptureCallback>
 8008938:	e005      	b.n	8008946 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 faf0 	bl	8008f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 fb01 	bl	8008f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	f003 0310 	and.w	r3, r3, #16
 8008956:	2b10      	cmp	r3, #16
 8008958:	d122      	bne.n	80089a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	f003 0310 	and.w	r3, r3, #16
 8008964:	2b10      	cmp	r3, #16
 8008966:	d11b      	bne.n	80089a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f06f 0210 	mvn.w	r2, #16
 8008970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2208      	movs	r2, #8
 8008976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	69db      	ldr	r3, [r3, #28]
 800897e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008982:	2b00      	cmp	r3, #0
 8008984:	d003      	beq.n	800898e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fad4 	bl	8008f34 <HAL_TIM_IC_CaptureCallback>
 800898c:	e005      	b.n	800899a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 fac6 	bl	8008f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 fad7 	bl	8008f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d10e      	bne.n	80089cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d107      	bne.n	80089cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f06f 0201 	mvn.w	r2, #1
 80089c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 faa0 	bl	8008f0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d6:	2b80      	cmp	r3, #128	; 0x80
 80089d8:	d10e      	bne.n	80089f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e4:	2b80      	cmp	r3, #128	; 0x80
 80089e6:	d107      	bne.n	80089f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 ff90 	bl	8009918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a06:	d10e      	bne.n	8008a26 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a12:	2b80      	cmp	r3, #128	; 0x80
 8008a14:	d107      	bne.n	8008a26 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 ff83 	bl	800992c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	691b      	ldr	r3, [r3, #16]
 8008a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a30:	2b40      	cmp	r3, #64	; 0x40
 8008a32:	d10e      	bne.n	8008a52 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a3e:	2b40      	cmp	r3, #64	; 0x40
 8008a40:	d107      	bne.n	8008a52 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 fa85 	bl	8008f5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	f003 0320 	and.w	r3, r3, #32
 8008a5c:	2b20      	cmp	r3, #32
 8008a5e:	d10e      	bne.n	8008a7e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b20      	cmp	r3, #32
 8008a6c:	d107      	bne.n	8008a7e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f06f 0220 	mvn.w	r2, #32
 8008a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 ff43 	bl	8009904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a8c:	d10f      	bne.n	8008aae <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a9c:	d107      	bne.n	8008aae <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8008aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 ff49 	bl	8009940 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ab8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008abc:	d10f      	bne.n	8008ade <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ac8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008acc:	d107      	bne.n	8008ade <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8008ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 ff3b 	bl	8009954 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ae8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008aec:	d10f      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008af8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008afc:	d107      	bne.n	8008b0e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8008b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 ff2d 	bl	8009968 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008b1c:	d10f      	bne.n	8008b3e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b28:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008b2c:	d107      	bne.n	8008b3e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8008b36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 ff1f 	bl	800997c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b3e:	bf00      	nop
 8008b40:	3708      	adds	r7, #8
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
	...

08008b48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d101      	bne.n	8008b62 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008b5e:	2302      	movs	r3, #2
 8008b60:	e0fd      	b.n	8008d5e <HAL_TIM_PWM_ConfigChannel+0x216>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2b14      	cmp	r3, #20
 8008b6e:	f200 80f0 	bhi.w	8008d52 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8008b72:	a201      	add	r2, pc, #4	; (adr r2, 8008b78 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b78:	08008bcd 	.word	0x08008bcd
 8008b7c:	08008d53 	.word	0x08008d53
 8008b80:	08008d53 	.word	0x08008d53
 8008b84:	08008d53 	.word	0x08008d53
 8008b88:	08008c0d 	.word	0x08008c0d
 8008b8c:	08008d53 	.word	0x08008d53
 8008b90:	08008d53 	.word	0x08008d53
 8008b94:	08008d53 	.word	0x08008d53
 8008b98:	08008c4f 	.word	0x08008c4f
 8008b9c:	08008d53 	.word	0x08008d53
 8008ba0:	08008d53 	.word	0x08008d53
 8008ba4:	08008d53 	.word	0x08008d53
 8008ba8:	08008c8f 	.word	0x08008c8f
 8008bac:	08008d53 	.word	0x08008d53
 8008bb0:	08008d53 	.word	0x08008d53
 8008bb4:	08008d53 	.word	0x08008d53
 8008bb8:	08008cd1 	.word	0x08008cd1
 8008bbc:	08008d53 	.word	0x08008d53
 8008bc0:	08008d53 	.word	0x08008d53
 8008bc4:	08008d53 	.word	0x08008d53
 8008bc8:	08008d11 	.word	0x08008d11
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	68b9      	ldr	r1, [r7, #8]
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f000 fa5c 	bl	8009090 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	699a      	ldr	r2, [r3, #24]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f042 0208 	orr.w	r2, r2, #8
 8008be6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	699a      	ldr	r2, [r3, #24]
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f022 0204 	bic.w	r2, r2, #4
 8008bf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6999      	ldr	r1, [r3, #24]
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	691a      	ldr	r2, [r3, #16]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	430a      	orrs	r2, r1
 8008c08:	619a      	str	r2, [r3, #24]
      break;
 8008c0a:	e0a3      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68b9      	ldr	r1, [r7, #8]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f000 facc 	bl	80091b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	699a      	ldr	r2, [r3, #24]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	699a      	ldr	r2, [r3, #24]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	6999      	ldr	r1, [r3, #24]
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	021a      	lsls	r2, r3, #8
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	430a      	orrs	r2, r1
 8008c4a:	619a      	str	r2, [r3, #24]
      break;
 8008c4c:	e082      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68b9      	ldr	r1, [r7, #8]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 fb35 	bl	80092c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	69da      	ldr	r2, [r3, #28]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f042 0208 	orr.w	r2, r2, #8
 8008c68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	69da      	ldr	r2, [r3, #28]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0204 	bic.w	r2, r2, #4
 8008c78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	69d9      	ldr	r1, [r3, #28]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	691a      	ldr	r2, [r3, #16]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	61da      	str	r2, [r3, #28]
      break;
 8008c8c:	e062      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68b9      	ldr	r1, [r7, #8]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 fb9d 	bl	80093d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69da      	ldr	r2, [r3, #28]
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	69da      	ldr	r2, [r3, #28]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	69d9      	ldr	r1, [r3, #28]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	021a      	lsls	r2, r3, #8
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	430a      	orrs	r2, r1
 8008ccc:	61da      	str	r2, [r3, #28]
      break;
 8008cce:	e041      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68b9      	ldr	r1, [r7, #8]
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f000 fc06 	bl	80094e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f042 0208 	orr.w	r2, r2, #8
 8008cea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f022 0204 	bic.w	r2, r2, #4
 8008cfa:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	691a      	ldr	r2, [r3, #16]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	430a      	orrs	r2, r1
 8008d0c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008d0e:	e021      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68b9      	ldr	r1, [r7, #8]
 8008d16:	4618      	mov	r0, r3
 8008d18:	f000 fc4a 	bl	80095b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d2a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d3a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	021a      	lsls	r2, r3, #8
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8008d50:	e000      	b.n	8008d54 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008d52:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop

08008d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d101      	bne.n	8008d80 <HAL_TIM_ConfigClockSource+0x18>
 8008d7c:	2302      	movs	r3, #2
 8008d7e:	e0b9      	b.n	8008ef4 <HAL_TIM_ConfigClockSource+0x18c>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2202      	movs	r2, #2
 8008d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8008d9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008da2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008daa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b70      	cmp	r3, #112	; 0x70
 8008dba:	d02e      	beq.n	8008e1a <HAL_TIM_ConfigClockSource+0xb2>
 8008dbc:	2b70      	cmp	r3, #112	; 0x70
 8008dbe:	d812      	bhi.n	8008de6 <HAL_TIM_ConfigClockSource+0x7e>
 8008dc0:	2b30      	cmp	r3, #48	; 0x30
 8008dc2:	f000 8084 	beq.w	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008dc6:	2b30      	cmp	r3, #48	; 0x30
 8008dc8:	d806      	bhi.n	8008dd8 <HAL_TIM_ConfigClockSource+0x70>
 8008dca:	2b10      	cmp	r3, #16
 8008dcc:	d07f      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008dce:	2b20      	cmp	r3, #32
 8008dd0:	d07d      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d07b      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008dd6:	e084      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8008dd8:	2b50      	cmp	r3, #80	; 0x50
 8008dda:	d048      	beq.n	8008e6e <HAL_TIM_ConfigClockSource+0x106>
 8008ddc:	2b60      	cmp	r3, #96	; 0x60
 8008dde:	d056      	beq.n	8008e8e <HAL_TIM_ConfigClockSource+0x126>
 8008de0:	2b40      	cmp	r3, #64	; 0x40
 8008de2:	d064      	beq.n	8008eae <HAL_TIM_ConfigClockSource+0x146>
      break;
 8008de4:	e07d      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8008de6:	4a45      	ldr	r2, [pc, #276]	; (8008efc <HAL_TIM_ConfigClockSource+0x194>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d070      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008dec:	4a43      	ldr	r2, [pc, #268]	; (8008efc <HAL_TIM_ConfigClockSource+0x194>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d809      	bhi.n	8008e06 <HAL_TIM_ConfigClockSource+0x9e>
 8008df2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008df6:	d027      	beq.n	8008e48 <HAL_TIM_ConfigClockSource+0xe0>
 8008df8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008dfc:	d067      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e02:	d06d      	beq.n	8008ee0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008e04:	e06d      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8008e06:	4a3e      	ldr	r2, [pc, #248]	; (8008f00 <HAL_TIM_ConfigClockSource+0x198>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d060      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008e0c:	4a3d      	ldr	r2, [pc, #244]	; (8008f04 <HAL_TIM_ConfigClockSource+0x19c>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d05d      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
 8008e12:	4a3d      	ldr	r2, [pc, #244]	; (8008f08 <HAL_TIM_ConfigClockSource+0x1a0>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d05a      	beq.n	8008ece <HAL_TIM_ConfigClockSource+0x166>
      break;
 8008e18:	e063      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6818      	ldr	r0, [r3, #0]
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	6899      	ldr	r1, [r3, #8]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	685a      	ldr	r2, [r3, #4]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	f000 fca3 	bl	8009774 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e3c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	609a      	str	r2, [r3, #8]
      break;
 8008e46:	e04c      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6818      	ldr	r0, [r3, #0]
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	6899      	ldr	r1, [r3, #8]
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	685a      	ldr	r2, [r3, #4]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f000 fc8c 	bl	8009774 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	689a      	ldr	r2, [r3, #8]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e6a:	609a      	str	r2, [r3, #8]
      break;
 8008e6c:	e039      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6818      	ldr	r0, [r3, #0]
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	6859      	ldr	r1, [r3, #4]
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f000 fbfe 	bl	800967c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2150      	movs	r1, #80	; 0x50
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 fc57 	bl	800973a <TIM_ITRx_SetConfig>
      break;
 8008e8c:	e029      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6818      	ldr	r0, [r3, #0]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	6859      	ldr	r1, [r3, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	f000 fc1d 	bl	80096da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2160      	movs	r1, #96	; 0x60
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 fc47 	bl	800973a <TIM_ITRx_SetConfig>
      break;
 8008eac:	e019      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6818      	ldr	r0, [r3, #0]
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	6859      	ldr	r1, [r3, #4]
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	461a      	mov	r2, r3
 8008ebc:	f000 fbde 	bl	800967c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2140      	movs	r1, #64	; 0x40
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 fc37 	bl	800973a <TIM_ITRx_SetConfig>
      break;
 8008ecc:	e009      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4610      	mov	r0, r2
 8008eda:	f000 fc2e 	bl	800973a <TIM_ITRx_SetConfig>
        break;
 8008ede:	e000      	b.n	8008ee2 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8008ee0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3710      	adds	r7, #16
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	00100020 	.word	0x00100020
 8008f00:	00100040 	.word	0x00100040
 8008f04:	00100070 	.word	0x00100070
 8008f08:	00100030 	.word	0x00100030

08008f0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008f14:	bf00      	nop
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f28:	bf00      	nop
 8008f2a:	370c      	adds	r7, #12
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a3c      	ldr	r2, [pc, #240]	; (8009074 <TIM_Base_SetConfig+0x104>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d00f      	beq.n	8008fa8 <TIM_Base_SetConfig+0x38>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f8e:	d00b      	beq.n	8008fa8 <TIM_Base_SetConfig+0x38>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a39      	ldr	r2, [pc, #228]	; (8009078 <TIM_Base_SetConfig+0x108>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d007      	beq.n	8008fa8 <TIM_Base_SetConfig+0x38>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	4a38      	ldr	r2, [pc, #224]	; (800907c <TIM_Base_SetConfig+0x10c>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d003      	beq.n	8008fa8 <TIM_Base_SetConfig+0x38>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a37      	ldr	r2, [pc, #220]	; (8009080 <TIM_Base_SetConfig+0x110>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d108      	bne.n	8008fba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a2d      	ldr	r2, [pc, #180]	; (8009074 <TIM_Base_SetConfig+0x104>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d01b      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fc8:	d017      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a2a      	ldr	r2, [pc, #168]	; (8009078 <TIM_Base_SetConfig+0x108>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d013      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a29      	ldr	r2, [pc, #164]	; (800907c <TIM_Base_SetConfig+0x10c>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d00f      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a28      	ldr	r2, [pc, #160]	; (8009080 <TIM_Base_SetConfig+0x110>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d00b      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a27      	ldr	r2, [pc, #156]	; (8009084 <TIM_Base_SetConfig+0x114>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d007      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4a26      	ldr	r2, [pc, #152]	; (8009088 <TIM_Base_SetConfig+0x118>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d003      	beq.n	8008ffa <TIM_Base_SetConfig+0x8a>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4a25      	ldr	r2, [pc, #148]	; (800908c <TIM_Base_SetConfig+0x11c>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d108      	bne.n	800900c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	68db      	ldr	r3, [r3, #12]
 8009006:	68fa      	ldr	r2, [r7, #12]
 8009008:	4313      	orrs	r3, r2
 800900a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	4313      	orrs	r3, r2
 8009018:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	689a      	ldr	r2, [r3, #8]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a10      	ldr	r2, [pc, #64]	; (8009074 <TIM_Base_SetConfig+0x104>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d00f      	beq.n	8009058 <TIM_Base_SetConfig+0xe8>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4a11      	ldr	r2, [pc, #68]	; (8009080 <TIM_Base_SetConfig+0x110>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d00b      	beq.n	8009058 <TIM_Base_SetConfig+0xe8>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a10      	ldr	r2, [pc, #64]	; (8009084 <TIM_Base_SetConfig+0x114>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d007      	beq.n	8009058 <TIM_Base_SetConfig+0xe8>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a0f      	ldr	r2, [pc, #60]	; (8009088 <TIM_Base_SetConfig+0x118>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_Base_SetConfig+0xe8>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a0e      	ldr	r2, [pc, #56]	; (800908c <TIM_Base_SetConfig+0x11c>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d103      	bne.n	8009060 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	691a      	ldr	r2, [r3, #16]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	615a      	str	r2, [r3, #20]
}
 8009066:	bf00      	nop
 8009068:	3714      	adds	r7, #20
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	40012c00 	.word	0x40012c00
 8009078:	40000400 	.word	0x40000400
 800907c:	40000800 	.word	0x40000800
 8009080:	40013400 	.word	0x40013400
 8009084:	40014000 	.word	0x40014000
 8009088:	40014400 	.word	0x40014400
 800908c:	40014800 	.word	0x40014800

08009090 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	f023 0201 	bic.w	r2, r3, #1
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	699b      	ldr	r3, [r3, #24]
 80090b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f023 0303 	bic.w	r3, r3, #3
 80090ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	f023 0302 	bic.w	r3, r3, #2
 80090dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	697a      	ldr	r2, [r7, #20]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a2c      	ldr	r2, [pc, #176]	; (800919c <TIM_OC1_SetConfig+0x10c>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d00f      	beq.n	8009110 <TIM_OC1_SetConfig+0x80>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a2b      	ldr	r2, [pc, #172]	; (80091a0 <TIM_OC1_SetConfig+0x110>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d00b      	beq.n	8009110 <TIM_OC1_SetConfig+0x80>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a2a      	ldr	r2, [pc, #168]	; (80091a4 <TIM_OC1_SetConfig+0x114>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d007      	beq.n	8009110 <TIM_OC1_SetConfig+0x80>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a29      	ldr	r2, [pc, #164]	; (80091a8 <TIM_OC1_SetConfig+0x118>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d003      	beq.n	8009110 <TIM_OC1_SetConfig+0x80>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a28      	ldr	r2, [pc, #160]	; (80091ac <TIM_OC1_SetConfig+0x11c>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d10c      	bne.n	800912a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	f023 0308 	bic.w	r3, r3, #8
 8009116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	4313      	orrs	r3, r2
 8009120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	f023 0304 	bic.w	r3, r3, #4
 8009128:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a1b      	ldr	r2, [pc, #108]	; (800919c <TIM_OC1_SetConfig+0x10c>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d00f      	beq.n	8009152 <TIM_OC1_SetConfig+0xc2>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a1a      	ldr	r2, [pc, #104]	; (80091a0 <TIM_OC1_SetConfig+0x110>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d00b      	beq.n	8009152 <TIM_OC1_SetConfig+0xc2>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a19      	ldr	r2, [pc, #100]	; (80091a4 <TIM_OC1_SetConfig+0x114>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d007      	beq.n	8009152 <TIM_OC1_SetConfig+0xc2>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a18      	ldr	r2, [pc, #96]	; (80091a8 <TIM_OC1_SetConfig+0x118>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d003      	beq.n	8009152 <TIM_OC1_SetConfig+0xc2>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a17      	ldr	r2, [pc, #92]	; (80091ac <TIM_OC1_SetConfig+0x11c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d111      	bne.n	8009176 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	695b      	ldr	r3, [r3, #20]
 8009166:	693a      	ldr	r2, [r7, #16]
 8009168:	4313      	orrs	r3, r2
 800916a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	693a      	ldr	r2, [r7, #16]
 8009172:	4313      	orrs	r3, r2
 8009174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	693a      	ldr	r2, [r7, #16]
 800917a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	697a      	ldr	r2, [r7, #20]
 800918e:	621a      	str	r2, [r3, #32]
}
 8009190:	bf00      	nop
 8009192:	371c      	adds	r7, #28
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	40012c00 	.word	0x40012c00
 80091a0:	40013400 	.word	0x40013400
 80091a4:	40014000 	.word	0x40014000
 80091a8:	40014400 	.word	0x40014400
 80091ac:	40014800 	.word	0x40014800

080091b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b087      	sub	sp, #28
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6a1b      	ldr	r3, [r3, #32]
 80091be:	f023 0210 	bic.w	r2, r3, #16
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6a1b      	ldr	r3, [r3, #32]
 80091ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	021b      	lsls	r3, r3, #8
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	4313      	orrs	r3, r2
 80091f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	f023 0320 	bic.w	r3, r3, #32
 80091fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	011b      	lsls	r3, r3, #4
 8009206:	697a      	ldr	r2, [r7, #20]
 8009208:	4313      	orrs	r3, r2
 800920a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	4a28      	ldr	r2, [pc, #160]	; (80092b0 <TIM_OC2_SetConfig+0x100>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d003      	beq.n	800921c <TIM_OC2_SetConfig+0x6c>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	4a27      	ldr	r2, [pc, #156]	; (80092b4 <TIM_OC2_SetConfig+0x104>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d10d      	bne.n	8009238 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009222:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	011b      	lsls	r3, r3, #4
 800922a:	697a      	ldr	r2, [r7, #20]
 800922c:	4313      	orrs	r3, r2
 800922e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009236:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a1d      	ldr	r2, [pc, #116]	; (80092b0 <TIM_OC2_SetConfig+0x100>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d00f      	beq.n	8009260 <TIM_OC2_SetConfig+0xb0>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4a1c      	ldr	r2, [pc, #112]	; (80092b4 <TIM_OC2_SetConfig+0x104>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d00b      	beq.n	8009260 <TIM_OC2_SetConfig+0xb0>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a1b      	ldr	r2, [pc, #108]	; (80092b8 <TIM_OC2_SetConfig+0x108>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d007      	beq.n	8009260 <TIM_OC2_SetConfig+0xb0>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a1a      	ldr	r2, [pc, #104]	; (80092bc <TIM_OC2_SetConfig+0x10c>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d003      	beq.n	8009260 <TIM_OC2_SetConfig+0xb0>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a19      	ldr	r2, [pc, #100]	; (80092c0 <TIM_OC2_SetConfig+0x110>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d113      	bne.n	8009288 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009266:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800926e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	693a      	ldr	r2, [r7, #16]
 8009278:	4313      	orrs	r3, r2
 800927a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	699b      	ldr	r3, [r3, #24]
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	693a      	ldr	r2, [r7, #16]
 8009284:	4313      	orrs	r3, r2
 8009286:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	693a      	ldr	r2, [r7, #16]
 800928c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685a      	ldr	r2, [r3, #4]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	621a      	str	r2, [r3, #32]
}
 80092a2:	bf00      	nop
 80092a4:	371c      	adds	r7, #28
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	40012c00 	.word	0x40012c00
 80092b4:	40013400 	.word	0x40013400
 80092b8:	40014000 	.word	0x40014000
 80092bc:	40014400 	.word	0x40014400
 80092c0:	40014800 	.word	0x40014800

080092c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b087      	sub	sp, #28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a1b      	ldr	r3, [r3, #32]
 80092de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	69db      	ldr	r3, [r3, #28]
 80092ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80092f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f023 0303 	bic.w	r3, r3, #3
 80092fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4313      	orrs	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009310:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	021b      	lsls	r3, r3, #8
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	4313      	orrs	r3, r2
 800931c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a27      	ldr	r2, [pc, #156]	; (80093c0 <TIM_OC3_SetConfig+0xfc>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d003      	beq.n	800932e <TIM_OC3_SetConfig+0x6a>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a26      	ldr	r2, [pc, #152]	; (80093c4 <TIM_OC3_SetConfig+0x100>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d10d      	bne.n	800934a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009334:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	021b      	lsls	r3, r3, #8
 800933c:	697a      	ldr	r2, [r7, #20]
 800933e:	4313      	orrs	r3, r2
 8009340:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009348:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a1c      	ldr	r2, [pc, #112]	; (80093c0 <TIM_OC3_SetConfig+0xfc>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d00f      	beq.n	8009372 <TIM_OC3_SetConfig+0xae>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a1b      	ldr	r2, [pc, #108]	; (80093c4 <TIM_OC3_SetConfig+0x100>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d00b      	beq.n	8009372 <TIM_OC3_SetConfig+0xae>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4a1a      	ldr	r2, [pc, #104]	; (80093c8 <TIM_OC3_SetConfig+0x104>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d007      	beq.n	8009372 <TIM_OC3_SetConfig+0xae>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a19      	ldr	r2, [pc, #100]	; (80093cc <TIM_OC3_SetConfig+0x108>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d003      	beq.n	8009372 <TIM_OC3_SetConfig+0xae>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a18      	ldr	r2, [pc, #96]	; (80093d0 <TIM_OC3_SetConfig+0x10c>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d113      	bne.n	800939a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	695b      	ldr	r3, [r3, #20]
 8009386:	011b      	lsls	r3, r3, #4
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	4313      	orrs	r3, r2
 800938c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	699b      	ldr	r3, [r3, #24]
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	4313      	orrs	r3, r2
 8009398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	693a      	ldr	r2, [r7, #16]
 800939e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	621a      	str	r2, [r3, #32]
}
 80093b4:	bf00      	nop
 80093b6:	371c      	adds	r7, #28
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr
 80093c0:	40012c00 	.word	0x40012c00
 80093c4:	40013400 	.word	0x40013400
 80093c8:	40014000 	.word	0x40014000
 80093cc:	40014400 	.word	0x40014400
 80093d0:	40014800 	.word	0x40014800

080093d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b087      	sub	sp, #28
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a1b      	ldr	r3, [r3, #32]
 80093e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a1b      	ldr	r3, [r3, #32]
 80093ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800940e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	4313      	orrs	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800941c:	697b      	ldr	r3, [r7, #20]
 800941e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009422:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	031b      	lsls	r3, r3, #12
 800942a:	697a      	ldr	r2, [r7, #20]
 800942c:	4313      	orrs	r3, r2
 800942e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a28      	ldr	r2, [pc, #160]	; (80094d4 <TIM_OC4_SetConfig+0x100>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d003      	beq.n	8009440 <TIM_OC4_SetConfig+0x6c>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a27      	ldr	r2, [pc, #156]	; (80094d8 <TIM_OC4_SetConfig+0x104>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d10d      	bne.n	800945c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	031b      	lsls	r3, r3, #12
 800944e:	697a      	ldr	r2, [r7, #20]
 8009450:	4313      	orrs	r3, r2
 8009452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800945a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	4a1d      	ldr	r2, [pc, #116]	; (80094d4 <TIM_OC4_SetConfig+0x100>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d00f      	beq.n	8009484 <TIM_OC4_SetConfig+0xb0>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a1c      	ldr	r2, [pc, #112]	; (80094d8 <TIM_OC4_SetConfig+0x104>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d00b      	beq.n	8009484 <TIM_OC4_SetConfig+0xb0>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a1b      	ldr	r2, [pc, #108]	; (80094dc <TIM_OC4_SetConfig+0x108>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d007      	beq.n	8009484 <TIM_OC4_SetConfig+0xb0>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a1a      	ldr	r2, [pc, #104]	; (80094e0 <TIM_OC4_SetConfig+0x10c>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d003      	beq.n	8009484 <TIM_OC4_SetConfig+0xb0>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a19      	ldr	r2, [pc, #100]	; (80094e4 <TIM_OC4_SetConfig+0x110>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d113      	bne.n	80094ac <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800948a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009492:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	695b      	ldr	r3, [r3, #20]
 8009498:	019b      	lsls	r3, r3, #6
 800949a:	693a      	ldr	r2, [r7, #16]
 800949c:	4313      	orrs	r3, r2
 800949e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	019b      	lsls	r3, r3, #6
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	693a      	ldr	r2, [r7, #16]
 80094b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68fa      	ldr	r2, [r7, #12]
 80094b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	685a      	ldr	r2, [r3, #4]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	621a      	str	r2, [r3, #32]
}
 80094c6:	bf00      	nop
 80094c8:	371c      	adds	r7, #28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	40012c00 	.word	0x40012c00
 80094d8:	40013400 	.word	0x40013400
 80094dc:	40014000 	.word	0x40014000
 80094e0:	40014400 	.word	0x40014400
 80094e4:	40014800 	.word	0x40014800

080094e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b087      	sub	sp, #28
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
 80094f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800950e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800951a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68fa      	ldr	r2, [r7, #12]
 8009522:	4313      	orrs	r3, r2
 8009524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800952c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	041b      	lsls	r3, r3, #16
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	4313      	orrs	r3, r2
 8009538:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a17      	ldr	r2, [pc, #92]	; (800959c <TIM_OC5_SetConfig+0xb4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d00f      	beq.n	8009562 <TIM_OC5_SetConfig+0x7a>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	4a16      	ldr	r2, [pc, #88]	; (80095a0 <TIM_OC5_SetConfig+0xb8>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00b      	beq.n	8009562 <TIM_OC5_SetConfig+0x7a>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a15      	ldr	r2, [pc, #84]	; (80095a4 <TIM_OC5_SetConfig+0xbc>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d007      	beq.n	8009562 <TIM_OC5_SetConfig+0x7a>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a14      	ldr	r2, [pc, #80]	; (80095a8 <TIM_OC5_SetConfig+0xc0>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d003      	beq.n	8009562 <TIM_OC5_SetConfig+0x7a>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a13      	ldr	r2, [pc, #76]	; (80095ac <TIM_OC5_SetConfig+0xc4>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d109      	bne.n	8009576 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009568:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	695b      	ldr	r3, [r3, #20]
 800956e:	021b      	lsls	r3, r3, #8
 8009570:	697a      	ldr	r2, [r7, #20]
 8009572:	4313      	orrs	r3, r2
 8009574:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	697a      	ldr	r2, [r7, #20]
 800957a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68fa      	ldr	r2, [r7, #12]
 8009580:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	685a      	ldr	r2, [r3, #4]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	693a      	ldr	r2, [r7, #16]
 800958e:	621a      	str	r2, [r3, #32]
}
 8009590:	bf00      	nop
 8009592:	371c      	adds	r7, #28
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr
 800959c:	40012c00 	.word	0x40012c00
 80095a0:	40013400 	.word	0x40013400
 80095a4:	40014000 	.word	0x40014000
 80095a8:	40014400 	.word	0x40014400
 80095ac:	40014800 	.word	0x40014800

080095b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b087      	sub	sp, #28
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6a1b      	ldr	r3, [r3, #32]
 80095be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6a1b      	ldr	r3, [r3, #32]
 80095ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80095de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	021b      	lsls	r3, r3, #8
 80095ea:	68fa      	ldr	r2, [r7, #12]
 80095ec:	4313      	orrs	r3, r2
 80095ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80095f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	689b      	ldr	r3, [r3, #8]
 80095fc:	051b      	lsls	r3, r3, #20
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	4313      	orrs	r3, r2
 8009602:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	4a18      	ldr	r2, [pc, #96]	; (8009668 <TIM_OC6_SetConfig+0xb8>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d00f      	beq.n	800962c <TIM_OC6_SetConfig+0x7c>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	4a17      	ldr	r2, [pc, #92]	; (800966c <TIM_OC6_SetConfig+0xbc>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d00b      	beq.n	800962c <TIM_OC6_SetConfig+0x7c>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	4a16      	ldr	r2, [pc, #88]	; (8009670 <TIM_OC6_SetConfig+0xc0>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d007      	beq.n	800962c <TIM_OC6_SetConfig+0x7c>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	4a15      	ldr	r2, [pc, #84]	; (8009674 <TIM_OC6_SetConfig+0xc4>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d003      	beq.n	800962c <TIM_OC6_SetConfig+0x7c>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	4a14      	ldr	r2, [pc, #80]	; (8009678 <TIM_OC6_SetConfig+0xc8>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d109      	bne.n	8009640 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009632:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	695b      	ldr	r3, [r3, #20]
 8009638:	029b      	lsls	r3, r3, #10
 800963a:	697a      	ldr	r2, [r7, #20]
 800963c:	4313      	orrs	r3, r2
 800963e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	68fa      	ldr	r2, [r7, #12]
 800964a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	685a      	ldr	r2, [r3, #4]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	621a      	str	r2, [r3, #32]
}
 800965a:	bf00      	nop
 800965c:	371c      	adds	r7, #28
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr
 8009666:	bf00      	nop
 8009668:	40012c00 	.word	0x40012c00
 800966c:	40013400 	.word	0x40013400
 8009670:	40014000 	.word	0x40014000
 8009674:	40014400 	.word	0x40014400
 8009678:	40014800 	.word	0x40014800

0800967c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800967c:	b480      	push	{r7}
 800967e:	b087      	sub	sp, #28
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a1b      	ldr	r3, [r3, #32]
 800968c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	6a1b      	ldr	r3, [r3, #32]
 8009692:	f023 0201 	bic.w	r2, r3, #1
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	699b      	ldr	r3, [r3, #24]
 800969e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	011b      	lsls	r3, r3, #4
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	f023 030a 	bic.w	r3, r3, #10
 80096b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	4313      	orrs	r3, r2
 80096c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	693a      	ldr	r2, [r7, #16]
 80096c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	697a      	ldr	r2, [r7, #20]
 80096cc:	621a      	str	r2, [r3, #32]
}
 80096ce:	bf00      	nop
 80096d0:	371c      	adds	r7, #28
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr

080096da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096da:	b480      	push	{r7}
 80096dc:	b087      	sub	sp, #28
 80096de:	af00      	add	r7, sp, #0
 80096e0:	60f8      	str	r0, [r7, #12]
 80096e2:	60b9      	str	r1, [r7, #8]
 80096e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	f023 0210 	bic.w	r2, r3, #16
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6a1b      	ldr	r3, [r3, #32]
 80096fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009704:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	031b      	lsls	r3, r3, #12
 800970a:	697a      	ldr	r2, [r7, #20]
 800970c:	4313      	orrs	r3, r2
 800970e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009716:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	011b      	lsls	r3, r3, #4
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	4313      	orrs	r3, r2
 8009720:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	693a      	ldr	r2, [r7, #16]
 800972c:	621a      	str	r2, [r3, #32]
}
 800972e:	bf00      	nop
 8009730:	371c      	adds	r7, #28
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr

0800973a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800973a:	b480      	push	{r7}
 800973c:	b085      	sub	sp, #20
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
 8009742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009754:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	4313      	orrs	r3, r2
 800975c:	f043 0307 	orr.w	r3, r3, #7
 8009760:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	609a      	str	r2, [r3, #8]
}
 8009768:	bf00      	nop
 800976a:	3714      	adds	r7, #20
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009774:	b480      	push	{r7}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]
 8009780:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800978e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	021a      	lsls	r2, r3, #8
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	431a      	orrs	r2, r3
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	4313      	orrs	r3, r2
 800979c:	697a      	ldr	r2, [r7, #20]
 800979e:	4313      	orrs	r3, r2
 80097a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	697a      	ldr	r2, [r7, #20]
 80097a6:	609a      	str	r2, [r3, #8]
}
 80097a8:	bf00      	nop
 80097aa:	371c      	adds	r7, #28
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b087      	sub	sp, #28
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	f003 031f 	and.w	r3, r3, #31
 80097c6:	2201      	movs	r2, #1
 80097c8:	fa02 f303 	lsl.w	r3, r2, r3
 80097cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6a1a      	ldr	r2, [r3, #32]
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	43db      	mvns	r3, r3
 80097d6:	401a      	ands	r2, r3
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6a1a      	ldr	r2, [r3, #32]
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	f003 031f 	and.w	r3, r3, #31
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	fa01 f303 	lsl.w	r3, r1, r3
 80097ec:	431a      	orrs	r2, r3
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	621a      	str	r2, [r3, #32]
}
 80097f2:	bf00      	nop
 80097f4:	371c      	adds	r7, #28
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
	...

08009800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009810:	2b01      	cmp	r3, #1
 8009812:	d101      	bne.n	8009818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009814:	2302      	movs	r3, #2
 8009816:	e065      	b.n	80098e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2202      	movs	r2, #2
 8009824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	689b      	ldr	r3, [r3, #8]
 8009836:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a2c      	ldr	r2, [pc, #176]	; (80098f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d004      	beq.n	800984c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a2b      	ldr	r2, [pc, #172]	; (80098f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d108      	bne.n	800985e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009852:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	4313      	orrs	r3, r2
 800985c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009868:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	4313      	orrs	r3, r2
 8009872:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a1b      	ldr	r2, [pc, #108]	; (80098f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d018      	beq.n	80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800988e:	d013      	beq.n	80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a18      	ldr	r2, [pc, #96]	; (80098f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d00e      	beq.n	80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a17      	ldr	r2, [pc, #92]	; (80098fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d009      	beq.n	80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a12      	ldr	r2, [pc, #72]	; (80098f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d004      	beq.n	80098b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a13      	ldr	r2, [pc, #76]	; (8009900 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d10c      	bne.n	80098d2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	68ba      	ldr	r2, [r7, #8]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2201      	movs	r2, #1
 80098d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098e2:	2300      	movs	r3, #0
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3714      	adds	r7, #20
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr
 80098f0:	40012c00 	.word	0x40012c00
 80098f4:	40013400 	.word	0x40013400
 80098f8:	40000400 	.word	0x40000400
 80098fc:	40000800 	.word	0x40000800
 8009900:	40014000 	.word	0x40014000

08009904 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009920:	bf00      	nop
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009934:	bf00      	nop
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800995c:	bf00      	nop
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009970:	bf00      	nop
 8009972:	370c      	adds	r7, #12
 8009974:	46bd      	mov	sp, r7
 8009976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997a:	4770      	bx	lr

0800997c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800997c:	b480      	push	{r7}
 800997e:	b083      	sub	sp, #12
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009984:	bf00      	nop
 8009986:	370c      	adds	r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b082      	sub	sp, #8
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d101      	bne.n	80099a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e042      	b.n	8009a28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d106      	bne.n	80099ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fa fd63 	bl	8004480 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2224      	movs	r2, #36	; 0x24
 80099be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f022 0201 	bic.w	r2, r2, #1
 80099d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 fad2 	bl	8009f7c <UART_SetConfig>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d101      	bne.n	80099e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e022      	b.n	8009a28 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fd6e 	bl	800a4cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	685a      	ldr	r2, [r3, #4]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689a      	ldr	r2, [r3, #8]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f042 0201 	orr.w	r2, r2, #1
 8009a1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fdf5 	bl	800a610 <UART_CheckIdleState>
 8009a26:	4603      	mov	r3, r0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	4613      	mov	r3, r2
 8009a3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009a44:	2b20      	cmp	r3, #32
 8009a46:	d168      	bne.n	8009b1a <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d002      	beq.n	8009a54 <HAL_UART_Transmit_DMA+0x24>
 8009a4e:	88fb      	ldrh	r3, [r7, #6]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e061      	b.n	8009b1c <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d101      	bne.n	8009a66 <HAL_UART_Transmit_DMA+0x36>
 8009a62:	2302      	movs	r3, #2
 8009a64:	e05a      	b.n	8009b1c <HAL_UART_Transmit_DMA+0xec>
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2201      	movs	r2, #1
 8009a6a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	68ba      	ldr	r2, [r7, #8]
 8009a72:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	88fa      	ldrh	r2, [r7, #6]
 8009a78:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	88fa      	ldrh	r2, [r7, #6]
 8009a80:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2200      	movs	r2, #0
 8009a88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2221      	movs	r2, #33	; 0x21
 8009a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (huart->hdmatx != NULL)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d02c      	beq.n	8009af6 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009aa0:	4a20      	ldr	r2, [pc, #128]	; (8009b24 <HAL_UART_Transmit_DMA+0xf4>)
 8009aa2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009aa8:	4a1f      	ldr	r2, [pc, #124]	; (8009b28 <HAL_UART_Transmit_DMA+0xf8>)
 8009aaa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ab0:	4a1e      	ldr	r2, [pc, #120]	; (8009b2c <HAL_UART_Transmit_DMA+0xfc>)
 8009ab2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ab8:	2200      	movs	r2, #0
 8009aba:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3328      	adds	r3, #40	; 0x28
 8009acc:	461a      	mov	r2, r3
 8009ace:	88fb      	ldrh	r3, [r7, #6]
 8009ad0:	f7fc fd2c 	bl	800652c <HAL_DMA_Start_IT>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00d      	beq.n	8009af6 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2210      	movs	r2, #16
 8009ade:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2220      	movs	r2, #32
 8009aee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e012      	b.n	8009b1c <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2240      	movs	r2, #64	; 0x40
 8009afc:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689a      	ldr	r2, [r3, #8]
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009b14:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e000      	b.n	8009b1c <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009b1a:	2302      	movs	r3, #2
  }
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	0800a823 	.word	0x0800a823
 8009b28:	0800a877 	.word	0x0800a877
 8009b2c:	0800a919 	.word	0x0800a919

08009b30 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	60f8      	str	r0, [r7, #12]
 8009b38:	60b9      	str	r1, [r7, #8]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b44:	2b20      	cmp	r3, #32
 8009b46:	d170      	bne.n	8009c2a <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d002      	beq.n	8009b54 <HAL_UART_Receive_DMA+0x24>
 8009b4e:	88fb      	ldrh	r3, [r7, #6]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d101      	bne.n	8009b58 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e069      	b.n	8009c2c <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d101      	bne.n	8009b66 <HAL_UART_Receive_DMA+0x36>
 8009b62:	2302      	movs	r3, #2
 8009b64:	e062      	b.n	8009c2c <HAL_UART_Receive_DMA+0xfc>
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	88fa      	ldrh	r2, [r7, #6]
 8009b78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2222      	movs	r2, #34	; 0x22
 8009b88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d02c      	beq.n	8009bee <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b98:	4a26      	ldr	r2, [pc, #152]	; (8009c34 <HAL_UART_Receive_DMA+0x104>)
 8009b9a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009ba0:	4a25      	ldr	r2, [pc, #148]	; (8009c38 <HAL_UART_Receive_DMA+0x108>)
 8009ba2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009ba8:	4a24      	ldr	r2, [pc, #144]	; (8009c3c <HAL_UART_Receive_DMA+0x10c>)
 8009baa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	3324      	adds	r3, #36	; 0x24
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	88fb      	ldrh	r3, [r7, #6]
 8009bc8:	f7fc fcb0 	bl	800652c <HAL_DMA_Start_IT>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00d      	beq.n	8009bee <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2210      	movs	r2, #16
 8009bd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2220      	movs	r2, #32
 8009be6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e01e      	b.n	8009c2c <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c04:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	689a      	ldr	r2, [r3, #8]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0201 	orr.w	r2, r2, #1
 8009c14:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	689a      	ldr	r2, [r3, #8]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c24:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009c26:	2300      	movs	r3, #0
 8009c28:	e000      	b.n	8009c2c <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8009c2a:	2302      	movs	r3, #2
  }
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3710      	adds	r7, #16
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	0800a893 	.word	0x0800a893
 8009c38:	0800a8fd 	.word	0x0800a8fd
 8009c3c:	0800a919 	.word	0x0800a919

08009c40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b088      	sub	sp, #32
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	69db      	ldr	r3, [r3, #28]
 8009c4e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009c60:	69fa      	ldr	r2, [r7, #28]
 8009c62:	f640 030f 	movw	r3, #2063	; 0x80f
 8009c66:	4013      	ands	r3, r2
 8009c68:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d118      	bne.n	8009ca2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	f003 0320 	and.w	r3, r3, #32
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d013      	beq.n	8009ca2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	f003 0320 	and.w	r3, r3, #32
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d104      	bne.n	8009c8e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d009      	beq.n	8009ca2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	f000 8145 	beq.w	8009f22 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	4798      	blx	r3
      }
      return;
 8009ca0:	e13f      	b.n	8009f22 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f000 80e8 	beq.w	8009e7a <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009caa:	697a      	ldr	r2, [r7, #20]
 8009cac:	4ba1      	ldr	r3, [pc, #644]	; (8009f34 <HAL_UART_IRQHandler+0x2f4>)
 8009cae:	4013      	ands	r3, r2
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d105      	bne.n	8009cc0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	4ba0      	ldr	r3, [pc, #640]	; (8009f38 <HAL_UART_IRQHandler+0x2f8>)
 8009cb8:	4013      	ands	r3, r2
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	f000 80dd 	beq.w	8009e7a <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009cc0:	69fb      	ldr	r3, [r7, #28]
 8009cc2:	f003 0301 	and.w	r3, r3, #1
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d010      	beq.n	8009cec <HAL_UART_IRQHandler+0xac>
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d00b      	beq.n	8009cec <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ce2:	f043 0201 	orr.w	r2, r3, #1
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	f003 0302 	and.w	r3, r3, #2
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d010      	beq.n	8009d18 <HAL_UART_IRQHandler+0xd8>
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d00b      	beq.n	8009d18 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2202      	movs	r2, #2
 8009d06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d0e:	f043 0204 	orr.w	r2, r3, #4
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	f003 0304 	and.w	r3, r3, #4
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d010      	beq.n	8009d44 <HAL_UART_IRQHandler+0x104>
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	f003 0301 	and.w	r3, r3, #1
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00b      	beq.n	8009d44 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2204      	movs	r2, #4
 8009d32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d3a:	f043 0202 	orr.w	r2, r3, #2
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	f003 0308 	and.w	r3, r3, #8
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d015      	beq.n	8009d7a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	f003 0320 	and.w	r3, r3, #32
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d104      	bne.n	8009d62 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009d58:	697a      	ldr	r2, [r7, #20]
 8009d5a:	4b76      	ldr	r3, [pc, #472]	; (8009f34 <HAL_UART_IRQHandler+0x2f4>)
 8009d5c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00b      	beq.n	8009d7a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	2208      	movs	r2, #8
 8009d68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d70:	f043 0208 	orr.w	r2, r3, #8
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d011      	beq.n	8009da8 <HAL_UART_IRQHandler+0x168>
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d00c      	beq.n	8009da8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d9e:	f043 0220 	orr.w	r2, r3, #32
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	f000 80b9 	beq.w	8009f26 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009db4:	69fb      	ldr	r3, [r7, #28]
 8009db6:	f003 0320 	and.w	r3, r3, #32
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d011      	beq.n	8009de2 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	f003 0320 	and.w	r3, r3, #32
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d104      	bne.n	8009dd2 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d007      	beq.n	8009de2 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d003      	beq.n	8009de2 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009de8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009df4:	2b40      	cmp	r3, #64	; 0x40
 8009df6:	d004      	beq.n	8009e02 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d031      	beq.n	8009e66 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 fcea 	bl	800a7dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e12:	2b40      	cmp	r3, #64	; 0x40
 8009e14:	d123      	bne.n	8009e5e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e24:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d013      	beq.n	8009e56 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e32:	4a42      	ldr	r2, [pc, #264]	; (8009f3c <HAL_UART_IRQHandler+0x2fc>)
 8009e34:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7fc fbf1 	bl	8006622 <HAL_DMA_Abort_IT>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d017      	beq.n	8009e76 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e4c:	687a      	ldr	r2, [r7, #4]
 8009e4e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8009e50:	4610      	mov	r0, r2
 8009e52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e54:	e00f      	b.n	8009e76 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7f9 fec0 	bl	8003bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e5c:	e00b      	b.n	8009e76 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7f9 febc 	bl	8003bdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e64:	e007      	b.n	8009e76 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f7f9 feb8 	bl	8003bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8009e74:	e057      	b.n	8009f26 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e76:	bf00      	nop
    return;
 8009e78:	e055      	b.n	8009f26 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00d      	beq.n	8009ea0 <HAL_UART_IRQHandler+0x260>
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d008      	beq.n	8009ea0 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009e96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f000 fdad 	bl	800a9f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e9e:	e045      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d012      	beq.n	8009ed0 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009eaa:	69bb      	ldr	r3, [r7, #24]
 8009eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d104      	bne.n	8009ebe <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d008      	beq.n	8009ed0 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d031      	beq.n	8009f2a <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	4798      	blx	r3
    }
    return;
 8009ece:	e02c      	b.n	8009f2a <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d008      	beq.n	8009eec <HAL_UART_IRQHandler+0x2ac>
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d003      	beq.n	8009eec <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 fd6d 	bl	800a9c4 <UART_EndTransmit_IT>
    return;
 8009eea:	e01f      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009eec:	69fb      	ldr	r3, [r7, #28]
 8009eee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d008      	beq.n	8009f08 <HAL_UART_IRQHandler+0x2c8>
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d003      	beq.n	8009f08 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fd8d 	bl	800aa20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f06:	e011      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00c      	beq.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
 8009f12:	69bb      	ldr	r3, [r7, #24]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	da09      	bge.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 fd77 	bl	800aa0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f1e:	bf00      	nop
 8009f20:	e004      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
      return;
 8009f22:	bf00      	nop
 8009f24:	e002      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
    return;
 8009f26:	bf00      	nop
 8009f28:	e000      	b.n	8009f2c <HAL_UART_IRQHandler+0x2ec>
    return;
 8009f2a:	bf00      	nop
  }
}
 8009f2c:	3720      	adds	r7, #32
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	10000001 	.word	0x10000001
 8009f38:	04000120 	.word	0x04000120
 8009f3c:	0800a999 	.word	0x0800a999

08009f40 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b083      	sub	sp, #12
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f48:	bf00      	nop
 8009f4a:	370c      	adds	r7, #12
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009f5c:	bf00      	nop
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f70:	bf00      	nop
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f7c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009f80:	b088      	sub	sp, #32
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f86:	2300      	movs	r3, #0
 8009f88:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	689a      	ldr	r2, [r3, #8]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	691b      	ldr	r3, [r3, #16]
 8009f92:	431a      	orrs	r2, r3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	695b      	ldr	r3, [r3, #20]
 8009f98:	431a      	orrs	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	69db      	ldr	r3, [r3, #28]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fa6:	69fa      	ldr	r2, [r7, #28]
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	4bb0      	ldr	r3, [pc, #704]	; (800a274 <UART_SetConfig+0x2f8>)
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	6812      	ldr	r2, [r2, #0]
 8009fba:	69f9      	ldr	r1, [r7, #28]
 8009fbc:	430b      	orrs	r3, r1
 8009fbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	685b      	ldr	r3, [r3, #4]
 8009fc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68da      	ldr	r2, [r3, #12]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	430a      	orrs	r2, r1
 8009fd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4aa5      	ldr	r2, [pc, #660]	; (800a278 <UART_SetConfig+0x2fc>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d004      	beq.n	8009ff0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a1b      	ldr	r3, [r3, #32]
 8009fea:	69fa      	ldr	r2, [r7, #28]
 8009fec:	4313      	orrs	r3, r2
 8009fee:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009ffa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	6812      	ldr	r2, [r2, #0]
 800a002:	69f9      	ldr	r1, [r7, #28]
 800a004:	430b      	orrs	r3, r1
 800a006:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a00e:	f023 010f 	bic.w	r1, r3, #15
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	430a      	orrs	r2, r1
 800a01c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a96      	ldr	r2, [pc, #600]	; (800a27c <UART_SetConfig+0x300>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d121      	bne.n	800a06c <UART_SetConfig+0xf0>
 800a028:	4b95      	ldr	r3, [pc, #596]	; (800a280 <UART_SetConfig+0x304>)
 800a02a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a02e:	f003 0303 	and.w	r3, r3, #3
 800a032:	2b03      	cmp	r3, #3
 800a034:	d816      	bhi.n	800a064 <UART_SetConfig+0xe8>
 800a036:	a201      	add	r2, pc, #4	; (adr r2, 800a03c <UART_SetConfig+0xc0>)
 800a038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a03c:	0800a04d 	.word	0x0800a04d
 800a040:	0800a059 	.word	0x0800a059
 800a044:	0800a053 	.word	0x0800a053
 800a048:	0800a05f 	.word	0x0800a05f
 800a04c:	2301      	movs	r3, #1
 800a04e:	76fb      	strb	r3, [r7, #27]
 800a050:	e0be      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a052:	2302      	movs	r3, #2
 800a054:	76fb      	strb	r3, [r7, #27]
 800a056:	e0bb      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a058:	2304      	movs	r3, #4
 800a05a:	76fb      	strb	r3, [r7, #27]
 800a05c:	e0b8      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a05e:	2308      	movs	r3, #8
 800a060:	76fb      	strb	r3, [r7, #27]
 800a062:	e0b5      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a064:	2310      	movs	r3, #16
 800a066:	76fb      	strb	r3, [r7, #27]
 800a068:	bf00      	nop
 800a06a:	e0b1      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a84      	ldr	r2, [pc, #528]	; (800a284 <UART_SetConfig+0x308>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d134      	bne.n	800a0e0 <UART_SetConfig+0x164>
 800a076:	4b82      	ldr	r3, [pc, #520]	; (800a280 <UART_SetConfig+0x304>)
 800a078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a07c:	f003 030c 	and.w	r3, r3, #12
 800a080:	2b0c      	cmp	r3, #12
 800a082:	d829      	bhi.n	800a0d8 <UART_SetConfig+0x15c>
 800a084:	a201      	add	r2, pc, #4	; (adr r2, 800a08c <UART_SetConfig+0x110>)
 800a086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a08a:	bf00      	nop
 800a08c:	0800a0c1 	.word	0x0800a0c1
 800a090:	0800a0d9 	.word	0x0800a0d9
 800a094:	0800a0d9 	.word	0x0800a0d9
 800a098:	0800a0d9 	.word	0x0800a0d9
 800a09c:	0800a0cd 	.word	0x0800a0cd
 800a0a0:	0800a0d9 	.word	0x0800a0d9
 800a0a4:	0800a0d9 	.word	0x0800a0d9
 800a0a8:	0800a0d9 	.word	0x0800a0d9
 800a0ac:	0800a0c7 	.word	0x0800a0c7
 800a0b0:	0800a0d9 	.word	0x0800a0d9
 800a0b4:	0800a0d9 	.word	0x0800a0d9
 800a0b8:	0800a0d9 	.word	0x0800a0d9
 800a0bc:	0800a0d3 	.word	0x0800a0d3
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	76fb      	strb	r3, [r7, #27]
 800a0c4:	e084      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	76fb      	strb	r3, [r7, #27]
 800a0ca:	e081      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a0cc:	2304      	movs	r3, #4
 800a0ce:	76fb      	strb	r3, [r7, #27]
 800a0d0:	e07e      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a0d2:	2308      	movs	r3, #8
 800a0d4:	76fb      	strb	r3, [r7, #27]
 800a0d6:	e07b      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a0d8:	2310      	movs	r3, #16
 800a0da:	76fb      	strb	r3, [r7, #27]
 800a0dc:	bf00      	nop
 800a0de:	e077      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a68      	ldr	r2, [pc, #416]	; (800a288 <UART_SetConfig+0x30c>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d120      	bne.n	800a12c <UART_SetConfig+0x1b0>
 800a0ea:	4b65      	ldr	r3, [pc, #404]	; (800a280 <UART_SetConfig+0x304>)
 800a0ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a0f4:	2b10      	cmp	r3, #16
 800a0f6:	d00f      	beq.n	800a118 <UART_SetConfig+0x19c>
 800a0f8:	2b10      	cmp	r3, #16
 800a0fa:	d802      	bhi.n	800a102 <UART_SetConfig+0x186>
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d005      	beq.n	800a10c <UART_SetConfig+0x190>
 800a100:	e010      	b.n	800a124 <UART_SetConfig+0x1a8>
 800a102:	2b20      	cmp	r3, #32
 800a104:	d005      	beq.n	800a112 <UART_SetConfig+0x196>
 800a106:	2b30      	cmp	r3, #48	; 0x30
 800a108:	d009      	beq.n	800a11e <UART_SetConfig+0x1a2>
 800a10a:	e00b      	b.n	800a124 <UART_SetConfig+0x1a8>
 800a10c:	2300      	movs	r3, #0
 800a10e:	76fb      	strb	r3, [r7, #27]
 800a110:	e05e      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a112:	2302      	movs	r3, #2
 800a114:	76fb      	strb	r3, [r7, #27]
 800a116:	e05b      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a118:	2304      	movs	r3, #4
 800a11a:	76fb      	strb	r3, [r7, #27]
 800a11c:	e058      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a11e:	2308      	movs	r3, #8
 800a120:	76fb      	strb	r3, [r7, #27]
 800a122:	e055      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a124:	2310      	movs	r3, #16
 800a126:	76fb      	strb	r3, [r7, #27]
 800a128:	bf00      	nop
 800a12a:	e051      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a56      	ldr	r2, [pc, #344]	; (800a28c <UART_SetConfig+0x310>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d120      	bne.n	800a178 <UART_SetConfig+0x1fc>
 800a136:	4b52      	ldr	r3, [pc, #328]	; (800a280 <UART_SetConfig+0x304>)
 800a138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a13c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a140:	2b40      	cmp	r3, #64	; 0x40
 800a142:	d00f      	beq.n	800a164 <UART_SetConfig+0x1e8>
 800a144:	2b40      	cmp	r3, #64	; 0x40
 800a146:	d802      	bhi.n	800a14e <UART_SetConfig+0x1d2>
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d005      	beq.n	800a158 <UART_SetConfig+0x1dc>
 800a14c:	e010      	b.n	800a170 <UART_SetConfig+0x1f4>
 800a14e:	2b80      	cmp	r3, #128	; 0x80
 800a150:	d005      	beq.n	800a15e <UART_SetConfig+0x1e2>
 800a152:	2bc0      	cmp	r3, #192	; 0xc0
 800a154:	d009      	beq.n	800a16a <UART_SetConfig+0x1ee>
 800a156:	e00b      	b.n	800a170 <UART_SetConfig+0x1f4>
 800a158:	2300      	movs	r3, #0
 800a15a:	76fb      	strb	r3, [r7, #27]
 800a15c:	e038      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a15e:	2302      	movs	r3, #2
 800a160:	76fb      	strb	r3, [r7, #27]
 800a162:	e035      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a164:	2304      	movs	r3, #4
 800a166:	76fb      	strb	r3, [r7, #27]
 800a168:	e032      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a16a:	2308      	movs	r3, #8
 800a16c:	76fb      	strb	r3, [r7, #27]
 800a16e:	e02f      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a170:	2310      	movs	r3, #16
 800a172:	76fb      	strb	r3, [r7, #27]
 800a174:	bf00      	nop
 800a176:	e02b      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a3e      	ldr	r2, [pc, #248]	; (800a278 <UART_SetConfig+0x2fc>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d124      	bne.n	800a1cc <UART_SetConfig+0x250>
 800a182:	4b3f      	ldr	r3, [pc, #252]	; (800a280 <UART_SetConfig+0x304>)
 800a184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a188:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a18c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a190:	d012      	beq.n	800a1b8 <UART_SetConfig+0x23c>
 800a192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a196:	d802      	bhi.n	800a19e <UART_SetConfig+0x222>
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d007      	beq.n	800a1ac <UART_SetConfig+0x230>
 800a19c:	e012      	b.n	800a1c4 <UART_SetConfig+0x248>
 800a19e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a1a2:	d006      	beq.n	800a1b2 <UART_SetConfig+0x236>
 800a1a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a1a8:	d009      	beq.n	800a1be <UART_SetConfig+0x242>
 800a1aa:	e00b      	b.n	800a1c4 <UART_SetConfig+0x248>
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	76fb      	strb	r3, [r7, #27]
 800a1b0:	e00e      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	76fb      	strb	r3, [r7, #27]
 800a1b6:	e00b      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a1b8:	2304      	movs	r3, #4
 800a1ba:	76fb      	strb	r3, [r7, #27]
 800a1bc:	e008      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a1be:	2308      	movs	r3, #8
 800a1c0:	76fb      	strb	r3, [r7, #27]
 800a1c2:	e005      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a1c4:	2310      	movs	r3, #16
 800a1c6:	76fb      	strb	r3, [r7, #27]
 800a1c8:	bf00      	nop
 800a1ca:	e001      	b.n	800a1d0 <UART_SetConfig+0x254>
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a28      	ldr	r2, [pc, #160]	; (800a278 <UART_SetConfig+0x2fc>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	f040 80a1 	bne.w	800a31e <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a1dc:	7efb      	ldrb	r3, [r7, #27]
 800a1de:	2b08      	cmp	r3, #8
 800a1e0:	d823      	bhi.n	800a22a <UART_SetConfig+0x2ae>
 800a1e2:	a201      	add	r2, pc, #4	; (adr r2, 800a1e8 <UART_SetConfig+0x26c>)
 800a1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e8:	0800a20d 	.word	0x0800a20d
 800a1ec:	0800a22b 	.word	0x0800a22b
 800a1f0:	0800a215 	.word	0x0800a215
 800a1f4:	0800a22b 	.word	0x0800a22b
 800a1f8:	0800a21b 	.word	0x0800a21b
 800a1fc:	0800a22b 	.word	0x0800a22b
 800a200:	0800a22b 	.word	0x0800a22b
 800a204:	0800a22b 	.word	0x0800a22b
 800a208:	0800a223 	.word	0x0800a223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a20c:	f7fd fe58 	bl	8007ec0 <HAL_RCC_GetPCLK1Freq>
 800a210:	6178      	str	r0, [r7, #20]
        break;
 800a212:	e00f      	b.n	800a234 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a214:	4b1e      	ldr	r3, [pc, #120]	; (800a290 <UART_SetConfig+0x314>)
 800a216:	617b      	str	r3, [r7, #20]
        break;
 800a218:	e00c      	b.n	800a234 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a21a:	f7fd fde3 	bl	8007de4 <HAL_RCC_GetSysClockFreq>
 800a21e:	6178      	str	r0, [r7, #20]
        break;
 800a220:	e008      	b.n	800a234 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a226:	617b      	str	r3, [r7, #20]
        break;
 800a228:	e004      	b.n	800a234 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 800a22a:	2300      	movs	r3, #0
 800a22c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	76bb      	strb	r3, [r7, #26]
        break;
 800a232:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	2b00      	cmp	r3, #0
 800a238:	f000 8130 	beq.w	800a49c <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a240:	4a14      	ldr	r2, [pc, #80]	; (800a294 <UART_SetConfig+0x318>)
 800a242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a246:	461a      	mov	r2, r3
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a24e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	4613      	mov	r3, r2
 800a256:	005b      	lsls	r3, r3, #1
 800a258:	4413      	add	r3, r2
 800a25a:	68ba      	ldr	r2, [r7, #8]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d305      	bcc.n	800a26c <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a266:	68ba      	ldr	r2, [r7, #8]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d915      	bls.n	800a298 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	76bb      	strb	r3, [r7, #26]
 800a270:	e114      	b.n	800a49c <UART_SetConfig+0x520>
 800a272:	bf00      	nop
 800a274:	cfff69f3 	.word	0xcfff69f3
 800a278:	40008000 	.word	0x40008000
 800a27c:	40013800 	.word	0x40013800
 800a280:	40021000 	.word	0x40021000
 800a284:	40004400 	.word	0x40004400
 800a288:	40004800 	.word	0x40004800
 800a28c:	40004c00 	.word	0x40004c00
 800a290:	00f42400 	.word	0x00f42400
 800a294:	0800aff0 	.word	0x0800aff0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	4618      	mov	r0, r3
 800a29c:	f04f 0100 	mov.w	r1, #0
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a4:	4a87      	ldr	r2, [pc, #540]	; (800a4c4 <UART_SetConfig+0x548>)
 800a2a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	f04f 0400 	mov.w	r4, #0
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	4623      	mov	r3, r4
 800a2b4:	f7f6 fbce 	bl	8000a54 <__aeabi_uldivmod>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	460c      	mov	r4, r1
 800a2bc:	4619      	mov	r1, r3
 800a2be:	4622      	mov	r2, r4
 800a2c0:	f04f 0300 	mov.w	r3, #0
 800a2c4:	f04f 0400 	mov.w	r4, #0
 800a2c8:	0214      	lsls	r4, r2, #8
 800a2ca:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a2ce:	020b      	lsls	r3, r1, #8
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6852      	ldr	r2, [r2, #4]
 800a2d4:	0852      	lsrs	r2, r2, #1
 800a2d6:	4611      	mov	r1, r2
 800a2d8:	f04f 0200 	mov.w	r2, #0
 800a2dc:	eb13 0b01 	adds.w	fp, r3, r1
 800a2e0:	eb44 0c02 	adc.w	ip, r4, r2
 800a2e4:	4658      	mov	r0, fp
 800a2e6:	4661      	mov	r1, ip
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f04f 0400 	mov.w	r4, #0
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	4623      	mov	r3, r4
 800a2f4:	f7f6 fbae 	bl	8000a54 <__aeabi_uldivmod>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a304:	d308      	bcc.n	800a318 <UART_SetConfig+0x39c>
 800a306:	693b      	ldr	r3, [r7, #16]
 800a308:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a30c:	d204      	bcs.n	800a318 <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	60da      	str	r2, [r3, #12]
 800a316:	e0c1      	b.n	800a49c <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 800a318:	2301      	movs	r3, #1
 800a31a:	76bb      	strb	r3, [r7, #26]
 800a31c:	e0be      	b.n	800a49c <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	69db      	ldr	r3, [r3, #28]
 800a322:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a326:	d164      	bne.n	800a3f2 <UART_SetConfig+0x476>
  {
    switch (clocksource)
 800a328:	7efb      	ldrb	r3, [r7, #27]
 800a32a:	2b08      	cmp	r3, #8
 800a32c:	d827      	bhi.n	800a37e <UART_SetConfig+0x402>
 800a32e:	a201      	add	r2, pc, #4	; (adr r2, 800a334 <UART_SetConfig+0x3b8>)
 800a330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a334:	0800a359 	.word	0x0800a359
 800a338:	0800a361 	.word	0x0800a361
 800a33c:	0800a369 	.word	0x0800a369
 800a340:	0800a37f 	.word	0x0800a37f
 800a344:	0800a36f 	.word	0x0800a36f
 800a348:	0800a37f 	.word	0x0800a37f
 800a34c:	0800a37f 	.word	0x0800a37f
 800a350:	0800a37f 	.word	0x0800a37f
 800a354:	0800a377 	.word	0x0800a377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a358:	f7fd fdb2 	bl	8007ec0 <HAL_RCC_GetPCLK1Freq>
 800a35c:	6178      	str	r0, [r7, #20]
        break;
 800a35e:	e013      	b.n	800a388 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a360:	f7fd fdc4 	bl	8007eec <HAL_RCC_GetPCLK2Freq>
 800a364:	6178      	str	r0, [r7, #20]
        break;
 800a366:	e00f      	b.n	800a388 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a368:	4b57      	ldr	r3, [pc, #348]	; (800a4c8 <UART_SetConfig+0x54c>)
 800a36a:	617b      	str	r3, [r7, #20]
        break;
 800a36c:	e00c      	b.n	800a388 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a36e:	f7fd fd39 	bl	8007de4 <HAL_RCC_GetSysClockFreq>
 800a372:	6178      	str	r0, [r7, #20]
        break;
 800a374:	e008      	b.n	800a388 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a37a:	617b      	str	r3, [r7, #20]
        break;
 800a37c:	e004      	b.n	800a388 <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 800a37e:	2300      	movs	r3, #0
 800a380:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a382:	2301      	movs	r3, #1
 800a384:	76bb      	strb	r3, [r7, #26]
        break;
 800a386:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f000 8086 	beq.w	800a49c <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a394:	4a4b      	ldr	r2, [pc, #300]	; (800a4c4 <UART_SetConfig+0x548>)
 800a396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a39a:	461a      	mov	r2, r3
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3a2:	005a      	lsls	r2, r3, #1
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	085b      	lsrs	r3, r3, #1
 800a3aa:	441a      	add	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	2b0f      	cmp	r3, #15
 800a3bc:	d916      	bls.n	800a3ec <UART_SetConfig+0x470>
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3c4:	d212      	bcs.n	800a3ec <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	f023 030f 	bic.w	r3, r3, #15
 800a3ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	085b      	lsrs	r3, r3, #1
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	f003 0307 	and.w	r3, r3, #7
 800a3da:	b29a      	uxth	r2, r3
 800a3dc:	89fb      	ldrh	r3, [r7, #14]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	89fa      	ldrh	r2, [r7, #14]
 800a3e8:	60da      	str	r2, [r3, #12]
 800a3ea:	e057      	b.n	800a49c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	76bb      	strb	r3, [r7, #26]
 800a3f0:	e054      	b.n	800a49c <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a3f2:	7efb      	ldrb	r3, [r7, #27]
 800a3f4:	2b08      	cmp	r3, #8
 800a3f6:	d828      	bhi.n	800a44a <UART_SetConfig+0x4ce>
 800a3f8:	a201      	add	r2, pc, #4	; (adr r2, 800a400 <UART_SetConfig+0x484>)
 800a3fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fe:	bf00      	nop
 800a400:	0800a425 	.word	0x0800a425
 800a404:	0800a42d 	.word	0x0800a42d
 800a408:	0800a435 	.word	0x0800a435
 800a40c:	0800a44b 	.word	0x0800a44b
 800a410:	0800a43b 	.word	0x0800a43b
 800a414:	0800a44b 	.word	0x0800a44b
 800a418:	0800a44b 	.word	0x0800a44b
 800a41c:	0800a44b 	.word	0x0800a44b
 800a420:	0800a443 	.word	0x0800a443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a424:	f7fd fd4c 	bl	8007ec0 <HAL_RCC_GetPCLK1Freq>
 800a428:	6178      	str	r0, [r7, #20]
        break;
 800a42a:	e013      	b.n	800a454 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a42c:	f7fd fd5e 	bl	8007eec <HAL_RCC_GetPCLK2Freq>
 800a430:	6178      	str	r0, [r7, #20]
        break;
 800a432:	e00f      	b.n	800a454 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a434:	4b24      	ldr	r3, [pc, #144]	; (800a4c8 <UART_SetConfig+0x54c>)
 800a436:	617b      	str	r3, [r7, #20]
        break;
 800a438:	e00c      	b.n	800a454 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a43a:	f7fd fcd3 	bl	8007de4 <HAL_RCC_GetSysClockFreq>
 800a43e:	6178      	str	r0, [r7, #20]
        break;
 800a440:	e008      	b.n	800a454 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a446:	617b      	str	r3, [r7, #20]
        break;
 800a448:	e004      	b.n	800a454 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 800a44a:	2300      	movs	r3, #0
 800a44c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800a44e:	2301      	movs	r3, #1
 800a450:	76bb      	strb	r3, [r7, #26]
        break;
 800a452:	bf00      	nop
    }

    if (pclk != 0U)
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d020      	beq.n	800a49c <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45e:	4a19      	ldr	r2, [pc, #100]	; (800a4c4 <UART_SetConfig+0x548>)
 800a460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a464:	461a      	mov	r2, r3
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	fbb3 f2f2 	udiv	r2, r3, r2
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	085b      	lsrs	r3, r3, #1
 800a472:	441a      	add	r2, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	fbb2 f3f3 	udiv	r3, r2, r3
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	2b0f      	cmp	r3, #15
 800a484:	d908      	bls.n	800a498 <UART_SetConfig+0x51c>
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a48c:	d204      	bcs.n	800a498 <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	693a      	ldr	r2, [r7, #16]
 800a494:	60da      	str	r2, [r3, #12]
 800a496:	e001      	b.n	800a49c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 800a498:	2301      	movs	r3, #1
 800a49a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800a4b8:	7ebb      	ldrb	r3, [r7, #26]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3720      	adds	r7, #32
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a4c4:	0800aff0 	.word	0x0800aff0
 800a4c8:	00f42400 	.word	0x00f42400

0800a4cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4d8:	f003 0301 	and.w	r3, r3, #1
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00a      	beq.n	800a4f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	430a      	orrs	r2, r1
 800a4f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4fa:	f003 0302 	and.w	r3, r3, #2
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d00a      	beq.n	800a518 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	430a      	orrs	r2, r1
 800a516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a51c:	f003 0304 	and.w	r3, r3, #4
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00a      	beq.n	800a53a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	430a      	orrs	r2, r1
 800a538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a53e:	f003 0308 	and.w	r3, r3, #8
 800a542:	2b00      	cmp	r3, #0
 800a544:	d00a      	beq.n	800a55c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	430a      	orrs	r2, r1
 800a55a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a560:	f003 0310 	and.w	r3, r3, #16
 800a564:	2b00      	cmp	r3, #0
 800a566:	d00a      	beq.n	800a57e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	430a      	orrs	r2, r1
 800a57c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a582:	f003 0320 	and.w	r3, r3, #32
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00a      	beq.n	800a5a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	430a      	orrs	r2, r1
 800a59e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d01a      	beq.n	800a5e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	430a      	orrs	r2, r1
 800a5c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a5ca:	d10a      	bne.n	800a5e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	430a      	orrs	r2, r1
 800a5e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00a      	beq.n	800a604 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	430a      	orrs	r2, r1
 800a602:	605a      	str	r2, [r3, #4]
  }
}
 800a604:	bf00      	nop
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af02      	add	r7, sp, #8
 800a616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2200      	movs	r2, #0
 800a61c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a620:	f7fa f8fc 	bl	800481c <HAL_GetTick>
 800a624:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f003 0308 	and.w	r3, r3, #8
 800a630:	2b08      	cmp	r3, #8
 800a632:	d10e      	bne.n	800a652 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a634:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a638:	9300      	str	r3, [sp, #0]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2200      	movs	r2, #0
 800a63e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 f82c 	bl	800a6a0 <UART_WaitOnFlagUntilTimeout>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d001      	beq.n	800a652 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a64e:	2303      	movs	r3, #3
 800a650:	e022      	b.n	800a698 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 0304 	and.w	r3, r3, #4
 800a65c:	2b04      	cmp	r3, #4
 800a65e:	d10e      	bne.n	800a67e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a660:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2200      	movs	r2, #0
 800a66a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f816 	bl	800a6a0 <UART_WaitOnFlagUntilTimeout>
 800a674:	4603      	mov	r3, r0
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a67a:	2303      	movs	r3, #3
 800a67c:	e00c      	b.n	800a698 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2220      	movs	r2, #32
 800a682:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2220      	movs	r2, #32
 800a68a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2200      	movs	r2, #0
 800a692:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a696:	2300      	movs	r3, #0
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3710      	adds	r7, #16
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	60f8      	str	r0, [r7, #12]
 800a6a8:	60b9      	str	r1, [r7, #8]
 800a6aa:	603b      	str	r3, [r7, #0]
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6b0:	e062      	b.n	800a778 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b8:	d05e      	beq.n	800a778 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6ba:	f7fa f8af 	bl	800481c <HAL_GetTick>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	1ad3      	subs	r3, r2, r3
 800a6c4:	69ba      	ldr	r2, [r7, #24]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d302      	bcc.n	800a6d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6ca:	69bb      	ldr	r3, [r7, #24]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d11d      	bne.n	800a70c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a6de:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	689a      	ldr	r2, [r3, #8]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f022 0201 	bic.w	r2, r2, #1
 800a6ee:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2220      	movs	r2, #32
 800a6f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2220      	movs	r2, #32
 800a6fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	2200      	movs	r2, #0
 800a704:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800a708:	2303      	movs	r3, #3
 800a70a:	e045      	b.n	800a798 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f003 0304 	and.w	r3, r3, #4
 800a716:	2b00      	cmp	r3, #0
 800a718:	d02e      	beq.n	800a778 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	69db      	ldr	r3, [r3, #28]
 800a720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a728:	d126      	bne.n	800a778 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a732:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a742:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	689a      	ldr	r2, [r3, #8]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f022 0201 	bic.w	r2, r2, #1
 800a752:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2220      	movs	r2, #32
 800a758:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	2220      	movs	r2, #32
 800a760:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2220      	movs	r2, #32
 800a768:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800a774:	2303      	movs	r3, #3
 800a776:	e00f      	b.n	800a798 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	69da      	ldr	r2, [r3, #28]
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	4013      	ands	r3, r2
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	429a      	cmp	r2, r3
 800a786:	bf0c      	ite	eq
 800a788:	2301      	moveq	r3, #1
 800a78a:	2300      	movne	r3, #0
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	461a      	mov	r2, r3
 800a790:	79fb      	ldrb	r3, [r7, #7]
 800a792:	429a      	cmp	r2, r3
 800a794:	d08d      	beq.n	800a6b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a796:	2300      	movs	r3, #0
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a7b6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	689a      	ldr	r2, [r3, #8]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a7c6:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2220      	movs	r2, #32
 800a7cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800a7d0:	bf00      	nop
 800a7d2:	370c      	adds	r7, #12
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7da:	4770      	bx	lr

0800a7dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	b083      	sub	sp, #12
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a7f2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	6812      	ldr	r2, [r2, #0]
 800a7fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a802:	f023 0301 	bic.w	r3, r3, #1
 800a806:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2220      	movs	r2, #32
 800a80c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800a816:	bf00      	nop
 800a818:	370c      	adds	r7, #12
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr

0800a822 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b084      	sub	sp, #16
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a82e:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 0320 	and.w	r3, r3, #32
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d114      	bne.n	800a868 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	689a      	ldr	r2, [r3, #8]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a854:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a864:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a866:	e002      	b.n	800a86e <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800a868:	68f8      	ldr	r0, [r7, #12]
 800a86a:	f7f9 fbc5 	bl	8003ff8 <HAL_UART_TxCpltCallback>
}
 800a86e:	bf00      	nop
 800a870:	3710      	adds	r7, #16
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a876:	b580      	push	{r7, lr}
 800a878:	b084      	sub	sp, #16
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a882:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a884:	68f8      	ldr	r0, [r7, #12]
 800a886:	f7ff fb5b 	bl	8009f40 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a88a:	bf00      	nop
 800a88c:	3710      	adds	r7, #16
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a89e:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 0320 	and.w	r3, r3, #32
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d11f      	bne.n	800a8ee <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a8c4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	689a      	ldr	r2, [r3, #8]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f022 0201 	bic.w	r2, r2, #1
 800a8d4:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	689a      	ldr	r2, [r3, #8]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8e4:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f7ff fb30 	bl	8009f54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8f4:	bf00      	nop
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a908:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a90a:	68f8      	ldr	r0, [r7, #12]
 800a90c:	f7ff fb2c 	bl	8009f68 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a910:	bf00      	nop
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b086      	sub	sp, #24
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a924:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a92c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a934:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	689b      	ldr	r3, [r3, #8]
 800a93c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a940:	2b80      	cmp	r3, #128	; 0x80
 800a942:	d109      	bne.n	800a958 <UART_DMAError+0x40>
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	2b21      	cmp	r3, #33	; 0x21
 800a948:	d106      	bne.n	800a958 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	2200      	movs	r2, #0
 800a94e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a952:	6978      	ldr	r0, [r7, #20]
 800a954:	f7ff ff24 	bl	800a7a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a962:	2b40      	cmp	r3, #64	; 0x40
 800a964:	d109      	bne.n	800a97a <UART_DMAError+0x62>
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2b22      	cmp	r3, #34	; 0x22
 800a96a:	d106      	bne.n	800a97a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	2200      	movs	r2, #0
 800a970:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a974:	6978      	ldr	r0, [r7, #20]
 800a976:	f7ff ff31 	bl	800a7dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a980:	f043 0210 	orr.w	r2, r3, #16
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a98a:	6978      	ldr	r0, [r7, #20]
 800a98c:	f7f9 f926 	bl	8003bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a990:	bf00      	nop
 800a992:	3718      	adds	r7, #24
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a9b6:	68f8      	ldr	r0, [r7, #12]
 800a9b8:	f7f9 f910 	bl	8003bdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9bc:	bf00      	nop
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9da:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f7f9 fb04 	bl	8003ff8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9f0:	bf00      	nop
 800a9f2:	3708      	adds	r7, #8
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800aa00:	bf00      	nop
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800aa14:	bf00      	nop
 800aa16:	370c      	adds	r7, #12
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr

0800aa20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800aa28:	bf00      	nop
 800aa2a:	370c      	adds	r7, #12
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d101      	bne.n	800aa4a <HAL_UARTEx_DisableFifoMode+0x16>
 800aa46:	2302      	movs	r3, #2
 800aa48:	e027      	b.n	800aa9a <HAL_UARTEx_DisableFifoMode+0x66>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2201      	movs	r2, #1
 800aa4e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2224      	movs	r2, #36	; 0x24
 800aa56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 0201 	bic.w	r2, r2, #1
 800aa70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2220      	movs	r2, #32
 800aa8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800aa98:	2300      	movs	r3, #0
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3714      	adds	r7, #20
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa4:	4770      	bx	lr

0800aaa6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aaa6:	b580      	push	{r7, lr}
 800aaa8:	b084      	sub	sp, #16
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
 800aaae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d101      	bne.n	800aabe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aaba:	2302      	movs	r3, #2
 800aabc:	e02d      	b.n	800ab1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2224      	movs	r2, #36	; 0x24
 800aaca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f022 0201 	bic.w	r2, r2, #1
 800aae4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	683a      	ldr	r2, [r7, #0]
 800aaf6:	430a      	orrs	r2, r1
 800aaf8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 f850 	bl	800aba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2200      	movs	r2, #0
 800ab14:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800ab18:	2300      	movs	r3, #0
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3710      	adds	r7, #16
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab22:	b580      	push	{r7, lr}
 800ab24:	b084      	sub	sp, #16
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
 800ab2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d101      	bne.n	800ab3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ab36:	2302      	movs	r3, #2
 800ab38:	e02d      	b.n	800ab96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2224      	movs	r2, #36	; 0x24
 800ab46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	681a      	ldr	r2, [r3, #0]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f022 0201 	bic.w	r2, r2, #1
 800ab60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	683a      	ldr	r2, [r7, #0]
 800ab72:	430a      	orrs	r2, r1
 800ab74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 f812 	bl	800aba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	68fa      	ldr	r2, [r7, #12]
 800ab82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2220      	movs	r2, #32
 800ab88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
	...

0800aba0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b089      	sub	sp, #36	; 0x24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800aba8:	4a2f      	ldr	r2, [pc, #188]	; (800ac68 <UARTEx_SetNbDataToProcess+0xc8>)
 800abaa:	f107 0314 	add.w	r3, r7, #20
 800abae:	e892 0003 	ldmia.w	r2, {r0, r1}
 800abb2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800abb6:	4a2d      	ldr	r2, [pc, #180]	; (800ac6c <UARTEx_SetNbDataToProcess+0xcc>)
 800abb8:	f107 030c 	add.w	r3, r7, #12
 800abbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800abc0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d108      	bne.n	800abde <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2201      	movs	r2, #1
 800abd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2201      	movs	r2, #1
 800abd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800abdc:	e03d      	b.n	800ac5a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800abde:	2308      	movs	r3, #8
 800abe0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800abe2:	2308      	movs	r3, #8
 800abe4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	0e5b      	lsrs	r3, r3, #25
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	f003 0307 	and.w	r3, r3, #7
 800abf4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	0f5b      	lsrs	r3, r3, #29
 800abfe:	b2db      	uxtb	r3, r3
 800ac00:	f003 0307 	and.w	r3, r3, #7
 800ac04:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac06:	7fbb      	ldrb	r3, [r7, #30]
 800ac08:	7f3a      	ldrb	r2, [r7, #28]
 800ac0a:	f107 0120 	add.w	r1, r7, #32
 800ac0e:	440a      	add	r2, r1
 800ac10:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800ac14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac18:	7f3a      	ldrb	r2, [r7, #28]
 800ac1a:	f107 0120 	add.w	r1, r7, #32
 800ac1e:	440a      	add	r2, r1
 800ac20:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac24:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac28:	b29a      	uxth	r2, r3
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac30:	7ffb      	ldrb	r3, [r7, #31]
 800ac32:	7f7a      	ldrb	r2, [r7, #29]
 800ac34:	f107 0120 	add.w	r1, r7, #32
 800ac38:	440a      	add	r2, r1
 800ac3a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800ac3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac42:	7f7a      	ldrb	r2, [r7, #29]
 800ac44:	f107 0120 	add.w	r1, r7, #32
 800ac48:	440a      	add	r2, r1
 800ac4a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac4e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ac5a:	bf00      	nop
 800ac5c:	3724      	adds	r7, #36	; 0x24
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop
 800ac68:	0800adc8 	.word	0x0800adc8
 800ac6c:	0800add0 	.word	0x0800add0

0800ac70 <__errno>:
 800ac70:	4b01      	ldr	r3, [pc, #4]	; (800ac78 <__errno+0x8>)
 800ac72:	6818      	ldr	r0, [r3, #0]
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	20000034 	.word	0x20000034

0800ac7c <__libc_init_array>:
 800ac7c:	b570      	push	{r4, r5, r6, lr}
 800ac7e:	4e0d      	ldr	r6, [pc, #52]	; (800acb4 <__libc_init_array+0x38>)
 800ac80:	4c0d      	ldr	r4, [pc, #52]	; (800acb8 <__libc_init_array+0x3c>)
 800ac82:	1ba4      	subs	r4, r4, r6
 800ac84:	10a4      	asrs	r4, r4, #2
 800ac86:	2500      	movs	r5, #0
 800ac88:	42a5      	cmp	r5, r4
 800ac8a:	d109      	bne.n	800aca0 <__libc_init_array+0x24>
 800ac8c:	4e0b      	ldr	r6, [pc, #44]	; (800acbc <__libc_init_array+0x40>)
 800ac8e:	4c0c      	ldr	r4, [pc, #48]	; (800acc0 <__libc_init_array+0x44>)
 800ac90:	f000 f882 	bl	800ad98 <_init>
 800ac94:	1ba4      	subs	r4, r4, r6
 800ac96:	10a4      	asrs	r4, r4, #2
 800ac98:	2500      	movs	r5, #0
 800ac9a:	42a5      	cmp	r5, r4
 800ac9c:	d105      	bne.n	800acaa <__libc_init_array+0x2e>
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aca4:	4798      	blx	r3
 800aca6:	3501      	adds	r5, #1
 800aca8:	e7ee      	b.n	800ac88 <__libc_init_array+0xc>
 800acaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800acae:	4798      	blx	r3
 800acb0:	3501      	adds	r5, #1
 800acb2:	e7f2      	b.n	800ac9a <__libc_init_array+0x1e>
 800acb4:	0800b018 	.word	0x0800b018
 800acb8:	0800b018 	.word	0x0800b018
 800acbc:	0800b018 	.word	0x0800b018
 800acc0:	0800b01c 	.word	0x0800b01c

0800acc4 <memcpy>:
 800acc4:	b510      	push	{r4, lr}
 800acc6:	1e43      	subs	r3, r0, #1
 800acc8:	440a      	add	r2, r1
 800acca:	4291      	cmp	r1, r2
 800accc:	d100      	bne.n	800acd0 <memcpy+0xc>
 800acce:	bd10      	pop	{r4, pc}
 800acd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acd8:	e7f7      	b.n	800acca <memcpy+0x6>

0800acda <memset>:
 800acda:	4402      	add	r2, r0
 800acdc:	4603      	mov	r3, r0
 800acde:	4293      	cmp	r3, r2
 800ace0:	d100      	bne.n	800ace4 <memset+0xa>
 800ace2:	4770      	bx	lr
 800ace4:	f803 1b01 	strb.w	r1, [r3], #1
 800ace8:	e7f9      	b.n	800acde <memset+0x4>
	...

0800acec <sqrtf>:
 800acec:	b510      	push	{r4, lr}
 800acee:	ed2d 8b02 	vpush	{d8}
 800acf2:	b08a      	sub	sp, #40	; 0x28
 800acf4:	eeb0 8a40 	vmov.f32	s16, s0
 800acf8:	f000 f848 	bl	800ad8c <__ieee754_sqrtf>
 800acfc:	4b21      	ldr	r3, [pc, #132]	; (800ad84 <sqrtf+0x98>)
 800acfe:	f993 4000 	ldrsb.w	r4, [r3]
 800ad02:	1c63      	adds	r3, r4, #1
 800ad04:	d02c      	beq.n	800ad60 <sqrtf+0x74>
 800ad06:	eeb4 8a48 	vcmp.f32	s16, s16
 800ad0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad0e:	d627      	bvs.n	800ad60 <sqrtf+0x74>
 800ad10:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ad14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad18:	d522      	bpl.n	800ad60 <sqrtf+0x74>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	4b1a      	ldr	r3, [pc, #104]	; (800ad88 <sqrtf+0x9c>)
 800ad20:	9301      	str	r3, [sp, #4]
 800ad22:	ee18 0a10 	vmov	r0, s16
 800ad26:	2300      	movs	r3, #0
 800ad28:	9308      	str	r3, [sp, #32]
 800ad2a:	f7f5 fbd9 	bl	80004e0 <__aeabi_f2d>
 800ad2e:	2200      	movs	r2, #0
 800ad30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad38:	2300      	movs	r3, #0
 800ad3a:	b9ac      	cbnz	r4, 800ad68 <sqrtf+0x7c>
 800ad3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ad40:	4668      	mov	r0, sp
 800ad42:	f000 f826 	bl	800ad92 <matherr>
 800ad46:	b1b8      	cbz	r0, 800ad78 <sqrtf+0x8c>
 800ad48:	9b08      	ldr	r3, [sp, #32]
 800ad4a:	b11b      	cbz	r3, 800ad54 <sqrtf+0x68>
 800ad4c:	f7ff ff90 	bl	800ac70 <__errno>
 800ad50:	9b08      	ldr	r3, [sp, #32]
 800ad52:	6003      	str	r3, [r0, #0]
 800ad54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad58:	f7f5 fe2c 	bl	80009b4 <__aeabi_d2f>
 800ad5c:	ee00 0a10 	vmov	s0, r0
 800ad60:	b00a      	add	sp, #40	; 0x28
 800ad62:	ecbd 8b02 	vpop	{d8}
 800ad66:	bd10      	pop	{r4, pc}
 800ad68:	4610      	mov	r0, r2
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	f7f5 fd3a 	bl	80007e4 <__aeabi_ddiv>
 800ad70:	2c02      	cmp	r4, #2
 800ad72:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad76:	d1e3      	bne.n	800ad40 <sqrtf+0x54>
 800ad78:	f7ff ff7a 	bl	800ac70 <__errno>
 800ad7c:	2321      	movs	r3, #33	; 0x21
 800ad7e:	6003      	str	r3, [r0, #0]
 800ad80:	e7e2      	b.n	800ad48 <sqrtf+0x5c>
 800ad82:	bf00      	nop
 800ad84:	20000098 	.word	0x20000098
 800ad88:	0800b008 	.word	0x0800b008

0800ad8c <__ieee754_sqrtf>:
 800ad8c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ad90:	4770      	bx	lr

0800ad92 <matherr>:
 800ad92:	2000      	movs	r0, #0
 800ad94:	4770      	bx	lr
	...

0800ad98 <_init>:
 800ad98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad9a:	bf00      	nop
 800ad9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad9e:	bc08      	pop	{r3}
 800ada0:	469e      	mov	lr, r3
 800ada2:	4770      	bx	lr

0800ada4 <_fini>:
 800ada4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ada6:	bf00      	nop
 800ada8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adaa:	bc08      	pop	{r3}
 800adac:	469e      	mov	lr, r3
 800adae:	4770      	bx	lr
