

================================================================
== Vitis HLS Report for 'Loop_Loop1_proc'
================================================================
* Date:           Sun Dec 11 11:12:53 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_fifo (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65537|    65537|  0.655 ms|  0.655 ms|  65537|  65537|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    65536|    65536|         4|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    37|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   3|      0|    21|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    61|    -|
|Register         |        -|   -|     86|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   3|     86|   119|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   7|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_95_p2   |         +|   0|  0|  22|          15|           1|
    |icmp_ln21_fu_89_p2  |      icmp|   0|  0|  13|          15|          16|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  37|          31|          18|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  25|          6|    1|          6|
    |ap_done      |   9|          2|    1|          2|
    |i_fu_46      |   9|          2|   15|         30|
    |real_start   |   9|          2|    1|          2|
    |temp1_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  61|         14|   19|         42|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |data_in_load_reg_130  |  32|   0|   32|          0|
    |i_fu_46               |  15|   0|   15|          0|
    |mul_ln24_reg_135      |  32|   0|   32|          0|
    |start_once_reg        |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  86|   0|   86|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|  Loop_Loop1_proc|  return value|
|data_in_address0  |  out|   14|   ap_memory|          data_in|         array|
|data_in_ce0       |  out|    1|   ap_memory|          data_in|         array|
|data_in_q0        |   in|   32|   ap_memory|          data_in|         array|
|scale             |   in|   32|     ap_none|            scale|        scalar|
|temp1_din         |  out|   32|     ap_fifo|            temp1|       pointer|
|temp1_full_n      |   in|    1|     ap_fifo|            temp1|       pointer|
|temp1_write       |  out|    1|     ap_fifo|            temp1|       pointer|
+------------------+-----+-----+------------+-----------------+--------------+

