// Copyright (c) 2024 RapidStream Design Automation, Inc. and contributors.
// All rights reserved. The contributor(s) of this file has/have agreed to the
// RapidStream Contributor License Agreement.

#include <algorithm>
#include <cassert>
#include <chrono>
#include <cmath>
#include <cstdlib>
#include <iomanip>
#include <iostream>
#include <vector>

#include <ap_int.h>
#include <tapa.h>

#include "../../include/mmio.h"
#include "../../include/sparse_helper.h"
#include "callipepla.h"

using std::cout;
using std::endl;
using std::ifstream;
using std::max;
using std::min;
using std::string;
using std::vector;

template <typename T>
using aligned_vector = std::vector<T, tapa::aligned_allocator<T>>;

void spmv_CSR_FP64(const int M, const int K, const int NNZ,
                   const vector<int>& CSRRowPtr, const vector<int>& CSRColIndex,
                   const vector<float>& CSRVal, const vector<double>& vec_X,
                   vector<double>& vec_Y) {
  // A: sparse matrix, M x K
  // X: dense vector, K x 1
  // Y: dense vecyor, M x 1
  // output vec_Y = ALPHA * mat_A * vec_X + BETA * vec_Y
  // dense matrices: column major

  vec_Y.resize(M, 0.0);
  for (int i = 0; i < M; ++i) {
    double psum = 0.0;
    for (int j = CSRRowPtr[i]; j < CSRRowPtr[i + 1]; ++j) {
      double tmp_mult = ((double)CSRVal[j]) * vec_X[CSRColIndex[j]];
      psum += tmp_mult;
    }
    vec_Y[i] = psum;
  }
}

void FP64_to_FP32(const int M, const vector<double>& vec_X,
                  vector<float>& vec_Y) {
  vec_Y.resize(M);
  for (int i = 0; i < M; ++i) {
    vec_Y[i] = (float)vec_X[i];
  }
}

void get_diag_A(const int M, const int K, const int NNZ,
                const vector<int>& CSRRowPtr, const vector<int>& CSRColIndex,
                const vector<double>& CSRVal, vector<double>& diag_A) {
  diag_A.resize(M, 0.0);
  for (int i = 0; i < M; ++i) {
    for (int j = CSRRowPtr[i]; j < CSRRowPtr[i + 1]; ++j) {
      if (CSRColIndex[j] == i) {
        diag_A[i] = CSRVal[j];
        break;
      }
    }
  }
}

int main(int argc, char** argv) {
  gflags::ParseCommandLineFlags(&argc, &argv, /*remove_flags=*/true);

  printf("start host JPCG\n");
  int num_ites = 1;

  if (argc == 3) {
    num_ites = atoi(argv[2]);
  } else if (argc != 2) {
    cout << "Usage: " << argv[0] << " [matrix A file] [num_ites]" << std::endl;
    return EXIT_FAILURE;
  }

  char* filename_A = argv[1];

  cout << "num_ites = " << num_ites << "\n";

  int M, K, nnz;
  vector<int> CSCColPtr;
  vector<int> CSCRowIndex;
  vector<double> CSCVal;
  vector<int> CSRRowPtr;
  vector<int> CSRColIndex;
  vector<double> CSRVal;

  cout << "Reading sparse A matrix ...";

  read_suitsparse_matrix_FP64(filename_A, CSCColPtr, CSCRowIndex, CSCVal, M, K,
                              nnz, CSC);
  assert(M == K);

  CSC_2_CSR(M, K, nnz, CSCColPtr, CSCRowIndex, CSCVal, CSRRowPtr, CSRColIndex,
            CSRVal);

  cout << "done\n";

  cout << "Matrix size: \n";
  cout << "A: sparse matrix, " << M << " x " << K << ". NNZ = " << nnz << "\n";

  vector<float> CSRVal_f(nnz);
  FP64_to_FP32(nnz, CSRVal, CSRVal_f);

  vector<float> CSCVal_f;
  FP64_to_FP32(nnz, CSCVal, CSCVal_f);

  cout << "Preparing sparse A for FPGA with " << NUM_CH_SPARSE
       << " HBM channels ...";

  vector<vector<edge<float>>> edge_list_pes;
  vector<int> edge_list_ptr;

  generate_edge_list_for_all_PEs(
      CSCColPtr,             // const vector<int> & CSCColPtr,
      CSCRowIndex,           // const vector<int> & CSCRowIndex,
      CSCVal_f,              // const vector<float> & CSCVal,
      NUM_CH_SPARSE * 8,     // const int NUM_PE,
      M,                     // const int NUM_ROW,
      K,                     // const int NUM_COLUMN,
      WINDOW_SIZE,           // const int WINDOW_SIZE,
      edge_list_pes,         // vector<vector<edge> > & edge_list_pes,
      edge_list_ptr,         // vector<int> & edge_list_ptr,
      DEP_DIST_LOAD_STORE);  // const int DEP_DIST_LOAD_STORE = 10)

  aligned_vector<int> edge_list_ptr_fpga;
  int edge_list_ptr_fpga_size = ((edge_list_ptr.size() + 15) / 16) * 16;
  int edge_list_ptr_fpga_chunk_size =
      ((edge_list_ptr_fpga_size + 1023) / 1024) * 1024;
  edge_list_ptr_fpga.resize(edge_list_ptr_fpga_chunk_size, 0);
  for (int i = 0; i < edge_list_ptr.size(); ++i) {
    edge_list_ptr_fpga[i] = edge_list_ptr[i];
  }

  vector<aligned_vector<unsigned long>> sparse_A_fpga_vec(NUM_CH_SPARSE);
  int sparse_A_fpga_column_size =
      8 * edge_list_ptr[edge_list_ptr.size() - 1] * 4 / 4;
  int sparse_A_fpga_chunk_size =
      ((sparse_A_fpga_column_size + 511) / 512) * 512;

  edge_list_64bit_fp32(edge_list_pes, edge_list_ptr, sparse_A_fpga_vec,
                       NUM_CH_SPARSE);

  cout << "done\n";

  /* CG */
  vector<double> x(M, 0.0);
  vector<double> b(M, 1.0);

  vector<double> r(M, 0.0);
  vector<double> p(M, 0.0);
  vector<double> z(M, 0.0);

  vector<double> diag_A(M, 0.0);
  get_diag_A(M, K, nnz, CSRRowPtr, CSRColIndex, CSRVal, diag_A);

  // copy x to p to perform the preprocessing step of CG solver
  for (int i = 0; i < M; ++i) {
    p[i] = x[i];
  }

  // copy b to r to perform the preprocessing step of CG solver
  for (int i = 0; i < M; ++i) {
    r[i] = b[i];
  }

  int vec_fpga_column_size = ((M + 8 - 1) / 8) * 8;
  int vec_fpga_chunk_size = ((vec_fpga_column_size + 511) / 512) * 512;
  vector<aligned_vector<double>> vec_X_fpga(2);
  vector<aligned_vector<double>> vec_P_fpga(2);
  aligned_vector<double> vec_AP_fpga(vec_fpga_chunk_size, 0.0);
  vector<aligned_vector<double>> vec_R_fpga(2);

  for (int i = 0; i < 2; ++i) {
    vec_X_fpga[i].resize(vec_fpga_chunk_size, 0.0);
    vec_P_fpga[i].resize(vec_fpga_chunk_size, 0.0);
    // vec_AP_fpga[i].resize(vec_fpga_chunk_size, 0.0);
    vec_R_fpga[i].resize(vec_fpga_chunk_size, 0.0);
  }

  for (int i = 0; i < M; ++i) {
    vec_X_fpga[0][i] = x[i];
    vec_P_fpga[0][i] = p[i];
    vec_R_fpga[0][i] = r[i];
  }

  aligned_vector<double> vec_RES_fpga(((num_ites + 1 + 511) / 512) * 512, 0.0);

  aligned_vector<double> diag_A_fpga(vec_fpga_chunk_size, 0.0);
  for (int i = 0; i < M; ++i) {
    diag_A_fpga[i] = diag_A[i];
  }

  std::string bitstream;
  if (const auto bitstream_ptr = getenv("TAPAB")) {
    bitstream = bitstream_ptr;
  }

  int MAX_SIZE_edge_LIST_PTR = edge_list_ptr.size() - 1;
  int MAX_LEN_edge_PTR = edge_list_ptr[MAX_SIZE_edge_LIST_PTR];

  const double th_termination = 1e-12;

  cout << "launch kernel\n";
  double time_taken = tapa::invoke(
      Callipepla, bitstream, tapa::read_only_mmap<int>(edge_list_ptr_fpga),
      tapa::read_only_mmaps<unsigned long, NUM_CH_SPARSE>(sparse_A_fpga_vec)
          .reinterpret<ap_uint<512>>(),

      tapa::read_write_mmaps<double, 2>(vec_X_fpga).reinterpret<double_v8>(),
      tapa::read_write_mmaps<double, 2>(vec_P_fpga).reinterpret<double_v8>(),
      tapa::read_write_mmap<double>(vec_AP_fpga).reinterpret<double_v8>(),
      tapa::read_write_mmaps<double, 2>(vec_R_fpga).reinterpret<double_v8>(),

      tapa::read_only_mmap<double>(diag_A_fpga).reinterpret<double_v8>(),

      tapa::write_only_mmap<double>(vec_RES_fpga));
  cout << "MAX_SIZE_edge_LIST_PTR " << MAX_SIZE_edge_LIST_PTR << endl;
  cout << "MAX_LEN_edge_PTR " << MAX_LEN_edge_PTR << endl;
  cout << "M " << M << endl;
  cout << "num_ites " << num_ites << endl;
  cout << "th_termination " << th_termination << endl;
  int ite_kernel;
  for (ite_kernel = num_ites;
       (ite_kernel > 0) && (vec_RES_fpga[ite_kernel] < 1e-305); --ite_kernel);

  cout << "res form device ..." << endl;
  for (int i = 0; i < ite_kernel + 1; ++i) {
    cout << "Ite = " << std::setw(5) << i << ", rr = " << vec_RES_fpga[i]
         << endl;
  }

  time_taken *= 1e-9;  // total time in second
  printf("Kernel time is %f ms\n", time_taken * 1000);

  cout << "# Iterations = " << ite_kernel << endl;

  time_taken /= ite_kernel;
  printf("Per iteration time is %f ms\n", time_taken * 1000);

  return 0;
}
