// Seed: 3735246064
module module_0 (
    input wand module_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9
);
  initial begin : LABEL_0
    $unsigned(38);
    ;
  end
  assign module_1.id_6 = 0;
  wire [-1 : 1] id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output wor id_17,
    input tri id_18,
    input supply0 id_19,
    input wire id_20,
    input tri id_21,
    output tri id_22,
    input wor id_23,
    output supply1 id_24,
    input tri0 id_25
);
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_25,
      id_22,
      id_12,
      id_17,
      id_24,
      id_14,
      id_10,
      id_7
  );
  always @(posedge id_1 or(1)) release id_9;
  assign id_22 = id_13;
endmodule
