--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf -ucf FEB_Fpga_A.ucf

Design file:              FEB_Fpga_A.ncd
Physical constraint file: FEB_Fpga_A.pcf
Device,package,speed:     xc6slx25,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: Sys_PLL/dcm_sp_inst/CLK2X
  Logical resource: Sys_PLL/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 3.580ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Sys_PLL/dcm_sp_inst/CLKFX
  Logical resource: Sys_PLL/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: Sys_PLL/clkfx
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Sys_PLL/dcm_sp_inst/CLKIN
  Logical resource: Sys_PLL/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0]" 2.083 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0]" 2.083 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I
  Location pin: BUFIO2_X4Y18.I
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_m
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB
  Location pin: BUFIO2_X4Y18.IB
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_s
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_inst/I
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_inst/I
  Location pin: BUFIO2_X4Y19.I
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1]" 2.083 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1]" 2.083 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_m
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_s
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_inst/I
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_inst/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P 
/ 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 373 paths analyzed, 131 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.312ns.
--------------------------------------------------------------------------------

Paths for end point FMRx1/Rx_Done_Req (SLICE_X15Y24.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/Rx_Out_Done (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          1.250ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.363ns (1.629 - 1.992)
  Source Clock:         SysClk rising at 18.750ns
  Destination Clock:    Clk200MHz rising at 20.000ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/Rx_Out_Done to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.447   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Out_Done
    SLICE_X14Y23.D5      net (fanout=56)       0.380   FMRx1/Rx_Out_Done
    SLICE_X14Y23.DMUX    Tilo                  0.261   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.AX      net (fanout=1)        0.456   FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.CLK     Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.771ns logic, 0.836ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_2 (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.363 - 0.314)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_2 to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.BQ      Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_2
    SLICE_X14Y23.C3      net (fanout=13)       1.541   FMRx1/RxBitWdth<2>
    SLICE_X14Y23.C       Tilo                  0.204   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X14Y23.D4      net (fanout=2)        0.552   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X14Y23.DMUX    Tilo                  0.261   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.AX      net (fanout=1)        0.456   FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.CLK     Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (0.919ns logic, 2.549ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/Rx_State_FSM_FFd1 (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.363 - 0.314)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/Rx_State_FSM_FFd1 to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.408   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd1
    SLICE_X14Y23.C6      net (fanout=10)       1.364   FMRx1/Rx_State_FSM_FFd1
    SLICE_X14Y23.C       Tilo                  0.204   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X14Y23.D4      net (fanout=2)        0.552   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X14Y23.DMUX    Tilo                  0.261   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.AX      net (fanout=1)        0.456   FMRx1/Rx_Done_Req_rstpot
    SLICE_X15Y24.CLK     Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (0.936ns logic, 2.372ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X20Y17.D1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_2 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_2 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.BQ      Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_2
    SLICE_X14Y23.C3      net (fanout=13)       1.541   FMRx1/RxBitWdth<2>
    SLICE_X14Y23.C       Tilo                  0.204   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X20Y17.B4      net (fanout=2)        1.015   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X20Y17.B       Tilo                  0.205   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X20Y17.D1      net (fanout=1)        0.443   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X20Y17.CLK     Tas                   0.407   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.207ns logic, 2.999ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/Rx_State_FSM_FFd1 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.046ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/Rx_State_FSM_FFd1 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.408   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd1
    SLICE_X14Y23.C6      net (fanout=10)       1.364   FMRx1/Rx_State_FSM_FFd1
    SLICE_X14Y23.C       Tilo                  0.204   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X20Y17.B4      net (fanout=2)        1.015   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X20Y17.B       Tilo                  0.205   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X20Y17.D1      net (fanout=1)        0.443   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X20Y17.CLK     Tas                   0.407   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (1.224ns logic, 2.822ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_1 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.300 - 0.324)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_1 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.391   FMRx1/RxBitWdth<1>
                                                       FMRx1/RxBitWdth_1
    SLICE_X14Y23.C4      net (fanout=13)       1.336   FMRx1/RxBitWdth<1>
    SLICE_X14Y23.C       Tilo                  0.204   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X20Y17.B4      net (fanout=2)        1.015   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X20Y17.B       Tilo                  0.205   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X20Y17.D1      net (fanout=1)        0.443   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X20Y17.CLK     Tas                   0.407   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (1.207ns logic, 2.794ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/data_15 (SLICE_X7Y29.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_2 (FF)
  Destination:          FMRx1/data_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.428 - 0.314)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_2 to FMRx1/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.BQ      Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_2
    SLICE_X15Y23.C2      net (fanout=13)       1.662   FMRx1/RxBitWdth<2>
    SLICE_X15Y23.C       Tilo                  0.259   Buff_Rd_Ptr_1_5<6>
                                                       FMRx1/PWR_127_o_GND_991_o_AND_135_o1
    SLICE_X7Y29.CE       net (fanout=4)        1.021   FMRx1/PWR_127_o_GND_991_o_AND_135_o
    SLICE_X7Y29.CLK      Tceck                 0.363   FMRx1/data<19>
                                                       FMRx1/data_15
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.013ns logic, 2.683ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_3 (FF)
  Destination:          FMRx1/data_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.114ns (0.428 - 0.314)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_3 to FMRx1/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.DQ      Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_3
    SLICE_X15Y23.C4      net (fanout=13)       1.446   FMRx1/RxBitWdth<3>
    SLICE_X15Y23.C       Tilo                  0.259   Buff_Rd_Ptr_1_5<6>
                                                       FMRx1/PWR_127_o_GND_991_o_AND_135_o1
    SLICE_X7Y29.CE       net (fanout=4)        1.021   FMRx1/PWR_127_o_GND_991_o_AND_135_o
    SLICE_X7Y29.CLK      Tceck                 0.363   FMRx1/data<19>
                                                       FMRx1/data_15
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.013ns logic, 2.467ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_1 (FF)
  Destination:          FMRx1/data_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.428 - 0.324)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_1 to FMRx1/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.391   FMRx1/RxBitWdth<1>
                                                       FMRx1/RxBitWdth_1
    SLICE_X15Y23.C3      net (fanout=13)       1.359   FMRx1/RxBitWdth<1>
    SLICE_X15Y23.C       Tilo                  0.259   Buff_Rd_Ptr_1_5<6>
                                                       FMRx1/PWR_127_o_GND_991_o_AND_135_o1
    SLICE_X7Y29.CE       net (fanout=4)        1.021   FMRx1/PWR_127_o_GND_991_o_AND_135_o
    SLICE_X7Y29.CLK      Tceck                 0.363   FMRx1/data<19>
                                                       FMRx1/data_15
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.013ns logic, 2.380ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FMRx1/data_8 (SLICE_X6Y28.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/data_7 (FF)
  Destination:          FMRx1/data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/data_7 to FMRx1/data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.BQ       Tcko                  0.198   FMRx1/data<14>
                                                       FMRx1/data_7
    SLICE_X6Y28.A5       net (fanout=3)        0.081   FMRx1/data<7>
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.131   FMRx1/data<13>
                                                       FMRx1/data<7>_rt
                                                       FMRx1/data_8
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.329ns logic, 0.081ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X20Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/Rx_State_FSM_FFd2 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/Rx_State_FSM_FFd2 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.CQ      Tcko                  0.200   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2
    SLICE_X20Y17.CX      net (fanout=9)        0.114   FMRx1/Rx_State_FSM_FFd2
    SLICE_X20Y17.CLK     Tckdi       (-Th)    -0.106   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.306ns logic, 0.114ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/RxBitWdth_3 (SLICE_X21Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/RxBitWdth_3 (FF)
  Destination:          FMRx1/RxBitWdth_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/RxBitWdth_3 to FMRx1/RxBitWdth_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.DQ      Tcko                  0.198   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_3
    SLICE_X21Y17.D6      net (fanout=13)       0.048   FMRx1/RxBitWdth<3>
    SLICE_X21Y17.CLK     Tah         (-Th)    -0.215   FMRx1/RxBitWdth<3>
                                                       FMRx1/Mcount_RxBitWdth_xor<3>11
                                                       FMRx1/RxBitWdth_3
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.413ns logic, 0.048ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkout2_buf/I0
  Logical resource: Sys_PLL/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkf_buf/I0
  Logical resource: Sys_PLL/clkf_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: FMRx1/Rx_NRZ/CLK
  Logical resource: FMRx1/Rx_NRZ/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: Clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P 
/ 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171681 paths analyzed, 8549 endpoints analyzed, 298 failing endpoints
 298 timing errors detected. (298 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.570ns.
--------------------------------------------------------------------------------

Paths for end point uBunch_7 (SLICE_X4Y28.A3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_3 (FF)
  Destination:          uBunch_7 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.204ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (1.702 - 2.054)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_3 to uBunch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.DMUX     Tshcko                0.461   FMRx1/data<14>
                                                       FMRx1/data_3
    SLICE_X6Y27.A1       net (fanout=3)        0.820   FMRx1/data<3>
    SLICE_X6Y27.A        Tilo                  0.203   FMRx1/data<9>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y29.C3       net (fanout=2)        0.496   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y29.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y28.A3       net (fanout=15)       0.679   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y28.CLK      Tas                   0.341   uBunch<0>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301
                                                       uBunch_7
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (1.209ns logic, 1.995ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_15 (FF)
  Destination:          uBunch_7 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.045ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.353ns (1.702 - 2.055)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_15 to uBunch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DMUX     Tshcko                0.461   FMRx1/data<19>
                                                       FMRx1/data_15
    SLICE_X7Y28.B2       net (fanout=3)        0.668   FMRx1/data<15>
    SLICE_X7Y28.B        Tilo                  0.259   FMRx1/data<14>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>3
    SLICE_X6Y29.C4       net (fanout=2)        0.433   GND_6_o_Rx1Dat[19]_equal_1963_o<19>2
    SLICE_X6Y29.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y28.A3       net (fanout=15)       0.679   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y28.CLK      Tas                   0.341   uBunch<0>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301
                                                       uBunch_7
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.265ns logic, 1.780ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_5 (FF)
  Destination:          uBunch_7 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.918ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.352ns (1.702 - 2.054)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_5 to uBunch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BMUX     Tshcko                0.488   FMRx1/data<13>
                                                       FMRx1/data_5
    SLICE_X6Y27.A3       net (fanout=3)        0.507   FMRx1/data<5>
    SLICE_X6Y27.A        Tilo                  0.203   FMRx1/data<9>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y29.C3       net (fanout=2)        0.496   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y29.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y28.A3       net (fanout=15)       0.679   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y28.CLK      Tas                   0.341   uBunch<0>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT301
                                                       uBunch_7
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.236ns logic, 1.682ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point uBunch_28 (SLICE_X5Y29.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_3 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.097ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.350ns (1.704 - 2.054)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_3 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.DMUX     Tshcko                0.461   FMRx1/data<14>
                                                       FMRx1/data_3
    SLICE_X6Y27.A1       net (fanout=3)        0.820   FMRx1/data<3>
    SLICE_X6Y27.A        Tilo                  0.203   FMRx1/data<9>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B5       net (fanout=2)        0.517   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y29.C4       net (fanout=17)       0.515   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y29.CLK      Tas                   0.322   uBunch<9>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.245ns logic, 1.852ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_6 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.916ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.351ns (1.704 - 2.055)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_6 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AMUX     Tshcko                0.461   FMRx1/data<19>
                                                       FMRx1/data_6
    SLICE_X7Y28.A2       net (fanout=3)        0.610   FMRx1/data<6>
    SLICE_X7Y28.A        Tilo                  0.259   FMRx1/data<14>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>2
    SLICE_X5Y28.B3       net (fanout=2)        0.490   GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y29.C4       net (fanout=17)       0.515   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y29.CLK      Tas                   0.322   uBunch<9>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.301ns logic, 1.615ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_11 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.898ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.351ns (1.704 - 2.055)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_11 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CMUX     Tshcko                0.461   FMRx1/data<19>
                                                       FMRx1/data_11
    SLICE_X7Y28.A5       net (fanout=3)        0.592   FMRx1/data<11>
    SLICE_X7Y28.A        Tilo                  0.259   FMRx1/data<14>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>2
    SLICE_X5Y28.B3       net (fanout=2)        0.490   GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y29.C4       net (fanout=17)       0.515   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y29.CLK      Tas                   0.322   uBunch<9>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.301ns logic, 1.597ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point uBunch_1 (SLICE_X5Y27.D5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_3 (FF)
  Destination:          uBunch_1 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.011ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.354ns (1.700 - 2.054)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_3 to uBunch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.DMUX     Tshcko                0.461   FMRx1/data<14>
                                                       FMRx1/data_3
    SLICE_X6Y27.A1       net (fanout=3)        0.820   FMRx1/data<3>
    SLICE_X6Y27.A        Tilo                  0.203   FMRx1/data<9>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B5       net (fanout=2)        0.517   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y27.D5       net (fanout=17)       0.429   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y27.CLK      Tas                   0.322   uBunch<1>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121
                                                       uBunch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.245ns logic, 1.766ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_6 (FF)
  Destination:          uBunch_1 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.830ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.355ns (1.700 - 2.055)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_6 to uBunch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AMUX     Tshcko                0.461   FMRx1/data<19>
                                                       FMRx1/data_6
    SLICE_X7Y28.A2       net (fanout=3)        0.610   FMRx1/data<6>
    SLICE_X7Y28.A        Tilo                  0.259   FMRx1/data<14>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>2
    SLICE_X5Y28.B3       net (fanout=2)        0.490   GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y27.D5       net (fanout=17)       0.429   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y27.CLK      Tas                   0.322   uBunch<1>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121
                                                       uBunch_1
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.301ns logic, 1.529ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_11 (FF)
  Destination:          uBunch_1 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.812ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.355ns (1.700 - 2.055)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_11 to uBunch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CMUX     Tshcko                0.461   FMRx1/data<19>
                                                       FMRx1/data_11
    SLICE_X7Y28.A5       net (fanout=3)        0.592   FMRx1/data<11>
    SLICE_X7Y28.A        Tilo                  0.259   FMRx1/data<14>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>2
    SLICE_X5Y28.B3       net (fanout=2)        0.490   GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X5Y28.B        Tilo                  0.259   uBunch<25>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X5Y27.D5       net (fanout=17)       0.429   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X5Y27.CLK      Tas                   0.322   uBunch<1>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT121
                                                       uBunch_1
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.301ns logic, 1.511ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P / 1.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 (FF)
  Destination:          EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.175 - 0.166)
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 to EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y18.BQ      Tcko                  0.198   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<8>
                                                       EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    RAMB16_X2Y8.ADDRA8   net (fanout=7)        0.133   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
    RAMB16_X2Y8.CLKA     Trckc_ADDRA (-Th)     0.066   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.132ns logic, 0.133ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (SLICE_X10Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.222 - 0.227)
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.200   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X10Y62.CE      net (fanout=15)       0.163   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X10Y62.CLK     Tckce       (-Th)     0.108   DDRAddrOut<15>
                                                       DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.092ns logic, 0.163ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14 (SLICE_X10Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.222 - 0.227)
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y62.DQ       Tcko                  0.200   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X10Y62.CE      net (fanout=15)       0.163   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X10Y62.CLK     Tckce       (-Th)     0.104   DDRAddrOut<15>
                                                       DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.096ns logic, 0.163ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X29Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FBDiv (FF)
  Destination:          SqWav (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.348 - 0.356)
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FBDiv to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.DQ      Tcko                  0.447   FBDiv
                                                       FBDiv
    SLICE_X29Y43.D6      net (fanout=2)        0.569   FBDiv
    SLICE_X29Y43.CLK     Tas                   0.322   SqWav
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.769ns logic, 0.569ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X29Y43.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SqWav (FF)
  Destination:          SqWav (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SqWav to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.DQ      Tcko                  0.391   SqWav
                                                       SqWav
    SLICE_X29Y43.D5      net (fanout=2)        0.383   SqWav
    SLICE_X29Y43.CLK     Tas                   0.322   SqWav
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.713ns logic, 0.383ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point FBDiv (SLICE_X30Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FBDiv (FF)
  Destination:          FBDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FBDiv to FBDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.DQ      Tcko                  0.447   FBDiv
                                                       FBDiv
    SLICE_X30Y44.D6      net (fanout=2)        0.128   FBDiv
    SLICE_X30Y44.CLK     Tas                   0.289   FBDiv
                                                       FBDiv_inv1_INV_0
                                                       FBDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.736ns logic, 0.128ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FBDiv (SLICE_X30Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FBDiv (FF)
  Destination:          FBDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FBDiv to FBDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.DQ      Tcko                  0.234   FBDiv
                                                       FBDiv
    SLICE_X30Y44.D6      net (fanout=2)        0.026   FBDiv
    SLICE_X30Y44.CLK     Tah         (-Th)    -0.197   FBDiv
                                                       FBDiv_inv1_INV_0
                                                       FBDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X29Y43.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SqWav (FF)
  Destination:          SqWav (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SqWav to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.DQ      Tcko                  0.198   SqWav
                                                       SqWav
    SLICE_X29Y43.D5      net (fanout=2)        0.191   SqWav
    SLICE_X29Y43.CLK     Tah         (-Th)    -0.215   SqWav
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.413ns logic, 0.191ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X29Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FBDiv (FF)
  Destination:          SqWav (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.131 - 0.114)
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FBDiv to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.DQ      Tcko                  0.234   FBDiv
                                                       FBDiv
    SLICE_X29Y43.D6      net (fanout=2)        0.391   FBDiv
    SLICE_X29Y43.CLK     Tah         (-Th)    -0.215   SqWav
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.449ns logic, 0.391ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkout3_buf/I0
  Logical resource: Sys_PLL/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Sys_PLL/clk0
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: FBDiv/SR
  Logical resource: FBDiv/SR
  Location pin: SLICE_X30Y44.SR
  Clock network: CpldRst_inv
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: FBDiv/CLK
  Logical resource: FBDiv/CK
  Location pin: SLICE_X30Y44.CLK
  Clock network: PhDetClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         
"LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /         
0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11012 paths analyzed, 1095 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.904ns.
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.703ns (1.668 - 2.371)
  Source Clock:         LPDDRCtrl/c3_sysclk_2x_180 rising at 17.500ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                           LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y62.AX           net (fanout=1)        0.748   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y62.CLK          Tdick                 0.063   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.811ns (1.063ns logic, 0.748ns route)
                                                           (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X0Y59.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.159ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X2Y53.B3       net (fanout=10)       1.374   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X2Y53.B        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X1Y62.B1       net (fanout=1)        1.699   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X1Y62.B        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y62.C4       net (fanout=4)        0.309   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X1Y59.C1       net (fanout=4)        0.791   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X1Y59.C        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (2.241ns logic, 5.918ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.988ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.440 - 0.448)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.BQ       Tcko                  0.391   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X4Y56.B1       net (fanout=11)       1.523   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X4Y56.B        Tilo                  0.205   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X4Y56.D1       net (fanout=1)        0.443   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1
    SLICE_X4Y56.DMUX     Tilo                  0.251   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X1Y60.C1       net (fanout=1)        1.464   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X1Y60.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<2>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12
    SLICE_X1Y60.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X1Y60.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<2>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X1Y59.D2       net (fanout=2)        0.595   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.988ns (2.218ns logic, 5.770ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.440 - 0.448)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y58.AQ       Tcko                  0.391   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X1Y53.A2       net (fanout=2)        1.339   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X1Y53.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.B2       net (fanout=1)        1.486   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X1Y62.B        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y62.C4       net (fanout=4)        0.309   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X1Y59.C1       net (fanout=4)        0.791   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X1Y59.C        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (2.280ns logic, 5.670ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X0Y59.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X2Y53.B3       net (fanout=10)       1.374   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X2Y53.B        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X1Y62.B1       net (fanout=1)        1.699   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X1Y62.B        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y62.C4       net (fanout=4)        0.309   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X1Y59.C1       net (fanout=4)        0.791   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X1Y59.C        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.314   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (2.220ns logic, 5.918ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.967ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.440 - 0.448)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.BQ       Tcko                  0.391   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X4Y56.B1       net (fanout=11)       1.523   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X4Y56.B        Tilo                  0.205   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X4Y56.D1       net (fanout=1)        0.443   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1
    SLICE_X4Y56.DMUX     Tilo                  0.251   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X1Y60.C1       net (fanout=1)        1.464   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X1Y60.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<2>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12
    SLICE_X1Y60.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X1Y60.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<2>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X1Y59.D2       net (fanout=2)        0.595   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.314   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.967ns (2.197ns logic, 5.770ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.929ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.440 - 0.448)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y58.AQ       Tcko                  0.391   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X1Y53.A2       net (fanout=2)        1.339   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X1Y53.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.B2       net (fanout=1)        1.486   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X1Y62.B        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y62.C4       net (fanout=4)        0.309   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y62.C        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X1Y59.C1       net (fanout=4)        0.791   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X1Y59.C        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111
    SLICE_X1Y59.D        Tilo                  0.259   TxPDat<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D1       net (fanout=1)        0.648   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X3Y59.D        Tilo                  0.259   TxPDat<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X0Y59.CE       net (fanout=2)        0.880   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X0Y59.CLK      Tceck                 0.314   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.929ns (2.259ns logic, 5.670ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1 (SLICE_X3Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.AQ       Tcko                  0.198   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.SR       net (fanout=44)       0.298   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.CLK      Tcksr       (-Th)     0.131   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.067ns logic, 0.298ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2 (SLICE_X3Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.AQ       Tcko                  0.198   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.SR       net (fanout=44)       0.298   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.CLK      Tcksr       (-Th)     0.128   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.070ns logic, 0.298ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5 (SLICE_X3Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.AQ       Tcko                  0.198   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.SR       net (fanout=44)       0.298   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y50.CLK      Tcksr       (-Th)     0.121   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3-In
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.077ns logic, 0.298ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: LPDDRCtrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X4Y61.CLK
  Clock network: LPDDRCtrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" TS_VXO_P / 2 
PHASE         2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" TS_VXO_P / 2 PHASE
        2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: LPDDRCtrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" TS_VXO_P / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" TS_VXO_P / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: LPDDRCtrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 
0.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.029ns.
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X31Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.331 - 0.388)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.AQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A5      net (fanout=1)        0.787   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X31Y49.SR      net (fanout=4)        1.052   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X31Y49.CLK     Trck                  0.348   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (1.015ns logic, 1.839ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10 (SLICE_X31Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.331 - 0.388)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.AQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A5      net (fanout=1)        0.787   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X31Y49.SR      net (fanout=4)        1.052   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X31Y49.CLK     Trck                  0.324   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.991ns logic, 1.839ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9 (SLICE_X31Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.331 - 0.388)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.AQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A5      net (fanout=1)        0.787   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X25Y48.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X31Y49.SR      net (fanout=4)        1.052   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X31Y49.CLK     Trck                  0.304   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.971ns logic, 1.839ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 0.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X29Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.CQ      Tcko                  0.198   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2
    SLICE_X29Y49.DX      net (fanout=1)        0.136   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<2>
    SLICE_X29Y49.CLK     Tckdi       (-Th)    -0.059   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X30Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.CQ      Tcko                  0.234   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18
    SLICE_X30Y49.DX      net (fanout=1)        0.158   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<18>
    SLICE_X30Y49.CLK     Tckdi       (-Th)    -0.041   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5 (SLICE_X29Y49.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.AMUX    Tshcko                0.244   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4
    SLICE_X29Y49.B4      net (fanout=1)        0.101   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<4>
    SLICE_X29Y49.CLK     Tah         (-Th)    -0.155   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<4>_rt
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.399ns logic, 0.101ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 0.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CLK
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CK
  Location pin: SLICE_X24Y48.CLK
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR
  Location pin: SLICE_X24Y48.SR
  Clock network: DDR_Reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkn_0_ = PERIOD TIMEGRP "rxioclkn_0_" TS_AFEDCO_P0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP   
      "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31958 paths analyzed, 7263 endpoints analyzed, 189 failing endpoints
 189 timing errors detected. (189 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.834ns.
--------------------------------------------------------------------------------

Paths for end point HistAddra_0_2 (SLICE_X39Y42.BX), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (0.455 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B1      net (fanout=2)        1.968   n3398<51>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X38Y41.C4      net (fanout=160)      0.802   n0063
    SLICE_X38Y41.C       Tilo                  0.204   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X38Y41.D5      net (fanout=13)       0.220   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X38Y41.D       Tilo                  0.203   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111
    SLICE_X37Y42.A3      net (fanout=8)        0.532   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
    SLICE_X37Y42.A       Tilo                  0.259   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X37Y42.B5      net (fanout=1)        0.635   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X37Y42.BMUX    Tilo                  0.313   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X39Y42.BX      net (fanout=1)        0.406   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X39Y42.CLK     Tdick                 0.063   HistAddra_0<2>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (2.086ns logic, 4.563ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (0.455 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B1      net (fanout=2)        1.968   n3398<51>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X38Y41.C4      net (fanout=160)      0.802   n0063
    SLICE_X38Y41.C       Tilo                  0.204   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X37Y41.A5      net (fanout=13)       0.398   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X37Y41.A       Tilo                  0.259   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT6
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X37Y42.A6      net (fanout=1)        0.279   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT6
    SLICE_X37Y42.A       Tilo                  0.259   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X37Y42.B5      net (fanout=1)        0.635   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X37Y42.BMUX    Tilo                  0.313   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X39Y42.BX      net (fanout=1)        0.406   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X39Y42.CLK     Tdick                 0.063   HistAddra_0<2>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (2.142ns logic, 4.488ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (0.455 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B2      net (fanout=2)        1.935   n3398<53>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X38Y41.C4      net (fanout=160)      0.802   n0063
    SLICE_X38Y41.C       Tilo                  0.204   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X38Y41.D5      net (fanout=13)       0.220   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X38Y41.D       Tilo                  0.203   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111
    SLICE_X37Y42.A3      net (fanout=8)        0.532   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
    SLICE_X37Y42.A       Tilo                  0.259   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X37Y42.B5      net (fanout=1)        0.635   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X37Y42.BMUX    Tilo                  0.313   Muxad_0
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X39Y42.BX      net (fanout=1)        0.406   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X39Y42.CLK     Tdick                 0.063   HistAddra_0<2>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (2.086ns logic, 4.530ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point InWdCnt_0_3_0 (SLICE_X28Y19.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_0 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B1      net (fanout=2)        1.968   n3398<51>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.335   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.786ns logic, 4.714ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_0 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B2      net (fanout=2)        1.935   n3398<53>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.335   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (1.786ns logic, 4.681ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_0 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q1     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B4      net (fanout=2)        1.832   n3398<50>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.335   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (1.786ns logic, 4.578ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point InWdCnt_0_3_3 (SLICE_X28Y19.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_3 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B1      net (fanout=2)        1.968   n3398<51>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.315   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.480ns (1.766ns logic, 4.714ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_3 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B2      net (fanout=2)        1.935   n3398<53>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.315   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (1.766ns logic, 4.681ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          InWdCnt_0_3_3 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.429 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to InWdCnt_0_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q1     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X37Y38.B4      net (fanout=2)        1.832   n3398<50>
    SLICE_X37Y38.B       Tilo                  0.259   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X30Y21.C6      net (fanout=160)      1.692   n0063
    SLICE_X30Y21.C       Tilo                  0.204   _n6286_inv
                                                       Input_Seqs_0_3_GND_6_o_PWR_6_o_OR_243_o1
    SLICE_X30Y21.D5      net (fanout=11)       0.224   GND_6_o_PWR_6_o_OR_243_o
    SLICE_X30Y21.D       Tilo                  0.203   _n6286_inv
                                                       _n6286_inv1
    SLICE_X28Y19.CE      net (fanout=3)        0.830   _n6286_inv
    SLICE_X28Y19.CLK     Tceck                 0.315   InWdCnt_0_3<3>
                                                       InWdCnt_0_3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.766ns logic, 4.578ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DPFrontRdAd_0_9 (SLICE_X46Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PipeWrt_0 (FF)
  Destination:          DPFrontRdAd_0_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.047 - 0.049)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PipeWrt_0 to DPFrontRdAd_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.BQ      Tcko                  0.234   PipeWrt_0
                                                       PipeWrt_0
    SLICE_X46Y43.CE      net (fanout=46)       0.156   PipeWrt_0
    SLICE_X46Y43.CLK     Tckce       (-Th)     0.102   DPFrontRdAd_0<9>
                                                       DPFrontRdAd_0_9
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.132ns logic, 0.156ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y26.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Ins_0_7_0 (FF)
  Destination:          GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.167 - 0.155)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Ins_0_7_0 to GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcko                  0.198   Ins_0_7_3
                                                       Ins_0_7_0
    RAMB16_X2Y26.DIA3    net (fanout=2)        0.163   Ins_0_7_0
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.145ns logic, 0.163ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y26.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Ins_0_7_1 (FF)
  Destination:          GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.167 - 0.155)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Ins_0_7_1 to GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   Ins_0_7_3
                                                       Ins_0_7_1
    RAMB16_X2Y26.DIA4    net (fanout=2)        0.163   Ins_0_7_1
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.145ns logic, 0.163ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y17.CLKBRDCLK
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkp_0_ = PERIOD TIMEGRP "rxioclkp_0_" TS_AFEDCO_P0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkn_1_ = PERIOD TIMEGRP "rxioclkn_1_" TS_AFEDCO_P1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP   
      "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31620 paths analyzed, 7216 endpoints analyzed, 543 failing endpoints
 543 timing errors detected. (543 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.647ns.
--------------------------------------------------------------------------------

Paths for end point HistAddra_1_6 (SLICE_X32Y55.C4), 226 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_6 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C1      net (fanout=2)        2.904   n3399<48>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X32Y55.B5      net (fanout=7)        0.411   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X32Y55.B       Tilo                  0.205   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142
    SLICE_X32Y55.C4      net (fanout=1)        0.346   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141
    SLICE_X32Y55.CLK     Tas                   0.341   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143
                                                       HistAddra_1_6
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (2.108ns logic, 5.431ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_6 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C1      net (fanout=2)        2.904   n3399<48>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y56.A6      net (fanout=13)       0.381   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y56.A       Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141
    SLICE_X32Y55.B6      net (fanout=1)        0.348   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT14
    SLICE_X32Y55.B       Tilo                  0.205   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142
    SLICE_X32Y55.C4      net (fanout=1)        0.346   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141
    SLICE_X32Y55.CLK     Tas                   0.341   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143
                                                       HistAddra_1_6
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (2.108ns logic, 5.412ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_1_6 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to HistAddra_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X21Y46.C3      net (fanout=2)        2.818   n3399<53>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X32Y55.B5      net (fanout=7)        0.411   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X32Y55.B       Tilo                  0.205   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT142
    SLICE_X32Y55.C4      net (fanout=1)        0.346   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT141
    SLICE_X32Y55.CLK     Tas                   0.341   HistAddra_1<6>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT143
                                                       HistAddra_1_6
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (2.108ns logic, 5.345ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point HistAddra_1_2 (SLICE_X30Y54.C4), 222 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.465ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.321 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C1      net (fanout=2)        2.904   n3399<48>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X30Y54.B4      net (fanout=7)        0.470   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X30Y54.B       Tilo                  0.203   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62
    SLICE_X30Y54.C4      net (fanout=1)        0.267   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61
    SLICE_X30Y54.CLK     Tas                   0.289   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63
                                                       HistAddra_1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (2.054ns logic, 5.411ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.321 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to HistAddra_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X21Y46.C3      net (fanout=2)        2.818   n3399<53>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X30Y54.B4      net (fanout=7)        0.470   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X30Y54.B       Tilo                  0.203   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62
    SLICE_X30Y54.C4      net (fanout=1)        0.267   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61
    SLICE_X30Y54.CLK     Tas                   0.289   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63
                                                       HistAddra_1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (2.054ns logic, 5.325ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.359ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.321 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C4      net (fanout=2)        2.798   n3399<49>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X30Y54.B4      net (fanout=7)        0.470   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X30Y54.B       Tilo                  0.203   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT62
    SLICE_X30Y54.C4      net (fanout=1)        0.267   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT61
    SLICE_X30Y54.CLK     Tas                   0.289   HistAddra_1<1>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT63
                                                       HistAddra_1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (2.054ns logic, 5.305ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point HistAddra_1_9 (SLICE_X33Y56.A5), 229 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_9 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.457ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C1      net (fanout=2)        2.904   n3399<48>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X33Y56.B5      net (fanout=7)        0.453   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X33Y56.B       Tilo                  0.259   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202
    SLICE_X33Y56.A5      net (fanout=1)        0.187   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201
    SLICE_X33Y56.CLK     Tas                   0.322   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203
                                                       HistAddra_1_9
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (2.143ns logic, 5.314ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_1_9 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.447ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s to HistAddra_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y70.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s
    SLICE_X21Y46.C1      net (fanout=2)        2.904   n3399<48>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X33Y54.B5      net (fanout=13)       0.452   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X33Y54.B       Tilo                  0.259   HistAddra_1<0>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201
    SLICE_X33Y56.B6      net (fanout=1)        0.328   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20
    SLICE_X33Y56.B       Tilo                  0.259   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202
    SLICE_X33Y56.A5      net (fanout=1)        0.187   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201
    SLICE_X33Y56.CLK     Tas                   0.322   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203
                                                       HistAddra_1_9
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (2.143ns logic, 5.304ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_1_9 (FF)
  Requirement:          6.249ns
  Data Path Delay:      7.371ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.329 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to HistAddra_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X21Y46.C3      net (fanout=2)        2.818   n3399<53>
    SLICE_X21Y46.C       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X31Y55.B5      net (fanout=145)      1.433   n0951
    SLICE_X31Y55.B       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C4      net (fanout=13)       0.337   HistInit[1]_Triplet[1][1][11]_AND_476_o
    SLICE_X31Y55.C       Tilo                  0.259   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT16
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111
    SLICE_X33Y56.B5      net (fanout=7)        0.453   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011
    SLICE_X33Y56.B       Tilo                  0.259   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202
    SLICE_X33Y56.A5      net (fanout=1)        0.187   Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201
    SLICE_X33Y56.CLK     Tas                   0.322   HistAddra_1<9>
                                                       Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203
                                                       HistAddra_1_9
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (2.143ns logic, 5.228ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_1_8 (FF)
  Destination:          GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.164 - 0.154)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_1_8 to GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.CQ      Tcko                  0.198   Hist_Data_1<9>
                                                       Hist_Data_1_8
    RAMB16_X2Y28.DIPA0   net (fanout=1)        0.123   Hist_Data_1<8>
    RAMB16_X2Y28.CLKA    Trckd_DIPA  (-Th)     0.053   GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_1_5 (FF)
  Destination:          GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.164 - 0.154)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_1_5 to GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BQ      Tcko                  0.198   Hist_Data_1<9>
                                                       Hist_Data_1_5
    RAMB16_X2Y28.DIA5    net (fanout=1)        0.150   Hist_Data_1<5>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y28.DIA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_1_22 (FF)
  Destination:          GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.164 - 0.156)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_1_22 to GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y57.CQ      Tcko                  0.198   Hist_Data_1<24>
                                                       Hist_Data_1_22
    RAMB16_X2Y28.DIA14   net (fanout=1)        0.150   Hist_Data_1<22>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y21.CLKBRDCLK
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkp_1_ = PERIOD TIMEGRP "rxioclkp_1_" TS_AFEDCO_P1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ClkB_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ClkB_P                      |     10.000ns|      5.340ns|     31.312ns|            0|          299|            0|       172057|
| TS_Sys_PLL_clk2x              |      5.000ns|      9.312ns|          N/A|            1|            0|          373|            0|
| TS_Sys_PLL_clkfx              |      6.250ns|     19.570ns|          N/A|          298|            0|       171681|            0|
| TS_Sys_PLL_clk0               |     10.000ns|      1.730ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_VXO_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_VXO_P                       |     10.000ns|      3.334ns|     10.952ns|            0|            1|            0|        11061|
| TS_LPDDRCtrl_memc3_infrastruct|     20.000ns|     21.904ns|          N/A|            1|            0|        11012|            0|
| ure_inst_mcb_drp_clk_bufg_in  |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_180           |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_0             |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|     40.000ns|      3.029ns|          N/A|            0|            0|           49|            0|
| ure_inst_clk0_bufg_in         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P0                   |      2.083ns|      0.925ns|      2.278ns|            0|          189|            0|        31958|
| TS_rxioclkn_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_0__LVDSInClk_r|      6.249ns|      6.834ns|          N/A|          189|            0|        31958|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P1                   |      2.083ns|      0.925ns|      2.549ns|            0|          543|            0|        31620|
| TS_rxioclkn_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_1__LVDSInClk_r|      6.249ns|      7.647ns|          N/A|          543|            0|        31620|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AFEDCO_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<0>    |    6.834|         |         |         |
AFEDCO_P<0>    |    6.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<1>    |    7.647|         |         |         |
AFEDCO_P<1>    |    7.647|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<0>    |    6.834|         |         |         |
AFEDCO_P<0>    |    6.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<1>    |    7.647|         |         |         |
AFEDCO_P<1>    |    7.647|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkB_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_N         |    8.121|         |         |         |
ClkB_P         |    8.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkB_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_N         |    8.121|         |         |         |
ClkB_P         |    8.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VXO_N          |    8.263|         |         |         |
VXO_P          |    8.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VXO_N          |    8.263|         |         |         |
VXO_P          |    8.263|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1032  Score: 663922  (Setup/Max: 663922, Hold: 0)

Constraints cover 246696 paths, 0 nets, and 25598 connections

Design statistics:
   Minimum period:  21.904ns{1}   (Maximum frequency:  45.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug  7 10:34:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 543 MB



