Analysis & Synthesis report for CurriculumDesign
Tue Nov 29 17:33:04 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated
 15. Source assignments for wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated
 16. Source assignments for wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated
 17. Source assignments for wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |wave_ctrl_fre_pha_data_ctrl
 19. Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl
 20. Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1
 21. Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component
 22. Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst
 23. Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component
 24. Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl
 25. Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst"
 34. Port Connectivity Checks: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 17:33:04 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; CurriculumDesign                            ;
; Top-level Entity Name              ; wave_ctrl_fre_pha_data_ctrl                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,687                                       ;
;     Total combinational functions  ; 6,653                                       ;
;     Dedicated logic registers      ; 160                                         ;
; Total registers                    ; 160                                         ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+-----------------------------+--------------------+
; Option                                                           ; Setting                     ; Default Value      ;
+------------------------------------------------------------------+-----------------------------+--------------------+
; Device                                                           ; EP4CE10F17C8                ;                    ;
; Top-level entity name                                            ; wave_ctrl_fre_pha_data_ctrl ; CurriculumDesign   ;
; Family name                                                      ; Cyclone IV E                ; Cyclone V          ;
; Use smart compilation                                            ; Off                         ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                          ; On                 ;
; Enable compact report table                                      ; Off                         ; Off                ;
; Restructure Multiplexers                                         ; Auto                        ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                         ; Off                ;
; Preserve fewer node names                                        ; On                          ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                      ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                   ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                        ; Auto               ;
; Safe State Machine                                               ; Off                         ; Off                ;
; Extract Verilog State Machines                                   ; On                          ; On                 ;
; Extract VHDL State Machines                                      ; On                          ; On                 ;
; Ignore Verilog initial constructs                                ; Off                         ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                        ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                         ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                          ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                          ; On                 ;
; Parallel Synthesis                                               ; On                          ; On                 ;
; DSP Block Balancing                                              ; Auto                        ; Auto               ;
; NOT Gate Push-Back                                               ; On                          ; On                 ;
; Power-Up Don't Care                                              ; On                          ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                         ; Off                ;
; Remove Duplicate Registers                                       ; On                          ; On                 ;
; Ignore CARRY Buffers                                             ; Off                         ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                         ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                         ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                         ; Off                ;
; Ignore LCELL Buffers                                             ; Off                         ; Off                ;
; Ignore SOFT Buffers                                              ; On                          ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                         ; Off                ;
; Optimization Technique                                           ; Balanced                    ; Balanced           ;
; Carry Chain Length                                               ; 70                          ; 70                 ;
; Auto Carry Chains                                                ; On                          ; On                 ;
; Auto Open-Drain Pins                                             ; On                          ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                         ; Off                ;
; Auto ROM Replacement                                             ; On                          ; On                 ;
; Auto RAM Replacement                                             ; On                          ; On                 ;
; Auto DSP Block Replacement                                       ; On                          ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                        ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                        ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                          ; On                 ;
; Strict RAM Replacement                                           ; Off                         ; Off                ;
; Allow Synchronous Control Signals                                ; On                          ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                         ; Off                ;
; Auto RAM Block Balancing                                         ; On                          ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                         ; Off                ;
; Auto Resource Sharing                                            ; Off                         ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                         ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                         ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                         ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                          ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                         ; Off                ;
; Timing-Driven Synthesis                                          ; On                          ; On                 ;
; Report Parameter Settings                                        ; On                          ; On                 ;
; Report Source Assignments                                        ; On                          ; On                 ;
; Report Connectivity Checks                                       ; On                          ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                         ; Off                ;
; Synchronization Register Chain Length                            ; 2                           ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation          ; Normal compilation ;
; HDL message level                                                ; Level2                      ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                         ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                        ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                        ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                         ; 100                ;
; Clock MUX Protection                                             ; On                          ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                         ; Off                ;
; Block Design Naming                                              ; Auto                        ; Auto               ;
; SDC constraint protection                                        ; Off                         ; Off                ;
; Synthesis Effort                                                 ; Auto                        ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                          ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                         ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                      ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                        ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                          ; On                 ;
+------------------------------------------------------------------+-----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/ip_core/div_64_64/div_64_64_inst.v                ; yes             ; User Verilog HDL File        ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v                ;         ;
; ../rtl/wave_ctrl_fre_pha_data_ctrl.v                     ; yes             ; User Verilog HDL File        ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v                     ;         ;
; ../rtl/fre_pha_data_ctrl.v                               ; yes             ; User Verilog HDL File        ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v                               ;         ;
; ../rtl/wave_ctrl.v                                       ; yes             ; User Verilog HDL File        ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v                                       ;         ;
; ../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v ; yes             ; User Wizard-Generated File   ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v ;         ;
; ../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v ; yes             ; User Wizard-Generated File   ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v ;         ;
; ../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v ; yes             ; User Wizard-Generated File   ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v ;         ;
; ../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v ; yes             ; User Wizard-Generated File   ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v ;         ;
; ../rtl/ip_core/div_64_64/div_64_64.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v                     ;         ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                          ;         ;
; abs_divider.inc                                          ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                         ;         ;
; sign_div_unsign.inc                                      ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                     ;         ;
; aglobal211.inc                                           ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/aglobal211.inc                                                          ;         ;
; db/lpm_divide_6ps.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf                     ;         ;
; db/sign_div_unsign_jnh.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf                ;         ;
; db/alt_u_div_qaf.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf                      ;         ;
; db/add_sub_7pc.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_7pc.tdf                        ;         ;
; db/add_sub_8pc.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_8pc.tdf                        ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                               ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                               ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_k4c1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf                    ;         ;
; db/altsyncram_35c1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf                    ;         ;
; db/altsyncram_p4c1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf                    ;         ;
; db/altsyncram_l4c1.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf                    ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;         ;
; multcore.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/multcore.inc                                                            ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altshift.inc                                                            ;         ;
; multcore.tdf                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/multcore.tdf                                                            ;         ;
; csa_add.inc                                              ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/csa_add.inc                                                             ;         ;
; mpar_add.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                            ;         ;
; muleabz.inc                                              ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/muleabz.inc                                                             ;         ;
; mul_lfrg.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                            ;         ;
; mul_boothc.inc                                           ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                                          ;         ;
; alt_ded_mult.inc                                         ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                                        ;         ;
; alt_ded_mult_y.inc                                       ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                      ;         ;
; dffpipe.inc                                              ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                             ;         ;
; mpar_add.tdf                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                            ;         ;
; lpm_add_sub.tdf                                          ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                         ;         ;
; addcore.inc                                              ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/addcore.inc                                                             ;         ;
; look_add.inc                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/look_add.inc                                                            ;         ;
; alt_stratix_add_sub.inc                                  ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                 ;         ;
; db/add_sub_ogh.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ogh.tdf                        ;         ;
; db/add_sub_sgh.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_sgh.tdf                        ;         ;
; altshift.tdf                                             ; yes             ; Megafunction                 ; d:/learn/quartus/quartus/libraries/megafunctions/altshift.tdf                                                            ;         ;
; db/add_sub_ngh.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ngh.tdf                        ;         ;
; db/add_sub_rgh.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_rgh.tdf                        ;         ;
+----------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 6,687        ;
;                                             ;              ;
; Total combinational functions               ; 6653         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 125          ;
;     -- 3 input functions                    ; 3501         ;
;     -- <=2 input functions                  ; 3027         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3327         ;
;     -- arithmetic mode                      ; 3326         ;
;                                             ;              ;
; Total registers                             ; 160          ;
;     -- Dedicated logic registers            ; 160          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 68           ;
; Total memory bits                           ; 131072       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk[0]~input ;
; Maximum fan-out                             ; 192          ;
; Total fan-out                               ; 17879        ;
; Average fan-out                             ; 2.56         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                          ; Entity Name                 ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |wave_ctrl_fre_pha_data_ctrl                         ; 6653 (0)            ; 160 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 68   ; 0            ; |wave_ctrl_fre_pha_data_ctrl                                                                                                                                                                                                                 ; wave_ctrl_fre_pha_data_ctrl ; work         ;
;    |fre_pha_data_ctrl:u_fre_pha_data_ctrl|           ; 6391 (81)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl                                                                                                                                                                           ; fre_pha_data_ctrl           ; work         ;
;       |div_64_64_inst:u_div_64_64_inst1|             ; 2087 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1                                                                                                                                          ; div_64_64_inst              ; work         ;
;          |div_64_64:div_64_64_inst|                  ; 2087 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst                                                                                                                 ; div_64_64                   ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|        ; 2087 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component                                                                                 ; lpm_divide                  ; work         ;
;                |lpm_divide_6ps:auto_generated|       ; 2087 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated                                                   ; lpm_divide_6ps              ; work         ;
;                   |sign_div_unsign_jnh:divider|      ; 2087 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider                       ; sign_div_unsign_jnh         ; work         ;
;                      |alt_u_div_qaf:divider|         ; 2087 (2087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider ; alt_u_div_qaf               ; work         ;
;       |div_64_64_inst:u_div_64_64_inst|              ; 4146 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst                                                                                                                                           ; div_64_64_inst              ; work         ;
;          |div_64_64:div_64_64_inst|                  ; 4146 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst                                                                                                                  ; div_64_64                   ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|        ; 4146 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component                                                                                  ; lpm_divide                  ; work         ;
;                |lpm_divide_6ps:auto_generated|       ; 4146 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated                                                    ; lpm_divide_6ps              ; work         ;
;                   |sign_div_unsign_jnh:divider|      ; 4146 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider                        ; sign_div_unsign_jnh         ; work         ;
;                      |alt_u_div_qaf:divider|         ; 4146 (4146)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider  ; alt_u_div_qaf               ; work         ;
;       |lpm_mult:Mult0|                               ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0                                                                                                                                                            ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 46 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                                                                         ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                         ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                    ; lpm_add_sub                 ; work         ;
;                   |add_sub_ogh:auto_generated|       ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                         ; add_sub_ogh                 ; work         ;
;       |lpm_mult:Mult1|                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1                                                                                                                                                            ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 31 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core                                                                                                                                         ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                         ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                    ; lpm_add_sub                 ; work         ;
;                   |add_sub_ngh:auto_generated|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                         ; add_sub_ngh                 ; work         ;
;    |wave_ctrl:u_wave_ctrl|                           ; 262 (258)           ; 100 (96)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl                                                                                                                                                                                           ; wave_ctrl                   ; work         ;
;       |saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst| ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst                                                                                                                                              ; saw_wave_rom_8x4096         ; work         ;
;          |altsyncram:altsyncram_component|           ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component                                                                                                              ; altsyncram                  ; work         ;
;             |altsyncram_l4c1:auto_generated|         ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated                                                                               ; altsyncram_l4c1             ; work         ;
;       |sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst| ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst                                                                                                                                              ; sin_wave_rom_8x4096         ; work         ;
;          |altsyncram:altsyncram_component|           ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component                                                                                                              ; altsyncram                  ; work         ;
;             |altsyncram_k4c1:auto_generated|         ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated                                                                               ; altsyncram_k4c1             ; work         ;
;       |squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst| ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst                                                                                                                                              ; squ_wave_rom_8x4096         ; work         ;
;          |altsyncram:altsyncram_component|           ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component                                                                                                              ; altsyncram                  ; work         ;
;             |altsyncram_35c1:auto_generated|         ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated                                                                               ; altsyncram_35c1             ; work         ;
;       |tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst| ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst                                                                                                                                              ; tri_wave_rom_8x4096         ; work         ;
;          |altsyncram:altsyncram_component|           ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component                                                                                                              ; altsyncram                  ; work         ;
;             |altsyncram_p4c1:auto_generated|         ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated                                                                               ; altsyncram_p4c1             ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; Name                                                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; ../../../matlab_prj/saw_wave_8x4096.mif ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; ../../../matlab_prj/sin_wave_8x4096.mif ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; ../../../matlab_prj/squ_wave_8x4096.mif ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; ../../../matlab_prj/tri_wave_8x4096.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                              ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Altera ; LPM_DIVIDE   ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst  ; ../rtl/ip_core/div_64_64/div_64_64.v                     ;
; Altera ; LPM_DIVIDE   ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst ; ../rtl/ip_core/div_64_64/div_64_64.v                     ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst                              ; ../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst                              ; ../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst                              ; ../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst                              ; ../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; wave_ctrl:u_wave_ctrl|saw_wave_en[0]                ; GND                                         ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[0]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[1]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[2]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[3]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[4]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[5]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[6]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[7]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[8]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[9]          ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10]         ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[11]         ; wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_en[0]                ; GND                                         ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[1]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[2]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[3]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[4]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[5]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[6]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[7]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[8]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[9]          ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[10]         ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[11]         ; wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_en[0]                ; GND                                         ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[1]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[2]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[3]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[4]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[5]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[6]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[7]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[8]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[9]          ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[10]         ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[11]         ; wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_en[0]                ; GND                                         ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[1]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[2]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[3]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[4]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[5]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[6]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[7]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[8]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[9]          ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[10]         ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[11]         ; wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0]  ; yes                    ;
; Number of user-specified and inferred latches = 52  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+---------------------------------------------------------+----------------------------------------+
; Register name                                           ; Reason for Removal                     ;
+---------------------------------------------------------+----------------------------------------+
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_x[30..63] ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_y[20..63] ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_z[10..63] ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|pha_reg_x[8..52]  ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|pha_reg_y[8..63]  ; Stuck at GND due to stuck port data_in ;
; wave_ctrl:u_wave_ctrl|fre_step_reg[28..31]              ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|pha_reg_x[1..7]   ; Lost fanout                            ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_x[0]      ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_y[0]      ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_x[1]      ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_y[1]      ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_x[2,3]    ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_y[2]      ; Stuck at GND due to stuck port data_in ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|fre_reg_x[4,5]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 253                 ;                                        ;
+---------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 160   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 156   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|pha_reg_y[0] ; 175     ;
; fre_pha_data_ctrl:u_fre_pha_data_ctrl|pha_reg_x[0] ; 1       ;
; Total number of inverted registers = 2             ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |wave_ctrl_fre_pha_data_ctrl ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
; M              ; 12    ; Signed Integer                                                     ;
; FRE_WIDTH      ; 10    ; Signed Integer                                                     ;
; PHA_WIDTH      ; 8     ; Signed Integer                                                     ;
; DATA_WIDTH     ; 64    ; Signed Integer                                                     ;
; DATA_WIDTH_ROM ; 8     ; Signed Integer                                                     ;
; ADDR           ; 12    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
; M              ; 12    ; Signed Integer                                            ;
; FRE_WIDTH      ; 10    ; Signed Integer                                            ;
; PHA_WIDTH      ; 8     ; Signed Integer                                            ;
; DATA_WIDTH     ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Signed Integer                                                                                                                     ;
; LPM_WIDTHD             ; 64             ; Signed Integer                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_6ps ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 64    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Signed Integer                                                                                                                    ;
; LPM_WIDTHD             ; 64             ; Signed Integer                                                                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_6ps ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH_ROM ; 8     ; Signed Integer                            ;
; N              ; 32    ; Signed Integer                            ;
; M              ; 12    ; Signed Integer                            ;
; ADDR           ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                             ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                                          ;
; WIDTH_A                            ; 8                                       ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_B                            ; 1                                       ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; INIT_FILE                          ; ../../../matlab_prj/sin_wave_8x4096.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_k4c1                         ; Untyped                                                          ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                             ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                                          ;
; WIDTH_A                            ; 8                                       ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_B                            ; 1                                       ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; INIT_FILE                          ; ../../../matlab_prj/squ_wave_8x4096.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_35c1                         ; Untyped                                                          ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                             ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                                          ;
; WIDTH_A                            ; 8                                       ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_B                            ; 1                                       ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; INIT_FILE                          ; ../../../matlab_prj/tri_wave_8x4096.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_p4c1                         ; Untyped                                                          ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                             ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                                          ;
; WIDTH_A                            ; 8                                       ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_B                            ; 1                                       ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                          ;
; INIT_FILE                          ; ../../../matlab_prj/saw_wave_8x4096.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_l4c1                         ; Untyped                                                          ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 10           ; Untyped                               ;
; LPM_WIDTHB                                     ; 20           ; Untyped                               ;
; LPM_WIDTHP                                     ; 30           ; Untyped                               ;
; LPM_WIDTHR                                     ; 30           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 10           ; Untyped                               ;
; LPM_WIDTHB                                     ; 10           ; Untyped                               ;
; LPM_WIDTHP                                     ; 20           ; Untyped                               ;
; LPM_WIDTHR                                     ; 20           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                  ;
; Entity Instance                           ; wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 2                                                    ;
; Entity Instance                       ; fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                   ;
;     -- LPM_WIDTHB                     ; 20                                                   ;
;     -- LPM_WIDTHP                     ; 30                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                   ;
;     -- LPM_WIDTHB                     ; 10                                                   ;
;     -- LPM_WIDTHP                     ; 20                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst" ;
+-------------------+--------+----------+-----------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------+
; numer_sig[63..12] ; Input  ; Info     ; Stuck at GND                                              ;
; numer_sig[10..0]  ; Input  ; Info     ; Stuck at GND                                              ;
; numer_sig[11]     ; Input  ; Info     ; Stuck at VCC                                              ;
; remain_sig        ; Output ; Info     ; Explicitly unconnected                                    ;
+-------------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1"                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; numer_sig[31..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[34..32]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[22..20]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[18..17]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[15..13]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[63..37]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[29..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[26..23]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[10..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[36]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[35]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[31]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[30]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[27]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom_sig[19]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[16]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[12]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom_sig[11]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient_sig[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; remain_sig           ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 160                         ;
;     CLR               ; 156                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 6654                        ;
;     arith             ; 3326                        ;
;         2 data inputs ; 2780                        ;
;         3 data inputs ; 546                         ;
;     normal            ; 3328                        ;
;         0 data inputs ; 95                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 2955                        ;
;         4 data inputs ; 125                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 323.40                      ;
; Average LUT depth     ; 247.04                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Nov 29 17:32:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CurriculumDesign -c CurriculumDesign
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64_inst.v
    Info (12023): Found entity 1: div_64_64_inst File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl_fre_pha_data_ctrl.v
    Info (12023): Found entity 1: wave_ctrl_fre_pha_data_ctrl File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v
    Info (12023): Found entity 1: tb_wave_ctrl_fre_pha_data_ctrl File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/fre_pha_data_ctrl.v
    Info (12023): Found entity 1: fre_pha_data_ctrl File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl.v
    Info (12023): Found entity 1: wave_ctrl File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v
    Info (12023): Found entity 1: sin_wave_rom_8x4096 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v
    Info (12023): Found entity 1: saw_wave_rom_8x4096 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v
    Info (12023): Found entity 1: squ_wave_rom_8x4096 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v
    Info (12023): Found entity 1: tri_wave_rom_8x4096 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64.v
    Info (12023): Found entity 1: div_64_64 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(23): Parameter Declaration in module "fre_pha_data_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(24): Parameter Declaration in module "fre_pha_data_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(25): Parameter Declaration in module "fre_pha_data_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at wave_ctrl.v(19): Parameter Declaration in module "wave_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at wave_ctrl.v(20): Parameter Declaration in module "wave_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at wave_ctrl.v(21): Parameter Declaration in module "wave_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at wave_ctrl.v(22): Parameter Declaration in module "wave_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 22
Info (12127): Elaborating entity "wave_ctrl_fre_pha_data_ctrl" for the top level hierarchy
Info (12128): Elaborating entity "fre_pha_data_ctrl" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 44
Info (12128): Elaborating entity "div_64_64_inst" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 77
Info (12128): Elaborating entity "div_64_64" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v Line: 16
Info (12128): Elaborating entity "lpm_divide" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v Line: 63
Info (12130): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v Line: 63
Info (12133): Instantiated megafunction "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v Line: 63
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "64"
    Info (12134): Parameter "lpm_widthn" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6ps.tdf
    Info (12023): Found entity 1: lpm_divide_6ps File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_6ps" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated" File: d:/learn/quartus/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_jnh" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf
    Info (12023): Found entity 1: alt_u_div_qaf File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf Line: 27
Info (12128): Elaborating entity "alt_u_div_qaf" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_7pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_7pc:add_sub_0" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "fre_pha_data_ctrl:u_fre_pha_data_ctrl|div_64_64_inst:u_div_64_64_inst1|div_64_64:div_64_64_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_6ps:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_8pc:add_sub_1" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf Line: 36
Info (12128): Elaborating entity "wave_ctrl" for hierarchy "wave_ctrl:u_wave_ctrl" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 58
Warning (10270): Verilog HDL Case Statement warning at wave_ctrl.v(65): incomplete case statement has no default case item File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 65
Info (10264): Verilog HDL Case Statement information at wave_ctrl.v(65): all case item expressions in this case statement are onehot File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "sin_wave_en", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "squ_wave_en", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "tri_wave_en", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "saw_wave_en", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "sin_wave_rom_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "squ_wave_rom_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "tri_wave_rom_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable "saw_wave_rom_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[1]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[2]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[3]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[4]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[5]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[6]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[7]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[8]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[9]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[10]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_rom_addr[11]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[1]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[2]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[3]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[4]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[5]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[6]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[7]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[8]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[9]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[10]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_rom_addr[11]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[1]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[2]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[3]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[4]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[5]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[6]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[7]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[8]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[9]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[10]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_rom_addr[11]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[1]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[2]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[3]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[4]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[5]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[6]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[7]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[8]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[9]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[10]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_rom_addr[11]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "saw_wave_en[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "tri_wave_en[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "squ_wave_en[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (10041): Inferred latch for "sin_wave_en[0]" at wave_ctrl.v(54) File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
Info (12128): Elaborating entity "sin_wave_rom_8x4096" for hierarchy "wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 135
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v Line: 85
Info (12130): Elaborated megafunction instantiation "wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v Line: 85
Info (12133): Instantiated megafunction "wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../matlab_prj/sin_wave_8x4096.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k4c1.tdf
    Info (12023): Found entity 1: altsyncram_k4c1 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k4c1" for hierarchy "wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated" File: d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "squ_wave_rom_8x4096" for hierarchy "wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 142
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v Line: 85
Info (12130): Elaborated megafunction instantiation "wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v Line: 85
Info (12133): Instantiated megafunction "wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../matlab_prj/squ_wave_8x4096.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35c1.tdf
    Info (12023): Found entity 1: altsyncram_35c1 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_35c1" for hierarchy "wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated" File: d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "tri_wave_rom_8x4096" for hierarchy "wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v Line: 85
Info (12130): Elaborated megafunction instantiation "wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v Line: 85
Info (12133): Instantiated megafunction "wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../matlab_prj/tri_wave_8x4096.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4c1.tdf
    Info (12023): Found entity 1: altsyncram_p4c1 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p4c1" for hierarchy "wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated" File: d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "saw_wave_rom_8x4096" for hierarchy "wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v Line: 85
Info (12130): Elaborated megafunction instantiation "wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v Line: 85
Info (12133): Instantiated megafunction "wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../matlab_prj/saw_wave_8x4096.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l4c1.tdf
    Info (12023): Found entity 1: altsyncram_l4c1 File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l4c1" for hierarchy "wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated" File: d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|Mult0" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fre_pha_data_ctrl:u_fre_pha_data_ctrl|Mult1" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 50
Info (12130): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 41
Info (12133): Instantiated megafunction "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 41
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf
    Info (12023): Found entity 1: add_sub_sgh File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_sgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult0" File: d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 50
Info (12133): Instantiated megafunction "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" with the following parameter: File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 50
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "fre_pha_data_ctrl:u_fre_pha_data_ctrl|lpm_mult:Mult1" File: d:/learn/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[0] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[1] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[2] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[3] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[4] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[5] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[6] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[7] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[8] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[9] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[10] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|saw_wave_rom_addr[11] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[0] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[1] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[2] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[3] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[4] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[5] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[6] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[7] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[8] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[9] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[10] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|tri_wave_rom_addr[11] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[0] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[1] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[2] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[3] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[4] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[5] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[6] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[7] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[8] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[9] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[10] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|squ_wave_rom_addr[11] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[0] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[1] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[2] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[3] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[4] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[5] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[6] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[7] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[8] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[9] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[10] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Warning (13012): Latch wave_ctrl:u_wave_ctrl|sin_wave_rom_addr[11] has unsafe behavior File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal wave_sel[0] File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 20
Info (13000): Registers with preset signals will power-up high File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v Line: 104
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data_out[10]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
    Warning (13410): Pin "data_out[11]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
    Warning (13410): Pin "data_out[12]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
    Warning (13410): Pin "data_out[13]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
    Warning (13410): Pin "data_out[14]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
    Warning (13410): Pin "data_out[15]" is stuck at GND File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pha_x[1]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[2]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[3]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[4]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[5]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[6]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
    Warning (15610): No output dependent on input pin "pha_x[7]" File: C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v Line: 17
Info (21057): Implemented 6810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 6710 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue Nov 29 17:33:04 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:35


