Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/top_isim_beh.exe -prj /home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/top_beh.prj work.top 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/one_of_four.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/hex_to_sseg.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/bin_cnt.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/start_stop.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/disp_mux.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/delic_f.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/dekoder.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/citac_0_9.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/citac_0_5.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/citac_0_4.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100804 KB
Fuse CPU Usage: 1040 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity start_stop [start_stop_default]
Compiling architecture behavioral of entity delic_f [delic_f_default]
Compiling architecture behavioral of entity citac_0_9 [citac_0_9_default]
Compiling architecture behavioral of entity citac_0_5 [citac_0_5_default]
Compiling architecture behavioral of entity citac_0_4 [citac_0_4_default]
Compiling architecture behavioral of entity dekoder [dekoder_default]
Compiling architecture behavioral of entity bin_cnt [\bin_cnt(7)\]
Compiling architecture behavioral of entity hex_to_sseg [hex_to_sseg_default]
Compiling architecture behavioral of entity one_of_four [one_of_four_default]
Compiling architecture behavioral of entity disp_mux [disp_mux_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /home/lab661/Documents/VHDL_BDNHLB/stopky_HLBDN/top_isim_beh.exe
Fuse Memory Usage: 411004 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 2500 ms
