<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>AS(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">AS(1)</td>
    <td class="head-vol">GNU Development Tools</td>
    <td class="head-rtitle">AS(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
AS - the portable GNU assembler.
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
as [ <b>-a</b>[<b>cdghlns</b>][=<i>file</i>]] [<b>--alternate</b>] [<b>-D</b>]
<br/>
 [ <b>--compress-debug-sections</b>] [<b>--nocompress-debug-sections</b>]
<br/>
 [ <b>--debug-prefix-map</b> <i>old</i>=<i>new</i>]
<br/>
 [ <b>--defsym</b> <i>sym</i>=<i>val</i>] [<b>-f</b>] [<b>-g</b>]
  [<b>--gstabs</b>]
<br/>
 [ <b>--gstabs+</b>] [<b>--gdwarf-2</b>] [<b>--help</b>] [<b>-I</b> <i>dir</i>]
  [ <b>-J</b>]
<br/>
 [ <b>-K</b>] [<b>-L</b>] [<b>--listing-lhs-width</b>=<i>NUM</i>]
<br/>
 [ <b>--listing-lhs-width2</b>=<i>NUM</i>]
  [<b>--listing-rhs-width</b>=<i>NUM</i>]
<br/>
 [ <b>--listing-cont-lines</b>=<i>NUM</i>] [<b>--keep-locals</b>] [<b>-o</b>
<br/>
 <i>objfile</i>] [<b>-R</b>] [<b>--reduce-memory-overheads</b>]
  [<b>--statistics</b>]
<br/>
 [ <b>-v</b>] [<b>-version</b>] [<b>--version</b>] [<b>-W</b>] [<b>--warn</b>]
<br/>
 [ <b>--fatal-warnings</b>] [<b>-w</b>] [<b>-x</b>] [<b>-Z</b>]
  [<b>@</b><i>FILE</i>]
<br/>
 [ <b>--size-check=[error|warning]</b>]
<br/>
 [ <b>--target-help</b>] [<i>target-options</i>]
<br/>
 [ <b>--</b>|<i>files</i> ...]
<div class="Pp"></div>
<i>Target Alpha options:</i>
<br/>
 [ <b>-m</b><i>cpu</i>]
<br/>
 [ <b>-mdebug</b> | <b>-no-mdebug</b>]
<br/>
 [ <b>-replace</b> | <b>-noreplace</b>]
<br/>
 [ <b>-relax</b>] [<b>-g</b>] [<b>-G</b><i>size</i>]
<br/>
 [ <b>-F</b>] [<b>-32addr</b>]
<div class="Pp"></div>
<i>Target ARC options:</i>
<br/>
 [ <b>-marc[5|6|7|8]</b>]
<br/>
 [ <b>-EB</b>|<b>-EL</b>]
<div class="Pp"></div>
<i>Target ARM options:</i>
<br/>
 [ <b>-mcpu</b>=<i>processor</i>[+<i>extension</i>...]]
<br/>
 [ <b>-march</b>=<i>architecture</i>[+<i>extension</i>...]]
<br/>
 [ <b>-mfpu</b>=<i>floating-point-format</i>]
<br/>
 [ <b>-mfloat-abi</b>=<i>abi</i>]
<br/>
 [ <b>-meabi</b>=<i>ver</i>]
<br/>
 [ <b>-mthumb</b>]
<br/>
 [ <b>-EB</b>|<b>-EL</b>]
<br/>
 [ <b>-mapcs-32</b>|<b>-mapcs-26</b>|<b>-mapcs-float</b>|
<br/>
 <b>-mapcs-reentrant</b>]
<br/>
 [ <b>-mthumb-interwork</b>] [<b>-k</b>]
<div class="Pp"></div>
<i>Target Blackfin options:</i>
<br/>
 [ <b>-mcpu</b>=<i>processor</i>[-<i>sirevision</i>]]
<br/>
 [ <b>-mfdpic</b>]
<br/>
 [ <b>-mno-fdpic</b>]
<br/>
 [ <b>-mnopic</b>]
<div class="Pp"></div>
<i>Target CRIS options:</i>
<br/>
 [ <b>--underscore</b> | <b>--no-underscore</b>]
<br/>
 [ <b>--pic</b>] [<b>-N</b>]
<br/>
 [ <b>--emulation=criself</b> | <b>--emulation=crisaout</b>]
<br/>
 [ <b>--march=v0_v10</b> | <b>--march=v10</b> | <b>--march=v32</b> |
  <b>--march=common_v10_v32</b>]
<div class="Pp"></div>
<i>Target D10V options:</i>
<br/>
 [ <b>-O</b>]
<div class="Pp"></div>
<i>Target D30V options:</i>
<br/>
 [ <b>-O</b>|<b>-n</b>|<b>-N</b>]
<div class="Pp"></div>
<i>Target H8/300 options:</i>
<br/>
 [-h-tick-hex]
<div class="Pp"></div>
<i>Target i386 options:</i>
<br/>
 [ <b>--32</b>|<b>--64</b>] [<b>-n</b>]
<br/>
 [ <b>-march</b>=<i>CPU</i>[+<i>EXTENSION</i>...]] [<b>-mtune</b>=<i>CPU</i>]
<div class="Pp"></div>
<i>Target i960 options:</i>
<br/>
 [ <b>-ACA</b>|<b>-ACA_A</b>|<b>-ACB</b>|<b>-ACC</b>|<b>-AKA</b>|<b>-AKB</b>|
<br/>
 <b>-AKC</b>|<b>-AMC</b>]
<br/>
 [ <b>-b</b>] [<b>-no-relax</b>]
<div class="Pp"></div>
<i>Target IA-64 options:</i>
<br/>
 [ <b>-mconstant-gp</b>|<b>-mauto-pic</b>]
<br/>
 [ <b>-milp32</b>|<b>-milp64</b>|<b>-mlp64</b>|<b>-mp64</b>]
<br/>
 [ <b>-mle</b>|<b>mbe</b>]
<br/>
 [ <b>-mtune=itanium1</b>|<b>-mtune=itanium2</b>]
<br/>
 [ <b>-munwind-check=warning</b>|<b>-munwind-check=error</b>]
<br/>
 [ <b>-mhint.b=ok</b>|<b>-mhint.b=warning</b>|<b>-mhint.b=error</b>]
<br/>
 [ <b>-x</b>|<b>-xexplicit</b>] [<b>-xauto</b>] [<b>-xdebug</b>]
<div class="Pp"></div>
<i>Target IP2K options:</i>
<br/>
 [ <b>-mip2022</b>|<b>-mip2022ext</b>]
<div class="Pp"></div>
<i>Target M32C options:</i>
<br/>
 [ <b>-m32c</b>|<b>-m16c</b>] [-relax] [-h-tick-hex]
<div class="Pp"></div>
<i>Target M32R options:</i>
<br/>
 [ <b>--m32rx</b>|<b>--[no-]warn-explicit-parallel-conflicts</b>|
<br/>
 <b>--W[n]p</b>]
<div class="Pp"></div>
<i>Target M680X0 options:</i>
<br/>
 [ <b>-l</b>] [<b>-m68000</b>|<b>-m68010</b>|<b>-m68020</b>|...]
<div class="Pp"></div>
<i>Target M68HC11 options:</i>
<br/>
 [ <b>-m68hc11</b>|<b>-m68hc12</b>|<b>-m68hcs12</b>]
<br/>
 [ <b>-mshort</b>|<b>-mlong</b>]
<br/>
 [ <b>-mshort-double</b>|<b>-mlong-double</b>]
<br/>
 [ <b>--force-long-branches</b>] [<b>--short-branches</b>]
<br/>
 [ <b>--strict-direct-mode</b>] [<b>--print-insn-syntax</b>]
<br/>
 [ <b>--print-opcodes</b>] [<b>--generate-example</b>]
<div class="Pp"></div>
<i>Target MCORE options:</i>
<br/>
 [ <b>-jsri2bsr</b>] [<b>-sifilter</b>] [<b>-relax</b>]
<br/>
 [ <b>-mcpu=[210|340]</b>] <i>Target MICROBLAZE options:</i>
<div class="Pp"></div>
<i>Target MIPS options:</i>
<br/>
 [ <b>-nocpp</b>] [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>[<i>optimization
  level</i>]]
<br/>
 [ <b>-g</b>[<i>debug level</i>]] [<b>-G</b> <i>num</i>] [<b>-KPIC</b>]
  [<b>-call_shared</b>]
<br/>
 [ <b>-non_shared</b>] [<b>-xgot</b> [<b>-mvxworks-pic</b>]
<br/>
 [ <b>-mabi</b>=<i>ABI</i>] [<b>-32</b>] [<b>-n32</b>] [<b>-64</b>]
  [<b>-mfp32</b>] [ <b>-mgp32</b>]
<br/>
 [ <b>-march</b>=<i>CPU</i>] [<b>-mtune</b>=<i>CPU</i>] [<b>-mips1</b>]
  [<b>-mips2</b>]
<br/>
 [ <b>-mips3</b>] [<b>-mips4</b>] [<b>-mips5</b>] [<b>-mips32</b>]
  [<b>-mips32r2</b>]
<br/>
 [ <b>-mips64</b>] [<b>-mips64r2</b>]
<br/>
 [ <b>-construct-floats</b>] [<b>-no-construct-floats</b>]
<br/>
 [ <b>-trap</b>] [<b>-no-break</b>] [<b>-break</b>] [<b>-no-trap</b>]
<br/>
 [ <b>-mips16</b>] [<b>-no-mips16</b>]
<br/>
 [ <b>-msmartmips</b>] [<b>-mno-smartmips</b>]
<br/>
 [ <b>-mips3d</b>] [<b>-no-mips3d</b>]
<br/>
 [ <b>-mdmx</b>] [<b>-no-mdmx</b>]
<br/>
 [ <b>-mdsp</b>] [<b>-mno-dsp</b>]
<br/>
 [ <b>-mdspr2</b>] [<b>-mno-dspr2</b>]
<br/>
 [ <b>-mmt</b>] [<b>-mno-mt</b>]
<br/>
 [ <b>-mfix7000</b>] [<b>-mno-fix7000</b>]
<br/>
 [ <b>-mfix-vr4120</b>] [<b>-mno-fix-vr4120</b>]
<br/>
 [ <b>-mfix-vr4130</b>] [<b>-mno-fix-vr4130</b>]
<br/>
 [ <b>-mdebug</b>] [<b>-no-mdebug</b>]
<br/>
 [ <b>-mpdr</b>] [<b>-mno-pdr</b>]
<div class="Pp"></div>
<i>Target MMIX options:</i>
<br/>
 [ <b>--fixed-special-register-names</b>] [<b>--globalize-symbols</b>]
<br/>
 [ <b>--gnu-syntax</b>] [<b>--relax</b>] [<b>--no-predefined-symbols</b>]
<br/>
 [ <b>--no-expand</b>] [<b>--no-merge-gregs</b>] [<b>-x</b>]
<br/>
 [ <b>--linker-allocated-gregs</b>]
<div class="Pp"></div>
<i>Target PDP11 options:</i>
<br/>
 [ <b>-mpic</b>|<b>-mno-pic</b>] [<b>-mall</b>] [<b>-mno-extensions</b>]
<br/>
 [ <b>-m</b><i>extension</i>|<b>-mno-</b><i>extension</i>]
<br/>
 [ <b>-m</b><i>cpu</i>] [<b>-m</b><i>machine</i>]
<div class="Pp"></div>
<i>Target picoJava options:</i>
<br/>
 [ <b>-mb</b>|<b>-me</b>]
<div class="Pp"></div>
<i>Target PowerPC options:</i>
<br/>
 [ <b>-a32</b>|<b>-a64</b>]
<br/>
 [
  <b>-mpwrx</b>|<b>-mpwr2</b>|<b>-mpwr</b>|<b>-m601</b>|<b>-mppc</b>|<b>-mppc32</b>|
  <b>-m603</b>|<b>-m604</b>|<b>-m403</b>|<b>-m405</b>|
<br/>

  <b>-m440</b>|<b>-m464</b>|<b>-m476</b>|<b>-m7400</b>|<b>-m7410</b>|<b>-m7450</b>|
  <b>-m7455</b>|<b>-m750cl</b>|<b>-mppc64</b>|
<br/>

  <b>-m620</b>|<b>-me500</b>|<b>-e500x2</b>|<b>-me500mc</b>|<b>-me500mc64</b>|<b>-mppc64bridge</b>|
  <b>-mbooke</b>|
<br/>

  <b>-mpower4</b>|<b>-mpr4</b>|<b>-mpower5</b>|<b>-mpwr5</b>|<b>-mpwr5x</b>|<b>-mpower6</b>|
  <b>-mpwr6</b>|
<br/>

  <b>-mpower7</b>|<b>-mpw7</b>|<b>-ma2</b>|<b>-mcell</b>|<b>-mspe</b>|<b>-mtitan</b>|
  <b>-me300</b>|<b>-mcom</b>]
<br/>
 [ <b>-many</b>] [<b>-maltivec</b>|<b>-mvsx</b>]
<br/>
 [ <b>-mregnames</b>|<b>-mno-regnames</b>]
<br/>
 [ <b>-mrelocatable</b>|<b>-mrelocatable-lib</b>|<b>-K PIC</b>] [<b>-memb</b>]
<br/>
 [
  <b>-mlittle</b>|<b>-mlittle-endian</b>|<b>-le</b>|<b>-mbig</b>|<b>-mbig-endian</b>|
  <b>-be</b>]
<br/>
 [ <b>-msolaris</b>|<b>-mno-solaris</b>]
<br/>
 [ <b>-nops=</b><i>count</i>]
<div class="Pp"></div>
<i>Target RX options:</i>
<br/>
 [ <b>-mlittle-endian</b>|<b>-mbig-endian</b>]
<br/>
 [ <b>-m32bit-ints</b>|<b>-m16bit-ints</b>]
<br/>
 [ <b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]
<div class="Pp"></div>
<i>Target s390 options:</i>
<br/>
 [ <b>-m31</b>|<b>-m64</b>] [<b>-mesa</b>|<b>-mzarch</b>]
  [<b>-march</b>=<i>CPU</i>]
<br/>
 [ <b>-mregnames</b>|<b>-mno-regnames</b>]
<br/>
 [ <b>-mwarn-areg-zero</b>]
<div class="Pp"></div>
<i>Target SCORE options:</i>
<br/>
 [ <b>-EB</b>][<b>-EL</b>][<b>-FIXDD</b>][<b>-NWARN</b>]
<br/>
 [ <b>-SCORE5</b>][<b>-SCORE5U</b>][<b>-SCORE7</b>][<b>-SCORE3</b>]
<br/>
 [ <b>-march=score7</b>][<b>-march=score3</b>]
<br/>
 [ <b>-USE_R1</b>][<b>-KPIC</b>][<b>-O0</b>][<b>-G</b> <i>num</i>][<b>-V</b>]
<div class="Pp"></div>
<i>Target SPARC options:</i>
<br/>
 [ <b>-Av6</b>|<b>-Av7</b>|<b>-Av8</b>|<b>-Asparclet</b>|<b>-Asparclite</b>
<br/>
 <b>-Av8plus</b>|<b>-Av8plusa</b>|<b>-Av9</b>|<b>-Av9a</b>]
<br/>
 [ <b>-xarch=v8plus</b>|<b>-xarch=v8plusa</b>] [<b>-bump</b>]
<br/>
 [ <b>-32</b>|<b>-64</b>]
<div class="Pp"></div>
<i>Target TIC54X options:</i>
<br/>
 [ <b>-mcpu=54[123589]</b>|<b>-mcpu=54[56]lp</b>] [<b>-mfar-mode</b>|<b>-mf</b>]
<br/>
 [ <b>-merrors-to-file</b> <i>&lt;filename&gt;</i>|<b>-me</b>
  <i>&lt;filename&gt;</i>]
<div class="Pp"></div>
<i>Target TIC6X options:</i>
<br/>
 [ <b>-march=</b><i>arch</i>] [<b>-matomic</b>|<b>-mno-atomic</b>]
<br/>
 [ <b>-mbig-endian</b>|<b>-mlittle-endian</b>] [<b>-mdsbt</b>|<b>-mno-dsbt</b>]
<br/>
 [ <b>-mpid=no</b>|<b>-mpid=near</b>|<b>-mpid=far</b>]
  [<b>-mpic</b>|<b>-mno-pic</b>]
<div class="Pp"></div>
<i>Target Z80 options:</i>
<br/>
 [ <b>-z80</b>] [<b>-r800</b>]
<br/>
 [ <b>-ignore-undocumented-instructions</b>] [<b>-Wnud</b>]
<br/>
 [ <b>-ignore-unportable-instructions</b>] [<b>-Wnup</b>]
<br/>
 [ <b>-warn-undocumented-instructions</b>] [<b>-Wud</b>]
<br/>
 [ <b>-warn-unportable-instructions</b>] [<b>-Wup</b>]
<br/>
 [ <b>-forbid-undocumented-instructions</b>] [<b>-Fud</b>]
<br/>
 [ <b>-forbid-unportable-instructions</b>] [<b>-Fup</b>]
<div class="Pp"></div>
<i>Target Xtensa options:</i>
<br/>
 [ <b>--[no-]text-section-literals</b>] [<b>--[no-]absolute-literals</b>]
<br/>
 [ <b>--[no-]target-align</b>] [<b>--[no-]longcalls</b>]
<br/>
 [ <b>--[no-]transform</b>]
<br/>
 [ <b>--rename-section</b> <i>oldname</i>=<i>newname</i>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
GNU <b>as</b> is really a family of assemblers. If you use (or have used) the
  GNU assembler on one architecture, you should find a fairly similar
  environment when you use it on another architecture. Each version has much in
  common with the others, including object file formats, most assembler
  directives (often called <i>pseudo-ops</i>) and assembler syntax.
<div class="Pp"></div>
<b>as</b> is primarily intended to assemble the output of the GNU C compiler
  &quot;gcc&quot; for use by the linker &quot;ld&quot;. Nevertheless, we've
  tried to make <b>as</b> assemble correctly everything that other assemblers
  for the same machine would assemble. Any exceptions are documented explicitly.
  This doesn't mean <b>as</b> always uses the same syntax as another assembler
  for the same architecture; for example, we know of several incompatible
  versions of 680x0 assembly language syntax.
<div class="Pp"></div>
Each time you run <b>as</b> it assembles exactly one source program. The source
  program is made up of one or more files. (The standard input is also a file.)
<div class="Pp"></div>
You give <b>as</b> a command line that has zero or more input file names. The
  input files are read (from left file name to right). A command line argument
  (in any position) that has no special meaning is taken to be an input file
  name.
<div class="Pp"></div>
If you give <b>as</b> no file names it attempts to read one input file from the
  <b>as</b> standard input, which is normally your terminal. You may have to
  type <b>ctl-D</b> to tell <b>as</b> there is no more program to assemble.
<div class="Pp"></div>
Use <b>--</b> if you need to explicitly name the standard input file in your
  command line.
<div class="Pp"></div>
If the source is empty, <b>as</b> produces a small, empty object file.
<div class="Pp"></div>
<b>as</b> may write warnings and error messages to the standard error file
  (usually your terminal). This should not happen when a compiler runs <b>as</b>
  automatically. Warnings report an assumption made so that <b>as</b> could keep
  assembling a flawed program; errors report a grave problem that stops the
  assembly.
<div class="Pp"></div>
If you are invoking <b>as</b> via the GNU C compiler, you can use the <b>-Wa</b>
  option to pass arguments through to the assembler. The assembler arguments
  must be separated from each other (and the <b>-Wa</b>) by commas. For example:
<div class="Pp"></div>
<pre>
        gcc -c -g -O -Wa,-alh,-L file.c
</pre>
<div class="Pp"></div>
This passes two options to the assembler: <b>-alh</b> (emit a listing to
  standard output with high-level and assembly source) and <b>-L</b> (retain
  local symbols in the symbol table).
<div class="Pp"></div>
Usually you do not need to use this <b>-Wa</b> mechanism, since many compiler
  command-line options are automatically passed to the assembler by the
  compiler. (You can call the GNU compiler driver with the <b>-v</b> option to
  see precisely what options it passes to each compilation pass, including the
  assembler.)
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b>@</b><i>file</i></dt>
  <dd class="It-tag">Read command-line options from <i>file</i>. The options
      read are inserted in place of the original @ <i>file</i> option. If
      <i>file</i> does not exist, or cannot be read, then the option will be
      treated literally, and not removed.
    <div style="height: 1.00em;">&#x00A0;</div>
    Options in <i>file</i> are separated by whitespace. A whitespace character
      may be included in an option by surrounding the entire option in either
      single or double quotes. Any character (including a backslash) may be
      included by prefixing the character to be included with a backslash. The
      <i>file</i> may itself contain additional @ <i>file</i> options; any such
      options will be processed recursively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-a[cdghlmns]</b></dt>
  <dd class="It-tag">Turn on listings, in any of a variety of ways:</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ac</b></dt>
  <dd class="It-tag">omit false conditionals</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ad</b></dt>
  <dd class="It-tag">omit debugging directives</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ag</b></dt>
  <dd class="It-tag">include general information, like as version and options
      passed</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ah</b></dt>
  <dd class="It-tag">include high-level source</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-al</b></dt>
  <dd class="It-tag">include assembly</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-am</b></dt>
  <dd class="It-tag">include macro expansions</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-an</b></dt>
  <dd class="It-tag">omit forms processing</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-as</b></dt>
  <dd class="It-tag">include symbols</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>=file</b></dt>
  <dd class="It-tag">set the name of the listing file</dd>
</dl>
</div>
<div style="margin-left: 4.00ex;">
<div style="height: 1.00em;">&#x00A0;</div>
You may combine these options; for example, use <b>-aln</b> for assembly listing
  without forms processing. The <b>=file</b> option, if used, must be the last
  one. By itself, <b>-a</b> defaults to <b>-ahls</b>.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--alternate</b></dt>
  <dd class="It-tag">Begin in alternate macro mode.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--compress-debug-sections</b></dt>
  <dd class="It-tag">Compress DWARF debug sections using zlib. The debug
      sections are renamed to begin with <b>.zdebug</b>, and the resulting
      object file may not be compatible with older linkers and object file
      utilities.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--nocompress-debug-sections</b></dt>
  <dd class="It-tag">Do not compress DWARF debug sections. This is the
    default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-D</b></dt>
  <dd class="It-tag">Ignored. This option is accepted for script compatibility
      with calls to other assemblers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--debug-prefix-map</b> <i>old</i><b>=</b><i>new</i></dt>
  <dd class="It-tag">When assembling files in directory
      <i></i><i>old</i><i></i>, record debugging information describing them as
      in <i></i><i>new</i><i></i> instead.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--defsym</b> <i>sym</i><b>=</b><i>value</i></dt>
  <dd class="It-tag">Define the symbol <i>sym</i> to be <i>value</i> before
      assembling the input file. <i>value</i> must be an integer constant. As in
      C, a leading <b>0x</b> indicates a hexadecimal value, and a leading
      <b>0</b> indicates an octal value. The value of the symbol can be
      overridden inside a source file via the use of a &quot;.set&quot;
      pseudo-op.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-f</b></dt>
  <dd class="It-tag">&quot;fast&quot;---skip whitespace and comment
      preprocessing (assume source is compiler output).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-g</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gen-debug</b></dt>
  <dd class="It-tag">Generate debugging information for each assembler source
      line using whichever debug format is preferred by the target. This
      currently means either STABS, ECOFF or DWARF2.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gstabs</b></dt>
  <dd class="It-tag">Generate stabs debugging information for each assembler
      line. This may help debugging assembler code, if the debugger can handle
      it.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gstabs+</b></dt>
  <dd class="It-tag">Generate stabs debugging information for each assembler
      line, with GNU extensions that probably only gdb can handle, and that
      could make other debuggers crash or refuse to read your program. This may
      help debugging assembler code. Currently the only GNU extension is the
      location of the current working directory at assembling time.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--gdwarf-2</b></dt>
  <dd class="It-tag">Generate DWARF2 debugging information for each assembler
      line. This may help debugging assembler code, if the debugger can handle
      it. Note---this option is only supported by some targets, not all of
    them.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--size-check=error</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--size-check=warning</b></dt>
  <dd class="It-tag">Issue an error or warning for invalid ELF .size
    directive.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--help</b></dt>
  <dd class="It-tag">Print a summary of the command line options and exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--target-help</b></dt>
  <dd class="It-tag">Print a summary of all target specific options and
    exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-I</b> <i>dir</i></dt>
  <dd class="It-tag">Add directory <i>dir</i> to the search list for
      &quot;.include&quot; directives.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-J</b></dt>
  <dd class="It-tag">Don't warn about signed overflow.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-K</b></dt>
  <dd class="It-tag">Issue warnings when difference tables altered for long
      displacements.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-L</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--keep-locals</b></dt>
  <dd class="It-tag">Keep (in the symbol table) local symbols. These symbols
      start with system-specific local label prefixes, typically <b>.L</b> for
      ELF systems or <b>L</b> for traditional a.out systems.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-lhs-width=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width, in words, of the output data column
      for an assembler listing to <i>number</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-lhs-width2=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width, in words, of the output data column
      for continuation lines in an assembler listing to <i>number</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-rhs-width=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum width of an input source line, as displayed
      in a listing, to <i>number</i> bytes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--listing-cont-lines=</b><i>number</i></dt>
  <dd class="It-tag">Set the maximum number of lines printed in a listing for a
      single line of input to <i>number</i> + 1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-o</b> <i>objfile</i></dt>
  <dd class="It-tag">Name the object-file output from <b>as</b>
    <i>objfile</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-R</b></dt>
  <dd class="It-tag">Fold the data section into the text section.
    <div style="height: 1.00em;">&#x00A0;</div>
    Set the default size of GAS's hash tables to a prime number close to
      <i>number</i>. Increasing this value can reduce the length of time it
      takes the assembler to perform its tasks, at the expense of increasing the
      assembler's memory requirements. Similarly reducing this value can reduce
      the memory requirements at the expense of speed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--reduce-memory-overheads</b></dt>
  <dd class="It-tag">This option reduces GAS's memory requirements, at the
      expense of making the assembly processes slower. Currently this switch is
      a synonym for <b>--hash-size=4051</b>, but in the future it may have other
      effects as well.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--statistics</b></dt>
  <dd class="It-tag">Print the maximum space (in bytes) and total time (in
      seconds) used by assembly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--strip-local-absolute</b></dt>
  <dd class="It-tag">Remove local absolute symbols from the outgoing symbol
      table.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-v</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-version</b></dt>
  <dd class="It-tag">Print the <b>as</b> version.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--version</b></dt>
  <dd class="It-tag">Print the <b>as</b> version and exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-W</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-warn</b></dt>
  <dd class="It-tag">Suppress warning messages.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--fatal-warnings</b></dt>
  <dd class="It-tag">Treat warnings as errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--warn</b></dt>
  <dd class="It-tag">Don't suppress warning messages or treat them as
    errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-w</b></dt>
  <dd class="It-tag">Ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-x</b></dt>
  <dd class="It-tag">Ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Z</b></dt>
  <dd class="It-tag">Generate an object file even after errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-- |</b> <i>files</i> <b>...</b></dt>
  <dd class="It-tag">Standard input, or source files to assemble.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an ARC processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-marc[5|6|7|8]</b></dt>
  <dd class="It-tag">This option selects the core processor variant.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB | -EL</b></dt>
  <dd class="It-tag">Select either big-endian (-EB) or little-endian (-EL)
      output.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the ARM processor
  family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">Specify which ARM processor variant is the target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></dt>
  <dd class="It-tag">Specify which ARM architecture variant is used by the
      target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfpu=</b><i>floating-point-format</i></dt>
  <dd class="It-tag">Select which Floating Point architecture is the
    target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfloat-abi=</b><i>abi</i></dt>
  <dd class="It-tag">Select which floating point ABI is in use.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mthumb</b></dt>
  <dd class="It-tag">Enable Thumb only instruction decoding.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mapcs-32 | -mapcs-26 | -mapcs-float |
    -mapcs-reentrant</b></dt>
  <dd class="It-tag">Select which procedure calling convention is in use.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB | -EL</b></dt>
  <dd class="It-tag">Select either big-endian (-EB) or little-endian (-EL)
      output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mthumb-interwork</b></dt>
  <dd class="It-tag">Specify that the code has been generated with interworking
      between Thumb and ARM code in mind.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-k</b></dt>
  <dd class="It-tag">Specify that PIC code has been generated.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Blackfin
  processor family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>processor</i>[<b>-</b><i>sirevision</i>]</dt>
  <dd class="It-tag">This option specifies the target processor. The optional
      <i>sirevision</i> is not used in assembler.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfdpic</b></dt>
  <dd class="It-tag">Assemble for the FDPIC ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-fdpic</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mnopic</b></dt>
  <dd class="It-tag">Disable -mfdpic.</dd>
</dl>
<div class="Pp"></div>
See the info pages for documentation of the CRIS-specific options.
<div class="Pp"></div>
The following options are available when as is configured for a D10V processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-O</b></dt>
  <dd class="It-tag">Optimize output by parallelizing instructions.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a D30V processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-O</b></dt>
  <dd class="It-tag">Optimize output by parallelizing instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-n</b></dt>
  <dd class="It-tag">Warn when nops are generated.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-N</b></dt>
  <dd class="It-tag">Warn when a nop after a 32-bit multiply instruction is
      generated.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Intel 80960
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC |
    -AMC</b></dt>
  <dd class="It-tag">Specify which variant of the 960 architecture is the
      target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-b</b></dt>
  <dd class="It-tag">Add code to collect statistics about branches taken.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-relax</b></dt>
  <dd class="It-tag">Do not alter compare-and-branch instructions for long
      displacements; error if necessary.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Ubicom IP2K
  series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mip2022ext</b></dt>
  <dd class="It-tag">Specifies that the extended IP2022 instructions are
      allowed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mip2022</b></dt>
  <dd class="It-tag">Restores the default behaviour, which restricts the
      permitted instructions to just the basic IP2022 ones.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Renesas M32C
  and M16C processors.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m32c</b></dt>
  <dd class="It-tag">Assemble M32C instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m16c</b></dt>
  <dd class="It-tag">Assemble M16C instructions (the default).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax</b></dt>
  <dd class="It-tag">Enable support for link-time relaxations.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-h-tick-hex</b></dt>
  <dd class="It-tag">Support H'00 style hex constants in addition to 0x00
    style.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Renesas M32R
  (formerly Mitsubishi M32R) series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>--m32rx</b></dt>
  <dd class="It-tag">Specify which processor in the M32R family is the target.
      The default is normally the M32R, but this option changes it to the
    M32RX.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--warn-explicit-parallel-conflicts or --Wp</b></dt>
  <dd class="It-tag">Produce warning messages when questionable parallel
      constructs are encountered.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-warn-explicit-parallel-conflicts or --Wnp</b></dt>
  <dd class="It-tag">Do not produce warning messages when questionable parallel
      constructs are encountered.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Motorola 68000
  series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-l</b></dt>
  <dd class="It-tag">Shorten references to undefined symbols, to one word
      instead of two.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68000 | -m68008 | -m68010 | -m68020 | -m68030</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| -m68040 | -m68060 | -m68302 | -m68331 |
    -m68332</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| -m68333 | -m68340 | -mcpu32 | -m5200</b></dt>
  <dd class="It-tag">Specify what processor in the 68000 family is the target.
      The default is normally the 68020, but this can be changed at
      configuration time.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68881 | -m68882 | -mno-68881 | -mno-68882</b></dt>
  <dd class="It-tag">The target machine does (or does not) have a floating-point
      coprocessor. The default is to assume a coprocessor for 68020, 68030, and
      cpu32. Although the basic 68000 is not compatible with the 68881, a
      combination of the two can be specified, since it's possible to do
      emulation of the coprocessor instructions with the main processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68851 | -mno-68851</b></dt>
  <dd class="It-tag">The target machine does (or does not) have a
      memory-management unit coprocessor. The default is to assume an MMU for
      68020 and up.</dd>
</dl>
<div class="Pp"></div>
For details about the PDP-11 machine dependent features options, see
  <b>PDP-11-Options</b>.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpic | -mno-pic</b></dt>
  <dd class="It-tag">Generate position-independent (or position-dependent) code.
      The default is <b>-mpic</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mall</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mall-extensions</b></dt>
  <dd class="It-tag">Enable all instruction set extensions. This is the
    default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-extensions</b></dt>
  <dd class="It-tag">Disable all instruction set extensions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m</b><i>extension</i> <b>|
    -mno-</b><i>extension</i></dt>
  <dd class="It-tag">Enable (or disable) a particular instruction set
    extension.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m</b><i>cpu</i></dt>
  <dd class="It-tag">Enable the instruction set extensions supported by a
      particular CPU, and disable all other extensions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m</b><i>machine</i></dt>
  <dd class="It-tag">Enable the instruction set extensions supported by a
      particular machine model, and disable all other extensions.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a picoJava
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mb</b></dt>
  <dd class="It-tag">Generate &quot;big endian&quot; format output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ml</b></dt>
  <dd class="It-tag">Generate &quot;little endian&quot; format output.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the Motorola
  68HC11 or 68HC12 series.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m68hc11 | -m68hc12 | -m68hcs12</b></dt>
  <dd class="It-tag">Specify what processor is the target. The default is
      defined by the configuration option when building the assembler.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mshort</b></dt>
  <dd class="It-tag">Specify to use the 16-bit integer ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mlong</b></dt>
  <dd class="It-tag">Specify to use the 32-bit integer ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mshort-double</b></dt>
  <dd class="It-tag">Specify to use the 32-bit double ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mlong-double</b></dt>
  <dd class="It-tag">Specify to use the 64-bit double ABI.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--force-long-branches</b></dt>
  <dd class="It-tag">Relative branches are turned into absolute ones. This
      concerns conditional branches, unconditional branches and branches to a
      sub routine.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-S | --short-branches</b></dt>
  <dd class="It-tag">Do not turn relative branches into absolute ones when the
      offset is out of range.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--strict-direct-mode</b></dt>
  <dd class="It-tag">Do not turn the direct addressing mode into extended
      addressing mode when the instruction does not support direct addressing
      mode.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--print-insn-syntax</b></dt>
  <dd class="It-tag">Print the syntax of instruction in case of error.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--print-opcodes</b></dt>
  <dd class="It-tag">print the list of instructions with syntax and then
    exit.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--generate-example</b></dt>
  <dd class="It-tag">print an example of instruction for each possible
      instruction and then exit. This option is only useful for testing
      <b>as</b>.</dd>
</dl>
<div class="Pp"></div>
The following options are available when <b>as</b> is configured for the SPARC
  architecture:
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Av8plus | -Av8plusa | -Av9 | -Av9a</b></dt>
  <dd class="It-tag">Explicitly select a variant of the SPARC architecture.
    <div style="height: 1.00em;">&#x00A0;</div>
     <b>-Av8plus</b> and <b>-Av8plusa</b> select a 32 bit environment.
      <b>-Av9</b> and <b>-Av9a</b> select a 64 bit environment.
    <div style="height: 1.00em;">&#x00A0;</div>
     <b>-Av8plusa</b> and <b>-Av9a</b> enable the SPARC V9 instruction set with
      UltraSPARC extensions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-xarch=v8plus | -xarch=v8plusa</b></dt>
  <dd class="It-tag">For compatibility with the Solaris v9 assembler. These
      options are equivalent to -Av8plus and -Av8plusa, respectively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-bump</b></dt>
  <dd class="It-tag">Warn when the assembler switches to another
    architecture.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for the 'c54x
  architecture.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfar-mode</b></dt>
  <dd class="It-tag">Enable extended addressing mode. All addresses and
      relocations will assume extended addressing (usually 23 bits).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=</b><i>CPU_VERSION</i></dt>
  <dd class="It-tag">Sets the CPU version being compiled for.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-merrors-to-file</b> <i>FILENAME</i></dt>
  <dd class="It-tag">Redirect error output to a file, for broken systems which
      don't support such behaviour in the shell.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a MIPS processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-G</b> <i>num</i></dt>
  <dd class="It-tag">This option sets the largest size of an object that can be
      referenced implicitly with the &quot;gp&quot; register. It is only
      accepted for targets that use ECOFF format, such as a DECstation running
      Ultrix. The default value is 8.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB</b></dt>
  <dd class="It-tag">Generate &quot;big endian&quot; format output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EL</b></dt>
  <dd class="It-tag">Generate &quot;little endian&quot; format output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips1</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips2</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips3</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips4</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips5</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips32</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips32r2</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips64</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips64r2</b></dt>
  <dd class="It-tag">Generate code for a particular MIPS Instruction Set
      Architecture level. <b>-mips1</b> is an alias for <b>-march=r3000</b>,
      <b>-mips2</b> is an alias for <b>-march=r6000</b>, <b>-mips3</b> is an
      alias for <b>-march=r4000</b> and <b>-mips4</b> is an alias for
      <b>-march=r8000</b>. <b>-mips5</b>, <b>-mips32</b>, <b>-mips32r2</b>,
      <b>-mips64</b>, and <b>-mips64r2</b> correspond to generic <b>MIPS V</b>,
      <b>MIPS32</b>, <b>MIPS32 Release 2</b>, <b>MIPS64</b>, and <b>MIPS64
      Release 2</b> ISA processors, respectively.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>CPU</i></dt>
  <dd class="It-tag">Generate code for a particular MIPS cpu.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtune=</b><i>cpu</i></dt>
  <dd class="It-tag">Schedule and tune for a particular MIPS cpu.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfix7000</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-fix7000</b></dt>
  <dd class="It-tag">Cause nops to be inserted if the read of the destination
      register of an mfhi or mflo instruction occurs in the following two
      instructions.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdebug</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-mdebug</b></dt>
  <dd class="It-tag">Cause stabs-style debugging output to go into an
      ECOFF-style .mdebug section instead of the standard ELF .stabs
    sections.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpdr</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-pdr</b></dt>
  <dd class="It-tag">Control generation of &quot;.pdr&quot; sections.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mgp32</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mfp32</b></dt>
  <dd class="It-tag">The register sizes are normally inferred from the ISA and
      ABI, but these flags force a certain group of registers to be treated as
      32 bits wide at all times. <b>-mgp32</b> controls the size of
      general-purpose registers and <b>-mfp32</b> controls the size of
      floating-point registers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips16</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-mips16</b></dt>
  <dd class="It-tag">Generate code for the MIPS 16 processor. This is equivalent
      to putting &quot;.set mips16&quot; at the start of the assembly file.
      <b>-no-mips16</b> turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-msmartmips</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-smartmips</b></dt>
  <dd class="It-tag">Enables the SmartMIPS extension to the MIPS32 instruction
      set. This is equivalent to putting &quot;.set smartmips&quot; at the start
      of the assembly file. <b>-mno-smartmips</b> turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mips3d</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-mips3d</b></dt>
  <dd class="It-tag">Generate code for the MIPS-3D Application Specific
      Extension. This tells the assembler to accept MIPS-3D instructions.
      <b>-no-mips3d</b> turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdmx</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-no-mdmx</b></dt>
  <dd class="It-tag">Generate code for the MDMX Application Specific Extension.
      This tells the assembler to accept MDMX instructions. <b>-no-mdmx</b>
      turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdsp</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-dsp</b></dt>
  <dd class="It-tag">Generate code for the DSP Release 1 Application Specific
      Extension. This tells the assembler to accept DSP Release 1 instructions.
      <b>-mno-dsp</b> turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdspr2</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-dspr2</b></dt>
  <dd class="It-tag">Generate code for the DSP Release 2 Application Specific
      Extension. This option implies -mdsp. This tells the assembler to accept
      DSP Release 2 instructions. <b>-mno-dspr2</b> turns off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mmt</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-mt</b></dt>
  <dd class="It-tag">Generate code for the MT Application Specific Extension.
      This tells the assembler to accept MT instructions. <b>-mno-mt</b> turns
      off this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--construct-floats</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-construct-floats</b></dt>
  <dd class="It-tag">The <b>--no-construct-floats</b> option disables the
      construction of double width floating point constants by loading the two
      halves of the value into the two single width floating point registers
      that make up the double width register. By default
      <b>--construct-floats</b> is selected, allowing construction of these
      floating point constants.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--emulation=</b><i>name</i></dt>
  <dd class="It-tag">This option causes <b>as</b> to emulate <b>as</b>
      configured for some other target, in all respects, including output format
      (choosing between ELF and ECOFF only), handling of pseudo-opcodes which
      may generate debugging information or store symbol table information, and
      default endianness. The available configuration names are:
      <b>mipsecoff</b>, <b>mipself</b>, <b>mipslecoff</b>, <b>mipsbecoff</b>,
      <b>mipslelf</b>, <b>mipsbelf</b>. The first two do not alter the default
      endianness from that of the primary target for which the assembler was
      configured; the others change the default to little- or big-endian as
      indicated by the <b>b</b> or <b>l</b> in the name. Using <b>-EB</b> or
      <b>-EL</b> will override the endianness selection in any case.
    <div style="height: 1.00em;">&#x00A0;</div>
    This option is currently supported only when the primary target <b>as</b> is
      configured for is a MIPS ELF or ECOFF target. Furthermore, the primary
      target or others specified with <b>--enable-targets=...</b> at
      configuration time must include support for the other format, if both are
      to be available. For example, the Irix 5 configuration includes support
      for both.
    <div style="height: 1.00em;">&#x00A0;</div>
    Eventually, this option will support more configurations, with more
      fine-grained control over the assembler's behavior, and will be supported
      for more processors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-nocpp</b></dt>
  <dd class="It-tag"><b>as</b> ignores this option. It is accepted for
      compatibility with the native tools.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--trap</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-trap</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--break</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--no-break</b></dt>
  <dd class="It-tag">Control how to deal with multiplication overflow and
      division by zero. <b>--trap</b> or <b>--no-break</b> (which are synonyms)
      take a trap exception (and only work for Instruction Set Architecture
      level 2 and higher); <b>--break</b> or <b>--no-trap</b> (also synonyms,
      and the default) take a break exception.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-n</b></dt>
  <dd class="It-tag">When this option is used, <b>as</b> will issue a warning
      every time it generates a nop instruction from a macro.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an MCore
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-jsri2bsr</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-nojsri2bsr</b></dt>
  <dd class="It-tag">Enable or disable the JSRI to BSR transformation. By
      default this is enabled. The command line option <b>-nojsri2bsr</b> can be
      used to disable it.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-sifilter</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-nosifilter</b></dt>
  <dd class="It-tag">Enable or disable the silicon filter behaviour. By default
      this is disabled. The default can be overridden by the <b>-sifilter</b>
      command line option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relax</b></dt>
  <dd class="It-tag">Alter jump instructions for long displacements.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=[210|340]</b></dt>
  <dd class="It-tag">Select the cpu type on the target hardware. This controls
      which instructions can be assembled.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EB</b></dt>
  <dd class="It-tag">Assemble for a big endian target.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-EL</b></dt>
  <dd class="It-tag">Assemble for a little endian target.</dd>
</dl>
<div class="Pp"></div>
See the info pages for documentation of the MMIX-specific options.
<div class="Pp"></div>
See the info pages for documentation of the RX-specific options.
<div class="Pp"></div>
The following options are available when as is configured for the s390 processor
  family.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m31</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-m64</b></dt>
  <dd class="It-tag">Select the word size, either 31/32 bits or 64 bits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mesa</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mzarch</b></dt>
  <dd class="It-tag">Select the architecture mode, either the Enterprise System
      Architecture (esa) or the z/Architecture mode (zarch).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>processor</i></dt>
  <dd class="It-tag">Specify which s390 processor variant is the target,
      <b>g6</b>, <b>g6</b>, <b>z900</b>, <b>z990</b>, <b>z9-109</b>,
      <b>z9-ec</b>, or <b>z10</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mregnames</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-regnames</b></dt>
  <dd class="It-tag">Allow or disallow symbolic names for registers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mwarn-areg-zero</b></dt>
  <dd class="It-tag">Warn whenever the operand for a base or index register has
      been specified but evaluates to zero.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a TMS320C6000
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=</b><i>arch</i></dt>
  <dd class="It-tag">Enable (only) instructions from architecture <i>arch</i>.
      By default, all instructions are permitted.
    <div style="height: 1.00em;">&#x00A0;</div>
    The following values of <i>arch</i> are accepted: &quot;c62x&quot;,
      &quot;c64x&quot;, &quot;c64x+&quot;, &quot;c67x&quot;, &quot;c67x+&quot;,
      &quot;c674x&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-matomic</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-atomic</b></dt>
  <dd class="It-tag">Enable or disable the optional C64x+ atomic operation
      instructions. By default, they are enabled if no <b>-march</b> option is
      given, or if an architecture is specified with <b>-march</b> that implies
      these instructions are present (currently, there are no such
      architectures); they are disabled if an architecture is specified with
      <b>-march</b> on which the instructions are optional or not present. This
      option overrides such a default from the architecture, independent of the
      order in which the <b>-march</b> or <b>-matomic</b> or <b>-mno-atomic</b>
      options are passed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mdsbt</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-dsbt</b></dt>
  <dd class="It-tag">The <b>-mdsbt</b> option causes the assembler to generate
      the &quot;Tag_ABI_DSBT&quot; attribute with a value of 1, indicating that
      the code is using DSBT addressing. The <b>-mno-dsbt</b> option, the
      default, causes the tag to have a value of 0, indicating that the code
      does not use DSBT addressing. The linker will emit a warning if objects of
      different type (DSBT and non-DSBT) are linked together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=no</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=near</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpid=far</b></dt>
  <dd class="It-tag">The <b>-mpid=</b> option causes the assembler to generate
      the &quot;Tag_ABI_PID&quot; attribute with a value indicating the form of
      data addressing used by the code. <b>-mpid=no</b>, the default, indicates
      position-dependent data addressing, <b>-mpid=near</b> indicates
      position-independent addressing with GOT accesses using near DP
      addressing, and <b>-mpid=far</b> indicates position-independent addressing
      with GOT accesses using far DP addressing. The linker will emit a warning
      if objects built with different settings of this option are linked
      together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mpic</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mno-pic</b></dt>
  <dd class="It-tag">The <b>-mpic</b> option causes the assembler to generate
      the &quot;Tag_ABI_PIC&quot; attribute with a value of 1, indicating that
      the code is using position-independent code addressing, The
      &quot;-mno-pic&quot; option, the default, causes the tag to have a value
      of 0, indicating position-dependent code addressing. The linker will emit
      a warning if objects of different type (position-dependent and
      position-independent) are linked together.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mbig-endian</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mlittle-endian</b></dt>
  <dd class="It-tag">Generate code for the specified endianness. The default is
      little-endian.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for an Xtensa
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>--text-section-literals |
    --no-text-section-literals</b></dt>
  <dd class="It-tag">With <b>--text-section-literals</b>, literal pools are
      interspersed in the text section. The default is
      <b>--no-text-section-literals</b>, which places literals in a separate
      section in the output file. These options only affect literals referenced
      via PC-relative &quot;L32R&quot; instructions; literals for absolute mode
      &quot;L32R&quot; instructions are handled separately.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--absolute-literals | --no-absolute-literals</b></dt>
  <dd class="It-tag">Indicate to the assembler whether &quot;L32R&quot;
      instructions use absolute or PC-relative addressing. The default is to
      assume absolute addressing if the Xtensa processor includes the absolute
      &quot;L32R&quot; addressing option. Otherwise, only the PC-relative
      &quot;L32R&quot; mode can be used.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--target-align | --no-target-align</b></dt>
  <dd class="It-tag">Enable or disable automatic alignment to reduce branch
      penalties at the expense of some code density. The default is
      <b>--target-align</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--longcalls | --no-longcalls</b></dt>
  <dd class="It-tag">Enable or disable transformation of call instructions to
      allow calls across a greater range of addresses. The default is
      <b>--no-longcalls</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--transform | --no-transform</b></dt>
  <dd class="It-tag">Enable or disable all assembler transformations of Xtensa
      instructions. The default is <b>--transform</b>; <b>--no-transform</b>
      should be used only in the rare cases when the instructions must be
      exactly as specified in the assembly source.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--rename-section</b>
    <i>oldname</i><b>=</b><i>newname</i></dt>
  <dd class="It-tag">When generating output sections, rename the <i>oldname</i>
      section to <i>newname</i>.</dd>
</dl>
<div class="Pp"></div>
The following options are available when as is configured for a Z80 family
  processor.
<dl class="Bl-tag">
  <dt class="It-tag"><b>-z80</b></dt>
  <dd class="It-tag">Assemble for Z80 processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-r800</b></dt>
  <dd class="It-tag">Assemble for R800 processor.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ignore-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wnud</b></dt>
  <dd class="It-tag">Assemble undocumented Z80 instructions that also work on
      R800 without warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-ignore-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wnup</b></dt>
  <dd class="It-tag">Assemble all undocumented Z80 instructions without
    warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-warn-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wud</b></dt>
  <dd class="It-tag">Issue a warning for undocumented Z80 instructions that also
      work on R800.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-warn-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Wup</b></dt>
  <dd class="It-tag">Issue a warning for undocumented Z80 instructions that do
      not work on R800.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-forbid-undocumented-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Fud</b></dt>
  <dd class="It-tag">Treat all undocumented instructions as errors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-forbid-unportable-instructions</b></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-Fup</b></dt>
  <dd class="It-tag">Treat undocumented Z80 instructions that do not work on
      R800 as errors.</dd>
</dl>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<i>gcc</i>(1), <i>ld</i>(1), and the Info entries for <i>binutils</i> and
  <i>ld</i>.
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
Copyright (c) 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001,
  2002, 2006, 2007, 2008, 2009, 2010, 2011 Free Software Foundation, Inc.
<div class="Pp"></div>
Permission is granted to copy, distribute and/or modify this document under the
  terms of the GNU Free Documentation License, Version 1.3 or any later version
  published by the Free Software Foundation; with no Invariant Sections, with no
  Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is
  included in the section entitled &quot;GNU Free Documentation
  License&quot;.</div>
<table class="foot">
  <tr>
    <td class="foot-date">2017-01-08</td>
    <td class="foot-os">binutils-2.21.1</td>
  </tr>
</table>
</body>
</html>
