// Seed: 68190587
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    input wor id_7
);
  tri0 id_9 = 1 | id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    output wire id_7,
    output uwire id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  xnor (id_6, id_5, id_2, id_12, id_3, id_4);
  module_0(
      id_2, id_7, id_8, id_7, id_8, id_9, id_7, id_9
  );
  wire id_14;
endmodule
