#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 26 17:42:47 2021
# Process ID: 21600
# Current directory: D:/Hyun/soc_proj/tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21308 D:\Hyun\soc_proj\tetris\tetris.xpr
# Log file: D:/Hyun/soc_proj/tetris/vivado.log
# Journal file: D:/Hyun/soc_proj/tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Hyun/soc_proj/tetris/tetris.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Hyun/soc_proj/ip_repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv xilinx.com:user:seven_seg:1.0 seven_seg_1
delete_bd_objs [get_bd_cells seven_seg_1]
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets seven_seg_0_seg_en] [get_bd_nets seven_seg_0_seg_data] [get_bd_cells seven_seg_0]
validate_bd_design
create_peripheral xilinx.com user seven_seg 1.0 -dir D:/Hyun/soc_proj/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:seven_seg:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:seven_seg:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:seven_seg:1.0]
set_property  ip_repo_paths  {D:/Hyun/soc_proj/ip_repo/seven_seg_1.0 D:/Hyun/soc_proj/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_seven_seg_v1_0 -directory D:/Hyun/soc_proj/ip_repo d:/Hyun/soc_proj/ip_repo/seven_seg_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/Hyun/soc_proj/ip_repo/seven_seg_1.0/src {C:/Users/정우현/Desktop/seven_seg_1.0/src/seven_seg.v C:/Users/정우현/Desktop/seven_seg_1.0/src/bin2seg.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Hyun/soc_proj/ip_repo/seven_seg_1.0
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:seven_seg:1.0 seven_seg_0
endgroup
set_property location {3 964 707} [get_bd_cells seven_seg_0]
delete_bd_objs [get_bd_cells seven_seg_0]
ipx::edit_ip_in_project -upgrade true -name seven_seg_v1_0_project -directory D:/Hyun/soc_proj/tetris/tetris.tmp/seven_seg_v1_0_project d:/Hyun/soc_proj/ip_repo/seven_seg_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Hyun/soc_proj/ip_repo/seven_seg_1.0
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:seven_seg:1.0 seven_seg_0
endgroup
set_property location {3 895 712} [get_bd_cells seven_seg_0]
delete_bd_objs [get_bd_cells seven_seg_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  d:/Hyun/soc_proj/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:seven_seg:1.0 seven_seg_0
endgroup
set_property location {3 935 721} [get_bd_cells seven_seg_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/seven_seg_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins seven_seg_0/S00_AXI]
connect_bd_net [get_bd_ports resetn_0] [get_bd_pins seven_seg_0/resetn]
startgroup
make_bd_pins_external  [get_bd_pins seven_seg_0/clk]
endgroup
undo
connect_bd_net [get_bd_ports clk_0] [get_bd_pins seven_seg_0/clk]
connect_bd_net [get_bd_ports seg_en_0] [get_bd_pins seven_seg_0/seg_en]
connect_bd_net [get_bd_ports seg_data_0] [get_bd_pins seven_seg_0/seg_data]
regenerate_bd_layout -routing
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
disconnect_bd_net /clk_0_1 [get_bd_pins TFTLCD_NEW_0/TFTLCD_CLK]
disconnect_bd_net /resetn_0_1 [get_bd_pins TFTLCD_NEW_0/TFTLCD_nRESET]
startgroup
make_bd_pins_external  [get_bd_pins TFTLCD_NEW_0/TFTLCD_CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins TFTLCD_NEW_0/TFTLCD_nRESET]
endgroup
undo
undo
undo
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
