
# Verilog Dot

A simple program for generating DOT file representations (graphs) expressing
the syntax tree of a Verilog file. This project is a simple demonstration
of my [Verilog Parser](https://github.com/ben-marshall/verilog-parser).

---
