$date
	Sat Oct 04 23:14:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axi_spi_master_tb $end
$var wire 1 ! sclk $end
$var wire 1 " mosi $end
$var wire 1 # miso $end
$var wire 1 $ cs $end
$var wire 1 % WREADY $end
$var wire 1 & RVALID $end
$var wire 2 ' RRESP [1:0] $end
$var wire 32 ( RDATA [31:0] $end
$var wire 1 ) BVALID $end
$var wire 2 * BRESP [1:0] $end
$var wire 1 + AWREADY $end
$var wire 1 , ARREADY $end
$var reg 1 - ACLK $end
$var reg 32 . ARADDR [31:0] $end
$var reg 1 / ARESETN $end
$var reg 1 0 ARVALID $end
$var reg 32 1 AWADDR [31:0] $end
$var reg 1 2 AWVALID $end
$var reg 1 3 BREADY $end
$var reg 1 4 RREADY $end
$var reg 32 5 WDATA [31:0] $end
$var reg 4 6 WSTRB [3:0] $end
$var reg 1 7 WVALID $end
$var reg 32 8 read_data [31:0] $end
$var reg 1 9 slave_active $end
$var reg 3 : slave_bit_counter [2:0] $end
$var reg 8 ; slave_rx_reg [7:0] $end
$var reg 8 < slave_shift_reg [7:0] $end
$var reg 8 = slave_tx_data [7:0] $end
$scope module dut $end
$var wire 1 - ACLK $end
$var wire 32 > ARADDR [31:0] $end
$var wire 1 / ARESETN $end
$var wire 1 , ARREADY $end
$var wire 1 0 ARVALID $end
$var wire 32 ? AWADDR [31:0] $end
$var wire 1 + AWREADY $end
$var wire 1 2 AWVALID $end
$var wire 1 3 BREADY $end
$var wire 2 @ BRESP [1:0] $end
$var wire 1 ) BVALID $end
$var wire 32 A RDATA [31:0] $end
$var wire 1 4 RREADY $end
$var wire 2 B RRESP [1:0] $end
$var wire 1 & RVALID $end
$var wire 32 C WDATA [31:0] $end
$var wire 1 % WREADY $end
$var wire 4 D WSTRB [3:0] $end
$var wire 1 7 WVALID $end
$var wire 1 # miso $end
$var wire 1 E reset_n $end
$var wire 1 F valid_read_addr $end
$var wire 1 G valid_write_addr $end
$var wire 1 H write_enable $end
$var wire 8 I spi_rx_data [7:0] $end
$var wire 1 J spi_ready $end
$var wire 1 K spi_irq $end
$var wire 1 L spi_done $end
$var wire 1 M spi_busy $end
$var wire 1 ! sclk $end
$var wire 1 " mosi $end
$var wire 1 $ cs $end
$var reg 1 N aw_received $end
$var reg 32 O axi_araddr [31:0] $end
$var reg 1 P axi_arready $end
$var reg 1 Q axi_awready $end
$var reg 2 R axi_bresp [1:0] $end
$var reg 1 S axi_bvalid $end
$var reg 32 T axi_rdata [31:0] $end
$var reg 2 U axi_rresp [1:0] $end
$var reg 1 V axi_rvalid $end
$var reg 1 W axi_wready $end
$var reg 32 X latched_awaddr [31:0] $end
$var reg 32 Y latched_wdata [31:0] $end
$var reg 4 Z latched_wstrb [3:0] $end
$var reg 1 [ miso_sync1 $end
$var reg 1 \ miso_sync2 $end
$var reg 16 ] reg_clk_div [15:0] $end
$var reg 32 ^ reg_ctrl [31:0] $end
$var reg 1 _ reg_done_sticky $end
$var reg 1 ` reg_irq_sticky $end
$var reg 8 a reg_rx [7:0] $end
$var reg 8 b reg_tx [7:0] $end
$var reg 1 c spi_start $end
$var reg 1 d spi_start_pulse $end
$var reg 1 e spi_start_req $end
$var reg 1 f w_received $end
$scope function apply_wstrb $end
$var reg 32 g new_data [31:0] $end
$var reg 32 h old_data [31:0] $end
$var reg 4 i strb [3:0] $end
$var integer 32 j i [31:0] $end
$upscope $end
$scope module spi_core_inst $end
$var wire 1 - clk $end
$var wire 16 k clk_div_in [15:0] $end
$var wire 1 \ miso $end
$var wire 1 l reset $end
$var wire 1 c start $end
$var wire 8 m tx_data [7:0] $end
$var reg 4 n bit_cnt [3:0] $end
$var reg 1 M busy $end
$var reg 16 o clk_cnt [15:0] $end
$var reg 16 p clk_div_reg [15:0] $end
$var reg 1 $ cs $end
$var reg 1 L done $end
$var reg 1 K irq $end
$var reg 1 " mosi $end
$var reg 2 q next_state [1:0] $end
$var reg 1 J ready $end
$var reg 8 r rx_data [7:0] $end
$var reg 8 s rx_shift [7:0] $end
$var reg 1 ! sclk $end
$var reg 1 t sclk_en $end
$var reg 2 u state [1:0] $end
$var reg 8 v tx_shift [7:0] $end
$upscope $end
$upscope $end
$scope task axi_read $end
$var reg 32 w addr [31:0] $end
$var reg 32 x data [31:0] $end
$upscope $end
$scope task axi_write $end
$var reg 32 y addr [31:0] $end
$var reg 32 z data [31:0] $end
$var reg 4 { strb [3:0] $end
$upscope $end
$scope task axi_write_simple $end
$var reg 32 | addr [31:0] $end
$var reg 32 } data [31:0] $end
$upscope $end
$scope task set_slave_response $end
$var reg 8 ~ data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
b0 v
b0 u
0t
b0 s
b0 r
b1 q
b100 p
b0 o
b0 n
bx m
1l
bx k
bx j
bx i
bx h
bx g
xf
xe
xd
xc
bx b
bx a
x`
x_
bx ^
bx ]
x\
x[
bx Z
bx Y
bx X
xW
xV
bx U
bx T
xS
bx R
xQ
xP
bx O
xN
0M
0L
0K
1J
b0 I
xH
xG
xF
0E
b0 D
b0 C
bx B
bx A
bx @
b0 ?
b0 >
b10100101 =
b0 <
bx ;
b0 :
09
bx 8
07
b0 6
b0 5
04
03
02
b0 1
00
0/
b0 .
0-
x,
x+
bx *
x)
bx (
bx '
x&
x%
1$
z#
0"
0!
$end
#5000
1G
0F
0H
b1 q
0\
0[
0e
0c
0d
b0 X
0N
0+
0Q
b0 Z
b0 Y
0f
0%
0W
b100 ]
b100 k
b0 b
b0 m
b0 ^
b0 *
b0 @
b0 R
0)
0S
0,
0P
b0 O
b0 '
b0 B
b0 U
0&
0V
0`
0_
b0 a
1-
#10000
0-
#15000
1-
#20000
0-
#25000
1-
#30000
0-
#35000
1-
#40000
0-
#45000
z[
0l
1E
1/
1-
#50000
0-
#55000
b1 u
z\
1-
#60000
0-
#65000
0J
1-
#70000
0-
#75000
1-
#80000
0-
#85000
1-
#90000
0-
#95000
b1111 {
b100 z
b10000 y
b100 }
b10000 |
1-
#100000
0-
#105000
13
17
b1111 6
b1111 D
b100 5
b100 C
12
b10000 1
b10000 ?
1-
#110000
0-
#115000
1H
b1111 Z
b100 Y
1f
1%
1W
b10000 X
1N
1+
1Q
1-
#120000
0-
#125000
0H
0N
0+
0Q
0f
0%
0W
1)
1S
02
07
1-
#130000
0-
#135000
0)
0S
03
b10100101 z
b1000 y
b10100101 }
b1000 |
b10100101 ~
1-
#140000
0-
#145000
13
17
b10100101 5
b10100101 C
12
b1000 1
b1000 ?
1-
#150000
0-
#155000
1G
1H
b10100101 Y
1f
1%
1W
b1000 X
1N
1+
1Q
1-
#160000
0-
#165000
0H
0N
0+
0Q
0f
0%
0W
b10100101 b
b10100101 m
1)
1S
02
07
1-
#170000
0-
#175000
0)
0S
03
b1 z
b0 y
b1 }
b0 |
1-
#180000
0-
#185000
13
17
b1 5
b1 C
12
b0 1
b0 ?
1-
#190000
0-
#195000
1G
1H
b1 Y
1f
1%
1W
b0 X
1N
1+
1Q
1-
#200000
0-
#205000
0H
1e
0N
0+
0Q
0f
0%
0W
b1 ^
1)
1S
02
07
b100 j
b0 h
b1 g
b1111 i
1-
#210000
0-
#215000
0)
0S
1d
03
b100 w
b11111111111111111111111111111111 8
1-
#220000
0-
#225000
b10 q
0e
1c
14
10
b100 .
b100 >
1-
#230000
0-
#235000
1#
19
b10100101 <
1F
1t
b1000 n
b10100101 v
0$
1M
b10 u
b100 O
1,
1P
0d
1-
#240000
0-
#245000
b1 x
b1001010 v
1"
b1 o
1[
0c
0,
0P
b1 (
b1 A
b1 T
1&
1V
00
1-
#250000
0-
#255000
bx1 ;
1!
b0 o
0&
0V
1\
04
b1 8
1-
#260000
0-
#265000
b111 n
b1 s
b1 o
1-
#270000
0-
#275000
0#
b1 :
b1001010 <
0!
b0 o
1-
#280000
0-
#285000
b10010100 v
0"
b1 o
0[
14
10
1-
#290000
0-
#295000
bx10 ;
1!
b0 o
1,
1P
0\
1-
#300000
0-
#305000
b110 n
b10 s
b1 o
0,
0P
1&
1V
00
1-
#310000
0-
#315000
1#
b10 :
b10010100 <
0!
b0 o
0&
0V
04
1-
#320000
0-
#325000
b101000 v
1"
b1 o
1[
1-
#330000
0-
#335000
bx101 ;
1!
b0 o
1\
1-
#340000
0-
#345000
b101 n
b101 s
b1 o
14
10
1-
#350000
0-
#355000
0#
b11 :
b101000 <
0!
b0 o
1,
1P
1-
#360000
0-
#365000
b1010000 v
0"
b1 o
0[
0,
0P
1&
1V
00
1-
#370000
0-
#375000
bx1010 ;
1!
b0 o
0&
0V
0\
04
1-
#380000
0-
#385000
b100 n
b1010 s
b1 o
1-
#390000
0-
#395000
b100 :
b1010000 <
0!
b0 o
1-
#400000
0-
#405000
b10100000 v
b1 o
14
10
1-
#410000
0-
#415000
bx10100 ;
1!
b0 o
1,
1P
1-
#420000
0-
#425000
b11 n
b10100 s
b1 o
0,
0P
1&
1V
00
1-
#430000
0-
#435000
1#
b101 :
b10100000 <
0!
b0 o
0&
0V
04
1-
#440000
0-
#445000
b1000000 v
1"
b1 o
1[
1-
#450000
0-
#455000
bx101001 ;
1!
b0 o
1\
1-
#460000
0-
#465000
b10 n
b101001 s
b1 o
14
10
1-
#470000
0-
#475000
0#
b110 :
b1000000 <
0!
b0 o
1,
1P
1-
#480000
0-
#485000
b10000000 v
0"
b1 o
0[
0,
0P
1&
1V
00
1-
#490000
0-
#495000
bx1010010 ;
1!
b0 o
0&
0V
0\
04
1-
#500000
0-
#505000
b1 n
b1010010 s
b1 o
1-
#510000
0-
#515000
1#
b111 :
b10000000 <
0!
b0 o
1-
#520000
0-
#525000
b0 v
1"
b1 o
1[
14
10
1-
#530000
0-
#535000
b10100101 ;
1!
b0 o
1,
1P
1\
1-
#540000
0-
#545000
b0 n
b10100101 s
b1 o
0,
0P
1&
1V
00
1-
#550000
0-
#555000
0#
b0 :
b0 <
b11 q
0!
b0 o
0&
0V
04
1-
#560000
0-
#565000
b0 q
0"
b11 u
b1 o
0[
1-
#570000
0-
#575000
z#
b1001010 ;
09
b1 q
1!
b0 o
1K
b10100101 I
b10100101 r
0t
1$
1L
0M
b0 u
0\
1-
#580000
0-
#585000
0L
1J
0K
b1 u
0!
z[
1`
1_
b10100101 a
14
10
1-
#590000
0-
#595000
0J
1,
1P
z\
1-
#600000
0-
#605000
b1100 x
0,
0P
b1100 (
b1100 A
b1100 T
1&
1V
00
1-
#610000
0-
#615000
0&
0V
04
b1100 8
1-
#620000
0-
#625000
1-
#630000
0-
#635000
b1100 w
1-
#640000
0-
#645000
14
10
b1100 .
b1100 >
1-
#650000
0-
#655000
b1100 O
1,
1P
1-
#660000
0-
#665000
b10100101 x
0,
0P
b10100101 (
b10100101 A
b10100101 T
1&
1V
00
1-
#670000
0-
#675000
0&
0V
04
b10100101 8
1-
#680000
0-
#685000
1-
#690000
0-
#695000
1-
#700000
0-
#705000
1-
#710000
0-
#715000
1-
#720000
0-
#725000
1-
#730000
0-
#735000
1-
#740000
0-
#745000
1-
#750000
0-
#755000
1-
#760000
0-
#765000
1-
#770000
0-
#775000
b1011010 z
b1000 y
b1011010 }
b1000 |
b1011010 =
b1011010 ~
1-
#780000
0-
#785000
13
17
b1011010 5
b1011010 C
12
b1000 1
b1000 ?
1-
#790000
0-
#795000
1H
b1011010 Y
1f
1%
1W
b1000 X
1N
1+
1Q
1-
#800000
0-
#805000
0H
0N
0+
0Q
0f
0%
0W
b1011010 b
b1011010 m
1)
1S
02
07
1-
#810000
0-
#815000
0)
0S
03
b1 z
b0 y
b1 }
b0 |
1-
#820000
0-
#825000
13
17
b1 5
b1 C
12
b0 1
b0 ?
1-
#830000
0-
#835000
1G
1H
b1 Y
1f
1%
1W
b0 X
1N
1+
1Q
1-
#840000
0-
#845000
0H
1e
0N
0+
0Q
0f
0%
0W
1)
1S
02
07
b100 j
b1 h
1-
#850000
0-
#855000
0)
0S
1d
03
b100 w
b11111111111111111111111111111111 8
1-
#860000
0-
#865000
b10 q
0e
1c
14
10
b100 .
b100 >
1-
#870000
0-
#875000
0#
19
b1011010 <
1t
b1000 n
b0 s
b1011010 v
0$
1M
b10 u
b100 O
1,
1P
0d
1-
#880000
0-
#885000
b1101 x
b10110100 v
b1 o
0[
0c
0,
0P
b1101 (
b1101 A
b1101 T
1&
1V
00
1-
#890000
0-
#895000
b10010100 ;
1!
b0 o
0&
0V
0\
04
b1101 8
1-
#900000
0-
#905000
b111 n
b1 o
1-
#910000
0-
#915000
1#
b1 :
b10110100 <
0!
b0 o
1-
#920000
0-
#925000
b1101000 v
1"
b1 o
1[
14
10
1-
#930000
0-
#935000
b101001 ;
1!
b0 o
1,
1P
1\
1-
#940000
0-
#945000
b110 n
b1 s
b1 o
0,
0P
1&
1V
00
1-
#950000
0-
#955000
0#
b10 :
b1101000 <
0!
b0 o
0&
0V
04
1-
#960000
0-
#965000
b11010000 v
0"
b1 o
0[
1-
#970000
0-
#975000
b1010010 ;
1!
b0 o
0\
1-
#980000
0-
#985000
b101 n
b10 s
b1 o
14
10
1-
#990000
0-
#995000
1#
b11 :
b11010000 <
0!
b0 o
1,
1P
1-
#1000000
0-
#1005000
b10100000 v
1"
b1 o
1[
0,
0P
1&
1V
00
1-
#1010000
0-
#1015000
b10100101 ;
1!
b0 o
0&
0V
1\
04
1-
#1020000
0-
#1025000
b100 n
b101 s
b1 o
1-
#1030000
0-
#1035000
b100 :
b10100000 <
0!
b0 o
1-
#1040000
0-
#1045000
b1000000 v
b1 o
14
10
1-
#1050000
0-
#1055000
b1001011 ;
1!
b0 o
1,
1P
1-
#1060000
0-
#1065000
b11 n
b1011 s
b1 o
0,
0P
1&
1V
00
1-
#1070000
0-
#1075000
0#
b101 :
b1000000 <
0!
b0 o
0&
0V
04
1-
#1080000
0-
#1085000
b10000000 v
0"
b1 o
0[
1-
#1090000
0-
#1095000
b10010110 ;
1!
b0 o
0\
1-
#1100000
0-
#1105000
b10 n
b10110 s
b1 o
14
10
1-
#1110000
0-
#1115000
1#
b110 :
b10000000 <
0!
b0 o
1,
1P
1-
#1120000
0-
#1125000
b0 v
1"
b1 o
1[
0,
0P
1&
1V
00
1-
#1130000
0-
#1135000
b101101 ;
1!
b0 o
0&
0V
1\
04
1-
#1140000
0-
#1145000
b1 n
b101101 s
b1 o
1-
#1150000
0-
#1155000
0#
b111 :
b0 <
0!
b0 o
1-
#1160000
0-
#1165000
0"
b1 o
0[
14
10
1-
#1170000
0-
#1175000
b1011010 ;
1!
b0 o
1,
1P
0\
1-
#1180000
0-
#1185000
b0 n
b1011010 s
b1 o
0,
0P
1&
1V
00
1-
#1190000
0-
#1195000
b0 :
b11 q
0!
b0 o
0&
0V
04
1-
#1200000
0-
#1205000
b0 q
b11 u
b1 o
1-
#1210000
0-
#1215000
z#
b10110100 ;
09
b1 q
1!
b0 o
1K
b1011010 I
b1011010 r
0t
1$
1L
0M
b0 u
1-
#1220000
0-
#1225000
0L
1J
0K
b1 u
0!
z[
b1011010 a
14
10
1-
#1230000
0-
#1235000
0J
1,
1P
z\
1-
#1240000
0-
#1245000
b1100 x
0,
0P
b1100 (
b1100 A
b1100 T
1&
1V
00
1-
#1250000
0-
#1255000
0&
0V
04
b1100 8
1-
#1260000
0-
#1265000
1-
#1270000
0-
#1275000
b1100 w
1-
#1280000
0-
#1285000
14
10
b1100 .
b1100 >
1-
#1290000
0-
#1295000
b1100 O
1,
1P
1-
#1300000
0-
#1305000
b1011010 x
0,
0P
b1011010 (
b1011010 A
b1011010 T
1&
1V
00
1-
#1310000
0-
#1315000
0&
0V
04
b1011010 8
1-
#1320000
0-
#1325000
1-
#1330000
0-
#1335000
1-
#1340000
0-
#1345000
1-
#1350000
0-
#1355000
1-
#1360000
0-
#1365000
1-
#1370000
0-
#1375000
1-
#1380000
0-
#1385000
1-
#1390000
0-
#1395000
1-
#1400000
0-
#1405000
1-
#1410000
0-
#1415000
1-
#1420000
0-
#1425000
1-
#1430000
0-
#1435000
1-
#1440000
0-
#1445000
1-
#1450000
0-
#1455000
1-
#1460000
0-
#1465000
1-
#1470000
0-
#1475000
1-
#1480000
0-
#1485000
1-
#1490000
0-
#1495000
1-
#1500000
0-
#1505000
1-
#1510000
0-
#1515000
1-
