library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.types.all;

entity Constants_31fa47991dc69fb6_Core is
    port (
        o: out std_logic_vector(28 downto 0)
    );
end entity;

architecture structural of Constants_31fa47991dc69fb6_Core is
    -- no declarations
begin
    o <= "00000000000000011110000000000";
end architecture;