# SoC Design Lab Experiments

This repository contains lab experiments completed as part of the **System-on-Chip Design** coursework.
The experiments focus on **FPGA-based design**, **High-Level Synthesis (HLS)**, and **PSâ€“PL integration** on the Zynq platform, emphasizing performanceâ€“area trade-offs and hardwareâ€“software interaction.

---

## ğŸ§© Lab Experiments

### Experiment 1: FIR Filter Design using Vivado HLS

- Implemented an **11-tap FIR filter** using multiple C-based models in Vivado HLS.
- All implementations use the **same coefficients and functionality**, but differ in coding style and optimization techniques.

**Explored techniques:**
- Single-loop FIR implementation
- Boundary-condition optimization
- Loop fission (separating shift and MAC)
- Manual loop unrolling
- Array partitioning and parallel MAC operations

**Learning Outcome:**
- Understanding how **loop structure, data dependencies, and pragmas** affect latency, initiation interval, and FPGA resource utilization in HLS.
- Observing **performance vs area trade-offs** for algorithmically identical designs.

---

### Experiment 2: PS-Based LEDâ€“Switch Controller on Zynq

- Designed a **PS-controlled LEDâ€“Switch system** using the Zynq-7000 platform.
- Implemented a **custom AXI4-Lite peripheral** connected to the Processing System.

**Key tasks:**
- AXI4-Lite slave IP integration with Zynq PS
- Memory-mapped I/O access from ARM Cortex-A9
- Control of LEDs using DIP switch inputs
- Platform and application development using Vitis

**Learning Outcome:**
- Understanding **PSâ€“PL communication** using AXI
- Practical exposure to **hardwareâ€“software co-design**
- Debugging platform build and toolchain-related issues in FPGA workflows


---

## ğŸ§‘â€ğŸ“ Author

**Kaushik Balaji M S**  
M.Tech â€“ System-on-Chip Design  
Indian Institute of Technology, Palakkad

---

## ğŸ“„ License

This repository is intended for academic and educational use.
