###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       626603   # Number of WRITE/WRITEP commands
num_reads_done                 =      1502388   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1131434   # Number of read row buffer hits
num_read_cmds                  =      1502380   # Number of READ/READP commands
num_writes_done                =       626618   # Number of read requests issued
num_write_row_hits             =       535032   # Number of write row buffer hits
num_act_cmds                   =       467516   # Number of ACT commands
num_pre_cmds                   =       467488   # Number of PRE commands
num_ondemand_pres              =       440453   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9637501   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550688   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       362499   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449312   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2068572   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28425   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4132   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2477   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2024   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1491   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1295   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1208   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1233   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1443   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16768   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          159   # Write cmd latency (cycles)
write_latency[20-39]           =         1678   # Write cmd latency (cycles)
write_latency[40-59]           =         2006   # Write cmd latency (cycles)
write_latency[60-79]           =         2965   # Write cmd latency (cycles)
write_latency[80-99]           =         3817   # Write cmd latency (cycles)
write_latency[100-119]         =         4585   # Write cmd latency (cycles)
write_latency[120-139]         =         5118   # Write cmd latency (cycles)
write_latency[140-159]         =         5413   # Write cmd latency (cycles)
write_latency[160-179]         =         6281   # Write cmd latency (cycles)
write_latency[180-199]         =         7398   # Write cmd latency (cycles)
write_latency[200-]            =       587183   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       205371   # Read request latency (cycles)
read_latency[40-59]            =       107134   # Read request latency (cycles)
read_latency[60-79]            =       117141   # Read request latency (cycles)
read_latency[80-99]            =        89089   # Read request latency (cycles)
read_latency[100-119]          =        77326   # Read request latency (cycles)
read_latency[120-139]          =        69660   # Read request latency (cycles)
read_latency[140-159]          =        60214   # Read request latency (cycles)
read_latency[160-179]          =        53351   # Read request latency (cycles)
read_latency[180-199]          =        47688   # Read request latency (cycles)
read_latency[200-]             =       675401   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    3.128e+09   # Write energy
read_energy                    =   6.0576e+09   # Read energy
act_energy                     =  1.27912e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =     1.74e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.1567e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0138e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95963e+09   # Active standby energy rank.1
average_read_latency           =      317.817   # Average read request latency (cycles)
average_interarrival           =      4.69689   # Average request interarrival latency (cycles)
total_energy                   =  2.35325e+10   # Total energy (pJ)
average_power                  =      2353.25   # Average power (mW)
average_bandwidth              =      18.1675   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       635071   # Number of WRITE/WRITEP commands
num_reads_done                 =      1489213   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1128332   # Number of read row buffer hits
num_read_cmds                  =      1489210   # Number of READ/READP commands
num_writes_done                =       635112   # Number of read requests issued
num_write_row_hits             =       539907   # Number of write row buffer hits
num_act_cmds                   =       460860   # Number of ACT commands
num_pre_cmds                   =       460828   # Number of PRE commands
num_ondemand_pres              =       433304   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9610288   # Cyles of rank active rank.0
rank_active_cycles.1           =      9587829   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       389712   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       412171   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2062972   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30093   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3832   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2310   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1461   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1259   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1185   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1218   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1475   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16670   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          166   # Write cmd latency (cycles)
write_latency[20-39]           =         1712   # Write cmd latency (cycles)
write_latency[40-59]           =         2037   # Write cmd latency (cycles)
write_latency[60-79]           =         2948   # Write cmd latency (cycles)
write_latency[80-99]           =         3972   # Write cmd latency (cycles)
write_latency[100-119]         =         4731   # Write cmd latency (cycles)
write_latency[120-139]         =         5386   # Write cmd latency (cycles)
write_latency[140-159]         =         6126   # Write cmd latency (cycles)
write_latency[160-179]         =         7324   # Write cmd latency (cycles)
write_latency[180-199]         =         8787   # Write cmd latency (cycles)
write_latency[200-]            =       591882   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       195460   # Read request latency (cycles)
read_latency[40-59]            =       101762   # Read request latency (cycles)
read_latency[60-79]            =       115676   # Read request latency (cycles)
read_latency[80-99]            =        86257   # Read request latency (cycles)
read_latency[100-119]          =        74951   # Read request latency (cycles)
read_latency[120-139]          =        67909   # Read request latency (cycles)
read_latency[140-159]          =        58708   # Read request latency (cycles)
read_latency[160-179]          =        51476   # Read request latency (cycles)
read_latency[180-199]          =        46350   # Read request latency (cycles)
read_latency[200-]             =       690655   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.17027e+09   # Write energy
read_energy                    =  6.00449e+09   # Read energy
act_energy                     =  1.26091e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.87062e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.97842e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99682e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98281e+09   # Active standby energy rank.1
average_read_latency           =      328.873   # Average read request latency (cycles)
average_interarrival           =      4.70726   # Average request interarrival latency (cycles)
total_energy                   =  2.35049e+10   # Total energy (pJ)
average_power                  =      2350.49   # Average power (mW)
average_bandwidth              =      18.1276   # Average bandwidth
