
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
INFO: [Device 21-36] Loading parts and site information from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-78] Attempting to get a license: PlanAhead
WARNING: [Common 17-301] Failed to get a license: PlanAhead
source /home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/pa.fromHdl.tcl
# create_project -name step_driver_control -dir "/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "SDC_PINOUT.ucf" [current_fileset -constrset]
Adding file '/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/SDC_PINOUT.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sdc.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top sdc $srcset
# add_files [list {SDC_PINOUT.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "/srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/sdc.vf" into library work
Loading clock regions from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /srv/trurl/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/SDC_PINOUT.ucf]
Finished Parsing UCF File [/home/trurl/STM32_Devel/FPGA/CNC/step_driver_control/SDC_PINOUT.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0e36f944
open_rtl_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.145 ; gain = 169.988
update_compile_order -fileset sim_1
Exiting PlanAhead...
