#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a7ca2b6bc0 .scope module, "instruction_cache" "instruction_cache" 2 8;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "cpu_address";
    .port_info 3 /OUTPUT 32 "cpu_instruction";
    .port_info 4 /OUTPUT 1 "cpu_busywait";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 6 "mem_address";
    .port_info 7 /INPUT 128 "mem_instruction";
    .port_info 8 /INPUT 1 "mem_busywait";
P_000002a7ca2fcca0 .param/l "IDLE" 0 2 93, C4<000>;
P_000002a7ca2fccd8 .param/l "MEM_READ" 0 2 93, C4<001>;
L_000002a7ca2fac10 .functor BUFZ 3, L_000002a7ca367400, C4<000>, C4<000>, C4<000>;
L_000002a7ca2fb4d0 .functor AND 1, v000002a7ca366460_0, L_000002a7ca366500, C4<1>, C4<1>;
L_000002a7ca368068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a7ca2fefc0_0 .net *"_ivl_11", 1 0, L_000002a7ca368068;  1 drivers
v000002a7ca2ff1a0_0 .net *"_ivl_14", 0 0, L_000002a7ca366500;  1 drivers
v000002a7ca2ff100_0 .net *"_ivl_16", 4 0, L_000002a7ca3665a0;  1 drivers
L_000002a7ca3680b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a7ca2ff420_0 .net *"_ivl_19", 1 0, L_000002a7ca3680b0;  1 drivers
v000002a7ca2ff9c0_0 .net *"_ivl_6", 2 0, L_000002a7ca367400;  1 drivers
v000002a7ca2ff2e0_0 .net *"_ivl_8", 4 0, L_000002a7ca366fa0;  1 drivers
v000002a7ca2ff4c0_0 .net "cache_tag", 2 0, L_000002a7ca2fac10;  1 drivers
o000002a7ca3120f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7ca2ffb00_0 .net "clock", 0 0, o000002a7ca3120f8;  0 drivers
o000002a7ca312128 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000002a7ca2ff880_0 .net "cpu_address", 9 0, o000002a7ca312128;  0 drivers
v000002a7ca2ff740_0 .var "cpu_busywait", 0 0;
v000002a7ca2ff560_0 .var "cpu_instruction", 31 0;
v000002a7ca2ffba0_0 .var/i "i", 31 0;
v000002a7ca2ff380_0 .net "index", 2 0, L_000002a7ca367b80;  1 drivers
v000002a7ca2fede0 .array "instructionBlockArray", 0 7, 127 0;
v000002a7ca2fee80_0 .net "isHit", 0 0, L_000002a7ca2fb4d0;  1 drivers
v000002a7ca2fef20_0 .var "mem_address", 5 0;
o000002a7ca3123f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7ca2ff600_0 .net "mem_busywait", 0 0, o000002a7ca3123f8;  0 drivers
o000002a7ca312428 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a7ca2ff6a0_0 .net "mem_instruction", 127 0, o000002a7ca312428;  0 drivers
v000002a7ca2ff7e0_0 .var "mem_read", 0 0;
v000002a7ca2ff060_0 .var "next_state", 2 0;
v000002a7ca2ff920_0 .net "offset", 1 0, L_000002a7ca366f00;  1 drivers
o000002a7ca3124e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a7ca2ffa60_0 .net "reset", 0 0, o000002a7ca3124e8;  0 drivers
v000002a7ca3674a0_0 .var "state", 2 0;
v000002a7ca366c80_0 .net "tag", 2 0, L_000002a7ca366820;  1 drivers
v000002a7ca366aa0 .array "tagArray", 0 7, 2 0;
v000002a7ca366460_0 .var "tagMatch", 0 0;
v000002a7ca366b40 .array "validBitArray", 0 7, 0 0;
E_000002a7ca2fd740 .event posedge, v000002a7ca2ffa60_0, v000002a7ca2ffb00_0;
E_000002a7ca2fd340/0 .event anyedge, v000002a7ca3674a0_0, v000002a7ca366c80_0, v000002a7ca2ff380_0, v000002a7ca2ff600_0;
E_000002a7ca2fd340/1 .event anyedge, v000002a7ca2ff6a0_0;
E_000002a7ca2fd340 .event/or E_000002a7ca2fd340/0, E_000002a7ca2fd340/1;
E_000002a7ca2fd440 .event anyedge, v000002a7ca3674a0_0, v000002a7ca2fee80_0, v000002a7ca2ff600_0;
E_000002a7ca2fd7c0 .event anyedge, v000002a7ca2fee80_0;
v000002a7ca2fede0_0 .array/port v000002a7ca2fede0, 0;
v000002a7ca2fede0_1 .array/port v000002a7ca2fede0, 1;
E_000002a7ca2fd200/0 .event anyedge, v000002a7ca2ff920_0, v000002a7ca2ff380_0, v000002a7ca2fede0_0, v000002a7ca2fede0_1;
v000002a7ca2fede0_2 .array/port v000002a7ca2fede0, 2;
v000002a7ca2fede0_3 .array/port v000002a7ca2fede0, 3;
v000002a7ca2fede0_4 .array/port v000002a7ca2fede0, 4;
v000002a7ca2fede0_5 .array/port v000002a7ca2fede0, 5;
E_000002a7ca2fd200/1 .event anyedge, v000002a7ca2fede0_2, v000002a7ca2fede0_3, v000002a7ca2fede0_4, v000002a7ca2fede0_5;
v000002a7ca2fede0_6 .array/port v000002a7ca2fede0, 6;
v000002a7ca2fede0_7 .array/port v000002a7ca2fede0, 7;
E_000002a7ca2fd200/2 .event anyedge, v000002a7ca2fede0_6, v000002a7ca2fede0_7;
E_000002a7ca2fd200 .event/or E_000002a7ca2fd200/0, E_000002a7ca2fd200/1, E_000002a7ca2fd200/2;
E_000002a7ca2fd580 .event anyedge, v000002a7ca366c80_0, v000002a7ca2ff4c0_0, v000002a7ca2ff380_0;
E_000002a7ca2fd140 .event anyedge, v000002a7ca2ff880_0;
L_000002a7ca366820 .delay 3 (10,10,10) L_000002a7ca366820/d;
L_000002a7ca366820/d .part o000002a7ca312128, 7, 3;
L_000002a7ca367b80 .delay 3 (10,10,10) L_000002a7ca367b80/d;
L_000002a7ca367b80/d .part o000002a7ca312128, 4, 3;
L_000002a7ca366f00 .delay 2 (10,10,10) L_000002a7ca366f00/d;
L_000002a7ca366f00/d .part o000002a7ca312128, 2, 2;
L_000002a7ca367400 .array/port v000002a7ca366aa0, L_000002a7ca366fa0;
L_000002a7ca366fa0 .concat [ 3 2 0 0], L_000002a7ca367b80, L_000002a7ca368068;
L_000002a7ca366500 .array/port v000002a7ca366b40, L_000002a7ca3665a0;
L_000002a7ca3665a0 .concat [ 3 2 0 0], L_000002a7ca367b80, L_000002a7ca3680b0;
    .scope S_000002a7ca2b6bc0;
T_0 ;
    %wait E_000002a7ca2fd140;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7ca2ff740_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a7ca2b6bc0;
T_1 ;
    %wait E_000002a7ca2fd580;
    %delay 9, 0;
    %load/vec4 v000002a7ca366c80_0;
    %load/vec4 v000002a7ca2ff4c0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7ca366460_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca366460_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a7ca2b6bc0;
T_2 ;
    %wait E_000002a7ca2fd200;
    %load/vec4 v000002a7ca2ff920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a7ca2fede0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000002a7ca2ff560_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a7ca2fede0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v000002a7ca2ff560_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a7ca2fede0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v000002a7ca2ff560_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a7ca2fede0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v000002a7ca2ff560_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002a7ca2b6bc0;
T_3 ;
    %wait E_000002a7ca2fd7c0;
    %load/vec4 v000002a7ca2fee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca2ff740_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a7ca2b6bc0;
T_4 ;
    %wait E_000002a7ca2fd440;
    %load/vec4 v000002a7ca3674a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v000002a7ca2fee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a7ca2ff060_0, 0, 3;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a7ca2ff060_0, 0, 3;
T_4.4 ;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v000002a7ca2ff600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a7ca2ff060_0, 0, 3;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a7ca2ff060_0, 0, 3;
T_4.6 ;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a7ca2b6bc0;
T_5 ;
    %wait E_000002a7ca2fd340;
    %load/vec4 v000002a7ca3674a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca2ff7e0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v000002a7ca2fef20_0, 0, 6;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7ca2ff7e0_0, 0, 1;
    %load/vec4 v000002a7ca366c80_0;
    %load/vec4 v000002a7ca2ff380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a7ca2fef20_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7ca2ff740_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000002a7ca2ff600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.3, 4;
    %load/vec4 v000002a7ca2ff6a0_0;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002a7ca2fede0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002a7ca366b40, 4, 0;
    %load/vec4 v000002a7ca366c80_0;
    %load/vec4 v000002a7ca2ff380_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002a7ca366aa0, 4, 0;
T_5.3 ;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002a7ca2b6bc0;
T_6 ;
    %wait E_000002a7ca2fd740;
    %load/vec4 v000002a7ca2ffa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a7ca3674a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a7ca2ffba0_0, 0, 32;
T_6.2 ;
    %load/vec4 v000002a7ca2ffba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000002a7ca2ffba0_0;
    %store/vec4a v000002a7ca366b40, 4, 0;
    %load/vec4 v000002a7ca2ffba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a7ca2ffba0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a7ca2ff060_0;
    %store/vec4 v000002a7ca3674a0_0, 0, 3;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "instruction_cache.v";
