#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: IRD-LT-M52413

# Fri Feb 28 12:14:30 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\polarfire_syn_comps.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAPB3_0\CoreAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreRESET_PF_0\CoreRESET_PF_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreTimer_0\CoreTimer_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreTimer_1\CoreTimer_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v" (library work)
@W: CG1337 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_amoalu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_alu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rvcexpander.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_plusarg_reader.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_CCC_0\PF_CCC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_OSC_0\PF_OSC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\PF_SRAM_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\BaseDesign\BaseDesign.v" (library work)
Verilog syntax check successful!
Selecting top level module BaseDesign
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":23:7:23:41|Component CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2813:2:2813:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2879:2:2879:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2945:2:2945:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3011:2:3011:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":23:7:23:41|Synthesizing module CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0.v":9:7:9:16|Synthesizing module CoreAHBL_0 in library work.
Running optimization stage 1 on CoreAHBL_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000010001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_17s_0s
Running optimization stage 1 on COREAHBTOAPB3_17s_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v":9:7:9:21|Synthesizing module COREAHBTOAPB3_0 in library work.
Running optimization stage 1 on COREAHBTOAPB3_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z6 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAPB3_0\CoreAPB3_0.v":9:7:9:16|Synthesizing module CoreAPB3_0 in library work.
Running optimization stage 1 on CoreAPB3_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":22:7:22:53|Component CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v":22:7:22:32|Synthesizing module COREAXITOAHBL_WSTRBPopCntr in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v":22:7:22:35|Synthesizing module COREAXITOAHBL_WSRTBAddrOffset in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v":22:7:22:31|Synthesizing module COREAXITOAHBL_readByteCnt in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
   Generated name = COREAXITOAHBL_readByteCnt_64s
Running optimization stage 1 on COREAXITOAHBL_readByteCnt_64s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":23:7:23:32|Synthesizing module COREAXITOAHBL_AXISlaveCtrl in library COREAXITOAHBL_LIB.

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z7
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v":21:7:21:29|Synthesizing module COREAXITOAHBL_AXIOutReg in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_5s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":21:7:21:37|Synthesizing module COREAXITOAHBL_RAM_syncWrAsyncRd in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":77:0:77:5|Found RAM mem, depth=16, width=64
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":22:7:22:33|Synthesizing module COREAXITOAHBL_AHBMasterCtrl in library COREAXITOAHBL_LIB.

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z8
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":264:0:264:5|Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":290:0:290:5|Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":290:0:290:5|Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":22:7:22:53|Synthesizing module CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v":9:7:9:21|Synthesizing module CoreAXITOAHBL_0 in library work.
Running optimization stage 1 on CoreAXITOAHBL_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":22:7:22:53|Component CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":22:7:22:53|Synthesizing module CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v":9:7:9:21|Synthesizing module CoreAXITOAHBL_1 in library work.
Running optimization stage 1 on CoreAXITOAHBL_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":23:7:23:40|Synthesizing module CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN.v":9:7:9:17|Synthesizing module CoreGPIO_IN in library work.
Running optimization stage 1 on CoreGPIO_IN .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":23:7:23:42|Synthesizing module CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v":9:7:9:18|Synthesizing module CoreGPIO_OUT in library work.
Running optimization stage 1 on CoreGPIO_OUT .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z11
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":147:8:147:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":154:8:154:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":161:8:161:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":168:8:168:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z11 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v":9:7:9:21|Synthesizing module CoreJTAGDebug_0 in library work.
Running optimization stage 1 on CoreJTAGDebug_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v":21:7:21:50|Synthesizing module CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF in library work.
Running optimization stage 1 on CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreRESET_PF_0\CoreRESET_PF_0.v":9:7:9:20|Synthesizing module CoreRESET_PF_0 in library work.
Running optimization stage 1 on CoreRESET_PF_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreTimer_0\CoreTimer_0.v":9:7:9:17|Synthesizing module CoreTimer_0 in library work.
Running optimization stage 1 on CoreTimer_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreTimer_1\CoreTimer_1.v":9:7:9:17|Synthesizing module CoreTimer_1 in library work.
Running optimization stage 1 on CoreTimer_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:38|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":870:0:870:8|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":750:0:750:7|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":857:0:857:8|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":1613:0:1613:5|Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1338:0:1338:7|Removing redundant assignment.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":333:0:333:7|Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1268:0:1268:5|Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1106:0:1106:5|Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":984:0:984:5|Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":405:0:405:5|Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":14:0:14:40|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":785:0:785:8|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":868:0:868:8|Removing redundant assignment.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":283:0:283:8|Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0.v":9:7:9:19|Synthesizing module CoreUARTapb_0 in library work.
Running optimization stage 1 on CoreUARTapb_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":64:7:64:86|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":164:13:164:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":166:13:166:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":168:13:168:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":170:13:170:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":172:13:172:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":174:13:174:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":64:7:64:74|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:103|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":86:13:86:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":88:13:88:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":90:13:90:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":92:13:92:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":94:13:94:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":96:13:96:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":98:13:98:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":100:13:100:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:115|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":137:13:137:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":139:13:139:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":141:13:141:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":164:13:164:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":166:13:166:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":168:13:168:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":170:13:170:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":172:13:172:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":174:13:174:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":176:13:176:20|Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:108|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:108|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":64:7:64:92|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":64:7:64:91|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v":64:7:64:112|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":64:7:64:89|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:106|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:114|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:119|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:110|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v":64:7:64:87|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":64:7:64:83|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":64:7:64:86|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v":64:7:64:104|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v":64:7:64:91|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":64:7:64:82|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":64:7:64:80|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:79:2014:110|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":64:7:64:101|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v":64:7:64:95|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v":64:7:64:94|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":64:7:64:98|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v":64:7:64:93|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:112|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:112|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync.v":64:7:64:85|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:112|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:91:206:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:91:206:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:91:184:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":106:21:106:38|Found RAM ram, depth=128, width=21
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_uncorrectable_errors is always 0.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":107:21:107:38|Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":107:21:107:38|Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":1486:126:1486:158|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|Found RAM ram, depth=2, width=7
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_addr, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_strb, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_data, depth=2, width=64
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_data, depth=2, width=64
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_addr, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_last, depth=8, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_user, depth=8, width=7
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_resp, depth=8, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_data, depth=8, width=64
@N: CL134 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_id, depth=8, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	MASTER_TYPE=32'b00000000000000000000000000000000
	MEM_WID=4'b0101
	MMIO_WID=4'b0101
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
@W: CG781 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":475:34:475:34|Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":495:34:495:34|Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":520:35:520:35|Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":540:35:540:35|Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Removing wire MMIO_AXI_WID, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Removing wire MEM_AXI_WID, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as there is no assignment to it.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
@W: CL318 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|*Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|*Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0 .......
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_CCC_0\PF_CCC_0_0\PF_CCC_0_PF_CCC_0_0_PF_CCC.v":37:12:37:21|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on PLL .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on PF_CCC_0_PF_CCC_0_0_PF_CCC .......
Running optimization stage 1 on PF_CCC_0 .......
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on INIT .......
Running optimization stage 1 on PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_INIT_MONITOR_0\PF_INIT_MONITOR_0_0\PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on PF_INIT_MONITOR_0 .......
Running optimization stage 1 on OSC_RC160MHZ .......
Running optimization stage 1 on PF_OSC_0_PF_OSC_0_0_PF_OSC .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_OSC_0\PF_OSC_0_0\PF_OSC_0_PF_OSC_0_0_PF_OSC.v":15:8:15:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on PF_OSC_0 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010010
	PIPE=32'b00000000000000000000000000000001
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":291:21:291:25|Removing redundant assignment.
Running optimization stage 1 on PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13 .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":179:3:179:8|Pruning unused bits 31 to 18 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000001000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	AHB_DWIDTH=32'b00000000000000000000000000100000
	S_IDLE=2'b00
	S_WR=2'b01
	S_RD=2'b10
   Generated name = PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2
@N: CG179 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":292:26:292:38|Removing redundant assignment.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":124:31:124:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":125:31:125:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":126:31:126:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":127:31:127:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":128:31:128:42|Removing wire l_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":129:31:129:42|Removing wire l_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":130:31:130:42|Removing wire l_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":131:31:131:42|Removing wire l_BUSY_all_3, as there is no assignment to it.
Running optimization stage 1 on PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":316:2:316:7|Pruning unused register sram_ren_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":306:2:306:7|Pruning unused register sram_ren_d2. Make sure that there are no unused intermediate registers.

	MEM_DEPTH=32'b00000000000001000000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000010010
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s
Running optimization stage 1 on PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s .......
Running optimization stage 1 on OR4 .......
Running optimization stage 1 on CFG2 .......
Running optimization stage 1 on RAM1K20 .......
Running optimization stage 1 on CFG3 .......
Running optimization stage 1 on OR2 .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Running optimization stage 1 on PF_SRAM_0 .......
Running optimization stage 1 on BaseDesign .......
Running optimization stage 2 on BaseDesign .......
Running optimization stage 2 on PF_SRAM_0 .......
Running optimization stage 2 on PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on OR2 .......
Running optimization stage 2 on CFG3 .......
Running optimization stage 2 on RAM1K20 .......
Running optimization stage 2 on CFG2 .......
Running optimization stage 2 on OR4 .......
Running optimization stage 2 on PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s .......
Running optimization stage 2 on PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":155:3:155:8|Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":85:29:85:47|Input ahbsram_wdata_usram is unused.
Running optimization stage 2 on PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":193:3:193:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":107:28:107:32|Input port bits 31 to 18 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\PF_SRAM_0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":112:28:112:31|Input BUSY is unused.
Running optimization stage 2 on PF_OSC_0 .......
Running optimization stage 2 on PF_OSC_0_PF_OSC_0_0_PF_OSC .......
Running optimization stage 2 on OSC_RC160MHZ .......
Running optimization stage 2 on PF_INIT_MONITOR_0 .......
Running optimization stage 2 on PF_INIT_MONITOR_0_PF_INIT_MONITOR_0_0_PF_INIT_MONITOR .......
Running optimization stage 2 on INIT .......
Running optimization stage 2 on PF_CCC_0 .......
Running optimization stage 2 on PF_CCC_0_PF_CCC_0_0_PF_CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v":16:19:16:45|Input AXI_MIRROR_MST_MEM_AWREGION is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|*Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|*Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|*Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|*Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|*Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|*Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|*Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|*Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|*Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|*Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":66:10:66:14|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":70:10:70:26|Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":66:15:66:19|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":70:16:70:32|Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":66:16:66:20|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":66:15:66:19|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":65:15:65:19|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":66:15:66:19|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":67:15:67:26|Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":103:16:103:35|Input port bit 6 of auto_out_b_bits_user[6:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":121:16:121:35|Input port bit 6 of auto_out_r_bits_user[6:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v":65:16:65:20|Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":67:16:67:27|Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v":65:16:65:20|Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":66:16:66:27|Input io_req_valid is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":85:16:85:39|Input auto_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":95:16:95:39|Input auto_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":96:16:96:38|Input auto_out_0_d_bits_param is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":97:16:97:37|Input auto_out_0_d_bits_size is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":99:16:99:37|Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":66:16:66:20|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":98:16:98:37|Input auto_out_3_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":112:16:112:37|Input auto_out_2_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":129:16:129:37|Input auto_out_1_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":147:16:147:37|Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
Running optimization stage 2 on CoreUARTapb_0 .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":126:0:126:4|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":283:0:283:8|*Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_26s_0s_0s .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":871:0:871:5|Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":81:0:81:7|Input CUARTI1I is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":84:0:84:7|Input CUARTlO1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":87:0:87:7|Input CUARTOI1 is unused.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v":75:0:75:16|Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on CoreTimer_1 .......
Running optimization stage 2 on CoreTimer_0 .......
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Running optimization stage 2 on CoreRESET_PF_0 .......
Running optimization stage 2 on CoreRESET_PF_0_CoreRESET_PF_0_0_CORERESET_PF .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreRESET_PF_0\CoreRESET_PF_0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Running optimization stage 2 on CoreJTAGDebug_0 .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z11 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":42:8:42:16|Input TGT_TDO_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":49:8:49:16|Input TGT_TDO_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":56:8:56:16|Input TGT_TDO_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":63:8:63:16|Input TGT_TDO_4 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":70:8:70:16|Input TGT_TDO_5 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":77:8:77:16|Input TGT_TDO_6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":84:8:84:16|Input TGT_TDO_7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":91:8:91:16|Input TGT_TDO_8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":98:8:98:16|Input TGT_TDO_9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":105:8:105:17|Input TGT_TDO_10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":112:8:112:17|Input TGT_TDO_11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":119:8:119:17|Input TGT_TDO_12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":126:8:126:17|Input TGT_TDO_13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":133:8:133:17|Input TGT_TDO_14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":140:8:140:17|Input TGT_TDO_15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":142:8:142:52|Input UJTAG_BYPASS_TCK_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":143:8:143:52|Input UJTAG_BYPASS_TMS_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":144:8:144:52|Input UJTAG_BYPASS_TDI_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":145:8:145:54|Input UJTAG_BYPASS_TRSTB_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":149:8:149:52|Input UJTAG_BYPASS_TCK_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":150:8:150:52|Input UJTAG_BYPASS_TMS_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":151:8:151:52|Input UJTAG_BYPASS_TDI_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":152:8:152:54|Input UJTAG_BYPASS_TRSTB_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":156:8:156:52|Input UJTAG_BYPASS_TCK_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":157:8:157:52|Input UJTAG_BYPASS_TMS_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":158:8:158:52|Input UJTAG_BYPASS_TDI_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":159:8:159:54|Input UJTAG_BYPASS_TRSTB_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":163:8:163:52|Input UJTAG_BYPASS_TCK_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":164:8:164:52|Input UJTAG_BYPASS_TMS_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":165:8:165:52|Input UJTAG_BYPASS_TDI_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":166:8:166:54|Input UJTAG_BYPASS_TRSTB_3 is unused.
Running optimization stage 2 on CoreGPIO_OUT .......
Running optimization stage 2 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
Running optimization stage 2 on CoreGPIO_IN .......
Running optimization stage 2 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on CoreAXITOAHBL_1 .......
Running optimization stage 2 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":128:28:128:30|Input WID is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":129:28:129:34|Input WID_BIF is unused.
Running optimization stage 2 on CoreAXITOAHBL_0 .......
Running optimization stage 2 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":128:28:128:30|Input WID is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":129:28:129:34|Input WID_BIF is unused.
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":445:0:445:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":92:25:92:30|Input AXILen is unused.
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":473:0:473:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":122:28:122:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAXITOAHBL_readByteCnt_64s .......
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Running optimization stage 2 on CoreAPB3_0 .......
Running optimization stage 2 on CoreAPB3_Z6 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREAHBTOAPB3_17s_0s .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on CoreAHBL_0 .......
Running optimization stage 2 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 224MB peak: 260MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Fri Feb 28 12:14:40 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 28 12:14:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime

Process completed successfully.
# Fri Feb 28 12:14:42 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 28 12:14:44 2020

###########################################################]
Premap Report

# Fri Feb 28 12:14:44 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\designer\BaseDesign\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign_scck.rpt 
Printing clock  summary report in "C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 195MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 197MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3888:2:3888:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3837:2:3837:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3786:2:3786:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3735:2:3735:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3684:2:3684:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3633:2:3633:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3531:2:3531:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3378:2:3378:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3327:2:3327:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3276:2:3276:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3225:2:3225:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3174:2:3174:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3582:2:3582:14|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3123:2:3123:13|Removing user instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1183 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\corereset_pf_0\corereset_pf_0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance CoreRESET_PF_0_inst_0.CoreRESET_PF_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":176:2:176:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":176:2:176:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_10.v":210:2:210:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":168:91:168:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":183:91:183:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":151:91:151:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":183:91:183:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":168:91:168:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":161:91:161:99|Removing user instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v":131:31:131:42|Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\corejtagdebug\3.1.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z11(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z11(verilog)) has its enable tied to GND.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z3_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2945:2:2945:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3011:2:3011:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":1114:1:1114:13|Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_64s_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":1114:1:1114:13|Removing instance U_readByteCnt (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) of type view:COREAXITOAHBL_LIB.COREAXITOAHBL_readByteCnt_64s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2022:79:2022:92|Removing instance LevelGateway_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2030:79:2030:92|Removing instance LevelGateway_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2038:79:2038:92|Removing instance LevelGateway_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2046:79:2046:92|Removing instance LevelGateway_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2054:79:2054:92|Removing instance LevelGateway_5 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2062:79:2062:92|Removing instance LevelGateway_6 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2070:79:2070:92|Removing instance LevelGateway_7 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2078:79:2078:92|Removing instance LevelGateway_8 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2086:79:2086:92|Removing instance LevelGateway_9 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2094:79:2094:93|Removing instance LevelGateway_10 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2102:79:2102:93|Removing instance LevelGateway_11 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2110:79:2110:93|Removing instance LevelGateway_12 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2118:79:2118:93|Removing instance LevelGateway_13 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2126:79:2126:93|Removing instance LevelGateway_14 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2134:79:2134:93|Removing instance LevelGateway_15 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2142:79:2142:93|Removing instance LevelGateway_16 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2150:79:2150:93|Removing instance LevelGateway_17 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2158:79:2158:93|Removing instance LevelGateway_18 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2166:79:2166:93|Removing instance LevelGateway_19 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2174:79:2174:93|Removing instance LevelGateway_20 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2182:79:2182:93|Removing instance LevelGateway_21 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2190:79:2190:93|Removing instance LevelGateway_22 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2198:79:2198:93|Removing instance LevelGateway_23 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2206:79:2206:93|Removing instance LevelGateway_24 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2214:79:2214:93|Removing instance LevelGateway_25 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2222:79:2222:93|Removing instance LevelGateway_26 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2230:79:2230:93|Removing instance LevelGateway_27 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2238:79:2238:93|Removing instance LevelGateway_28 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2246:79:2246:93|Removing instance LevelGateway_29 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":298:74:298:99|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":270:74:270:99|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":237:74:237:74|Removing instance c (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTIO0 (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3072:1:3072:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_15.v":129:2:129:7|Removing sequential instance value_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v":123:85:123:91|Removing instance tdoeReg (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":92:56:92:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":84:2:84:7|Removing sequential instance reg\$(in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":166:0:166:5|Removing sequential instance regHSIZE[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":166:0:166:5|Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing sequential instance ram_sink (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance grantInProgress (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=952,dsps=924  set on top level netlist BaseDesign

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 235MB peak: 240MB)



Clock Summary
******************

          Start                                            Requested     Requested     Clock                                                         Clock                   Clock
Level     Clock                                            Frequency     Period        Type                                                          Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK         160.0 MHz     6.250         declared                                                      default_clkgroup        1    
1 .         PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK)     default_clkgroup        8236 
                                                                                                                                                                                  
0 -       System                                           100.0 MHz     10.000        system                                                        system_clkgroup         0    
                                                                                                                                                                                  
0 -       TCK                                              6.0 MHz       166.670       declared                                                      default_clkgroup        0    
                                                                                                                                                                                  
0 -       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock          100.0 MHz     10.000        inferred                                                      Inferred_clkgroup_0     363  
==================================================================================================================================================================================



Clock Load Summary
***********************

                                               Clock     Source                                                                                          Clock Pin                                                                         Non-clock Pin     Non-clock Pin                                                                 
Clock                                          Load      Pin                                                                                             Seq Example                                                                       Seq Example       Comb Example                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK       1         PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160.CLK(OSC_RC160MHZ)                                          PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0.REF_CLK_0                                   -                 PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160_INT.I(BUFG)                              
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     8236      PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0.OUT0(PLL)                                                 CoreTimer_0_inst_0.CoreTimer_0_0.CtrlReg[2:0].C                                   -                 PF_CCC_0_inst_0.PF_CCC_0_0.clkint_0.I(BUFG)                                   
                                                                                                                                                                                                                                                                                                                                           
System                                         0         -                                                                                               -                                                                                 -                 -                                                                             
                                                                                                                                                                                                                                                                                                                                           
TCK                                            0         TCK(port)                                                                                       -                                                                                 -                 -                                                                             
                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock        363       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C     -                 CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
===========================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 224MB peak: 240MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 237MB peak: 240MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 239MB peak: 246MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 246MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Feb 28 12:14:49 2020

###########################################################]
Map & Optimize Report

# Fri Feb 28 12:14:49 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v":131:31:131:42|Tristate driver BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver BUSY_t (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) on net BUSY (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_262144s_0s_0s_1s_18_32s_32s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":355:0:355:5|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 194MB peak: 208MB)

@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":166:0:166:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.regHSIZE[2] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_17s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":271:0:271:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":313:0:313:5|Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":313:0:313:5|Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":271:0:271:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":313:0:313:5|Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":313:0:313:5|Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":734:2:734:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] 
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[27:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 28 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[28:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 29 bits.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[12] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_sram_0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v":282:0:282:5|Found counter in view:work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog) instance count[4:0] 
Encoding state machine sramcurr_state[2:0] (in view: work.PF_SRAM_0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_1s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 254MB peak: 256MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreaxitoahbl\3.5.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Auto Dissolve of PF_SRAM_0_inst_0 (inst of view:work.PF_SRAM_0(verilog))
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 342MB peak: 355MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v":289:35:289:52|Multiplier MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 368MB peak: 395MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 368MB peak: 395MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 364MB peak: 415MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 371MB peak: 415MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 411MB peak: 415MB)

@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:11s; Memory used current: 404MB peak: 415MB)


Finished preparing to map (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:17s; Memory used current: 403MB peak: 415MB)


Finished technology mapping (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:25s; Memory used current: 415MB peak: 473MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:26s		   -38.39ns		18599 /     10864
   2		0h:01m:28s		   -38.39ns		17142 /     10864

   3		0h:01m:31s		   -38.39ns		17142 /     10864


   4		0h:01m:32s		   -38.39ns		17142 /     10864
@N: FP130 |Promoting Net un1_FABRIC_RESET_N_arst on CLKINT  I_3422 
@N: FP130 |Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_3423 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 423MB peak: 473MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:42s; CPU Time elapsed 0h:01m:42s; Memory used current: 439MB peak: 473MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 11000 clock pin(s) of sequential element(s)
0 instances converted, 11000 sequential instances remain driven by gated/generated clocks

=============================================================================================== Non-Gated/Non-Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type                   Fanout     Sample Instance                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                                17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0004       PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160                                               clock definition on OSC_RC160MHZ     1          PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                     
===============================================================================================================================================================================================================================
=============================================================================================================================================== Gated/Generated Clocks ================================================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0                                              PLL                    10689      CoreTimer_0_inst_0.CoreTimer_0_0.PreScale[9]                                            Multiple clocks on generating sequential element from nets PF_OSC_0_RCOSC_160MHZ_GL, GND
@K:CKID0002       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   311        MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                               
=======================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 305MB peak: 473MB)

Writing Analyst data base C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:46s; Memory used current: 377MB peak: 473MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:01m:51s; Memory used current: 372MB peak: 473MB)


Start final timing analysis (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:52s; Memory used current: 369MB peak: 473MB)

@W: MT246 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_osc_0\pf_osc_0_0\pf_osc_0_pf_osc_0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\github-lsram-12.3\future-avalanche-board\libero_projects\miv_axi_pf_avalanche_es\component\work\pf_init_monitor_0\pf_init_monitor_0_0\pf_init_monitor_0_pf_init_monitor_0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK_0.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Feb 28 12:16:42 2020
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -38.567

                                               Requested     Estimated     Requested     Estimated                 Clock                                                         Clock              
Starting Clock                                 Frequency     Frequency     Period        Period        Slack       Type                                                          Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock        100.0 MHz     11.5 MHz      10.000        87.134        -38.567     inferred                                                      Inferred_clkgroup_0
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     50.0 MHz      64.0 MHz      20.000        15.619        4.381       generated (from PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK)     default_clkgroup   
PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK       160.0 MHz     NA            6.250         NA            NA          declared                                                      default_clkgroup   
TCK                                            6.0 MHz       NA            166.670       NA            NA          declared                                                      default_clkgroup   
System                                         100.0 MHz     22.5 MHz      10.000        44.407        -34.407     system                                                        system_clkgroup    
====================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     |  10.000      -34.407  |  No paths    -      |  10.000      7.220  |  No paths    -      
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  |  20.000      4.381    |  No paths    -      |  No paths    -      |  No paths    -      
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     System                                      |  10.000      8.493    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     |  10.000      3.710    |  10.000      7.017  |  5.000       1.386  |  5.000       -38.567
==================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z11|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                                                                                    Arrival            
Instance                                                                                                                    Reference                                   Type     Pin     Net                                            Time        Slack  
                                                                                                                            Clock                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                   COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       tmsenb                                         0.144       -38.567
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                               COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       endofshift                                     0.144       -38.392
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.202       0.380  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.202       0.448  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.202       0.469  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.144       0.555  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.144       0.730  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[4]                                       0.144       1.386  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[3]                                       0.202       1.404  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[1]                                                 COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[1]                                       0.202       1.530  
===========================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                                             Required            
Instance                                                                                                                                       Reference                                   Type     Pin     Net                     Time         Slack  
                                                                                                                                               Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_13_i                  5.000        -38.567
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_15322_i               5.000        -38.499
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       nextState_1_1_iv[2]     5.000        -38.459
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_15323_i               5.000        -38.403
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q          COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       ready                   5.000        0.380  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[1]           COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.675  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[2]           COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.675  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[3]           COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.675  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[4]           COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.675  
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[5]           COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.892        0.675  
========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -38.567

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         43.164      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.364     43.528      -         
N_13_i                                                                                                                                             Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         43.567      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.567 is 4.924(11.3%) logic and 38.643(88.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.499

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     C        In      -         43.164      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.296     43.460      -         
N_15322_i                                                                                                                                          Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         43.499      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.499 is 4.857(11.2%) logic and 38.643(88.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.459
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.459

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                      SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                         Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                    Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                   Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                  Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                      Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4     C        In      -         43.164      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4     Y        Out     0.256     43.420      -         
nextState_1_1_iv[2]                                                                                                                            Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE      D        In      -         43.459      -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.459 is 4.817(11.1%) logic and 38.643(88.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.403

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                          SLE      Q        Out     0.144     0.144       -         
tmsenb                                                                                                                                             Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     C        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.296     0.479       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.719       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.837       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.959       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         4.077       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.198       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.317       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.438       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.678       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.918       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         9.036       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     9.158       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.276      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.397      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.516      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.637      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.877      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     14.117      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.235      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.357      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.475      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.596      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.715      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.836      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     19.076      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.316      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.434      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.556      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.674      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.795      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.914      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     24.035      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         25.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.275      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.515      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.633      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.755      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.873      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.994      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         30.113      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.234      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.474      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.714      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.832      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.954      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         35.072      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.193      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.312      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.433      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.673      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.913      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         40.031      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     40.153      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.271      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.392      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.511      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.632      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     B        In      -         43.164      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.200     43.364      -         
N_15323_i                                                                                                                                          Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         43.403      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.403 is 4.761(11.0%) logic and 38.643(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      43.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -38.392

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                                      SLE      Q        Out     0.144     0.144       -         
endofshift                                                                                                                                         Net      -        -       0.039     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     A        In      -         0.183       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3     Y        Out     0.121     0.304       -         
dut_tms_int                                                                                                                                        Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     A        In      -         1.423       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     1.544       -         
delay_sel[1]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     A        In      -         2.663       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     2.784       -         
delay_sel[2]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     A        In      -         3.902       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     4.024       -         
delay_sel[3]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     A        In      -         5.142       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     5.263       -         
delay_sel[4]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     A        In      -         6.382       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     6.503       -         
delay_sel[5]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     A        In      -         7.622       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     7.743       -         
delay_sel[6]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     A        In      -         8.862       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     8.983       -         
delay_sel[7]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     A        In      -         10.101      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     10.223      -         
delay_sel[8]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     A        In      -         11.341      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     11.462      -         
delay_sel[9]                                                                                                                                       Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     A        In      -         12.581      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD     Y        Out     0.121     12.702      -         
delay_sel[10]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     A        In      -         13.821      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     13.942      -         
delay_sel[11]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     A        In      -         15.061      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     15.182      -         
delay_sel[12]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     A        In      -         16.300      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     16.422      -         
delay_sel[13]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     A        In      -         17.540      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     17.661      -         
delay_sel[14]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     A        In      -         18.780      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     18.901      -         
delay_sel[15]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     A        In      -         20.020      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     20.141      -         
delay_sel[16]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     A        In      -         21.260      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     21.381      -         
delay_sel[17]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     A        In      -         22.499      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     22.621      -         
delay_sel[18]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     A        In      -         23.739      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     23.860      -         
delay_sel[19]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     A        In      -         24.979      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     25.100      -         
delay_sel[20]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     A        In      -         26.219      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     26.340      -         
delay_sel[21]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     A        In      -         27.459      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     27.580      -         
delay_sel[22]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     A        In      -         28.698      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     28.820      -         
delay_sel[23]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     A        In      -         29.938      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     30.059      -         
delay_sel[24]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     A        In      -         31.178      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     31.299      -         
delay_sel[25]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     A        In      -         32.418      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     32.539      -         
delay_sel[26]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     A        In      -         33.658      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     33.779      -         
delay_sel[27]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     A        In      -         34.897      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     35.019      -         
delay_sel[28]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     A        In      -         36.137      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     36.258      -         
delay_sel[29]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     A        In      -         37.377      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     37.498      -         
delay_sel[30]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     A        In      -         38.617      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     38.738      -         
delay_sel[31]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     A        In      -         39.857      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     39.978      -         
delay_sel[32]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     A        In      -         41.096      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     41.218      -         
delay_sel[33]                                                                                                                                      Net      -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     A        In      -         42.336      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD     Y        Out     0.121     42.457      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net      -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         42.989      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.364     43.353      -         
N_13_i                                                                                                                                             Net      -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         43.392      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.392 is 4.750(10.9%) logic and 38.643(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                                            Arrival          
Instance                                                                                      Reference                                      Type     Pin     Net                 Time        Slack
                                                                                              Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd[4]       PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[4]       0.202       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]       0.144       4.395
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]       0.144       5.098
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]       0.144       5.135
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]       0.202       5.272
CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AHBMasterCtrl.currState[13]                        PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       currState[13]       0.202       5.761
CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AHBMasterCtrl.currState[6]                         PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       currState[6]        0.202       5.783
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[12]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[12]     0.202       6.346
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[9]      PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[9]          0.202       6.363
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[11]     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[11]         0.202       6.378
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                        Starting                                                                                                  Required          
Instance                                                                                                                                                Reference                                      Type        Pin            Net                             Time         Slack
                                                                                                                                                        Clock                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[6]      reg_RW0_addr_0[1]               19.274       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0[2]               19.274       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      reg_RW0_addr_0[3]               19.274       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      reg_RW0_addr_0[4]               19.274       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     reg_RW0_addr_0[5]               19.274       4.381
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[5]      reg_RW0_addr_0[0]               19.274       4.556
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     reg_RW0_addr_0[6]               19.274       4.556
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[6]      metaArb_io_out_bits_addr[7]     19.177       5.498
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[7]      metaArb_io_out_bits_addr[8]     19.177       5.498
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0     PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     RAM1K20     B_ADDR[8]      metaArb_io_out_bits_addr[9]     19.177       5.498
====================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.274

    - Propagation time:                      14.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.381

    Number of logic level(s):                14
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd[4] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[6]
    The start point is clocked by            PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                            Pin           Pin               Arrival     No. of    
Name                                                                                                                                                          Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd[4]                                                                       SLE         Q             Out     0.202     0.202       -         
s2_req_cmd[4]                                                                                                                                                 Net         -             -       0.746     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.N_2030_i_i_o2                                                                   CFG2        B             In      -         0.948       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.N_2030_i_i_o2                                                                   CFG2        Y             Out     0.147     1.095       -         
N_2282                                                                                                                                                        Net         -             -       0.786     -           8         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb._m1_e                                                                           CFG4        B             In      -         1.881       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb._m1_e                                                                           CFG4        Y             Out     0.174     2.055       -         
_T_580                                                                                                                                                        Net         -             -       0.995     -           34        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0_0                                                                  CFG4        C             In      -         3.050       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0_0                                                                  CFG4        Y             Out     0.296     3.346       -         
s2_write                                                                                                                                                      Net         -             -       0.842     -           10        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0_0_RNIQNFK                                                          CFG4        C             In      -         4.189       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0_0_RNIQNFK                                                          CFG4        Y             Out     0.296     4.485       -         
N_2034_i                                                                                                                                                      Net         -             -       0.411     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.un1__T_1299_0_0_a2_0                                                            CFG3        A             In      -         4.896       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.un1__T_1299_0_0_a2_0                                                            CFG3        Y             Out     0.095     4.991       -         
N_510                                                                                                                                                         Net         -             -       0.818     -           9         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_valid_hit_pre_data_ecc_i_0                                                   CFG4        B             In      -         5.808       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.tlb.s2_valid_hit_pre_data_ecc_i_0                                                   CFG4        Y             Out     0.174     5.982       -         
N_2175                                                                                                                                                        Net         -             -       0.693     -           6         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache._T_3008                                                                             CFG4        C             In      -         6.675       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache._T_3008                                                                             CFG4        Y             Out     0.256     6.931       -         
_T_3008                                                                                                                                                       Net         -             -       0.411     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache._T_1433                                                                             CFG4        D             In      -         7.343       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache._T_1433                                                                             CFG4        Y             Out     0.346     7.688       -         
_T_1433                                                                                                                                                       Net         -             -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.pstore_drain                                                                        CFG4        B             In      -         7.727       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.pstore_drain                                                                        CFG4        Y             Out     0.200     7.927       -         
_T_2847                                                                                                                                                       Net         -             -       1.225     -           86        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIERCE                                                               CFG3        C             In      -         9.152       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIERCE                                                               CFG3        Y             Out     0.256     9.409       -         
dcache_auto_out_d_ready                                                                                                                                       Net         -             -       0.818     -           9         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.blockProbeAfterGrantCount_0_sqmuxa_0_RNI7O6S1                                       CFG4        D             In      -         10.226      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.blockProbeAfterGrantCount_0_sqmuxa_0_RNI7O6S1                                       CFG4        Y             Out     0.282     10.508      -         
N_1410                                                                                                                                                        Net         -             -       0.995     -           34        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_sn_m6                                                      CFG3        A             In      -         11.503      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_sn_m6                                                      CFG3        Y             Out     0.064     11.567      -         
io_out_bits_addr_sn_N_7                                                                                                                                       Net         -             -       0.899     -           14        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[7]                                                         CFG3        C             In      -         12.466      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[7]                                                         CFG3        Y             Out     0.296     12.762      -         
metaArb_io_out_bits_addr[7]                                                                                                                                   Net         -             -       0.917     -           2         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[1]     CFG3        C             In      -         13.680      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[1]     CFG3        Y             Out     0.296     13.976      -         
reg_RW0_addr_0[1]                                                                                                                                             Net         -             -       0.917     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[6]     In      -         14.893      -         
================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.619 is 4.106(26.3%) logic and 11.513(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                             Arrival            
Instance                                                                           Reference     Type      Pin          Net             Time        Slack  
                                                                                   Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -34.407
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       5.498  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       5.535  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       5.620  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       5.631  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       5.709  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       5.710  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       5.992  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.081  
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       6.202  
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                     Required            
Instance                                                                                                                                       Reference     Type     Pin     Net                           Time         Slack  
                                                                                                                                               Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     System        SLE      D       N_13_i                        10.000       -34.407
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     System        SLE      D       N_15322_i                     10.000       -34.339
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     System        SLE      D       nextState_1_1_iv[2]           10.000       -34.299
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     System        SLE      D       N_15323_i                     10.000       -34.243
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4                        System        SLE      D       regs_4_1                      10.000       -33.149
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dmiAccessChain.regs_40                                                       System        SLE      D       N_15299_i                     10.000       -33.149
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.idcodeChain.regs_31                                                          System        SLE      D       _GEN_51                       10.000       -32.937
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dtmInfoChain.regs_31                                                         System        SLE      D       _GEN_55                       10.000       -32.937
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN.reg\$                                   System        SLE      D       CoreJTAGDebug_0_TGT_TDI_0     10.000       -32.777
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[2]                                                                    System        SLE      D       count_19[2]                   10.000       5.387  
================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.407

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      D        In      -         44.004      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      Y        Out     0.364     44.368      -         
N_13_i                                                                                                                                             Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE       D        In      -         44.407      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.407 is 4.684(10.5%) logic and 39.722(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.339
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.339

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      C        In      -         44.004      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      Y        Out     0.296     44.300      -         
N_15322_i                                                                                                                                          Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE       D        In      -         44.339      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.339 is 4.617(10.4%) logic and 39.722(89.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.299

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                 UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                        Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                 CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                    Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                   Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                            BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                           BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                      Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4      C        In      -         44.004      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv[2]      CFG4      Y        Out     0.256     44.260      -         
nextState_1_1_iv[2]                                                                                                                            Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       D        In      -         44.299      -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.299 is 4.577(10.3%) logic and 39.722(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      44.243
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -34.243

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                     UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                                            Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      B        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                                     CFG3      Y        Out     0.200     1.319       -         
dut_tms_int                                                                                                                                        Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      A        In      -         2.437       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     2.558       -         
delay_sel[1]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      A        In      -         3.677       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     3.798       -         
delay_sel[2]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      A        In      -         4.917       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     5.038       -         
delay_sel[3]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      A        In      -         6.157       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     6.278       -         
delay_sel[4]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      A        In      -         7.396       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     7.518       -         
delay_sel[5]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      A        In      -         8.636       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     8.757       -         
delay_sel[6]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      A        In      -         9.876       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     9.997       -         
delay_sel[7]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      A        In      -         11.116      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     11.237      -         
delay_sel[8]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      A        In      -         12.356      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     12.477      -         
delay_sel[9]                                                                                                                                       Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      A        In      -         13.595      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                                BUFD      Y        Out     0.121     13.717      -         
delay_sel[10]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      A        In      -         14.835      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     14.956      -         
delay_sel[11]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      A        In      -         16.075      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     16.196      -         
delay_sel[12]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      A        In      -         17.315      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     17.436      -         
delay_sel[13]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      A        In      -         18.555      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     18.676      -         
delay_sel[14]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      A        In      -         19.794      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     19.916      -         
delay_sel[15]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      A        In      -         21.034      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     21.155      -         
delay_sel[16]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      A        In      -         22.274      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     22.395      -         
delay_sel[17]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      A        In      -         23.514      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     23.635      -         
delay_sel[18]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      A        In      -         24.754      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     24.875      -         
delay_sel[19]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      A        In      -         25.993      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     26.115      -         
delay_sel[20]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      A        In      -         27.233      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     27.354      -         
delay_sel[21]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      A        In      -         28.473      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     28.594      -         
delay_sel[22]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      A        In      -         29.713      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     29.834      -         
delay_sel[23]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      A        In      -         30.953      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     31.074      -         
delay_sel[24]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      A        In      -         32.192      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     32.314      -         
delay_sel[25]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      A        In      -         33.432      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     33.553      -         
delay_sel[26]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      A        In      -         34.672      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     34.793      -         
delay_sel[27]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      A        In      -         35.912      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     36.033      -         
delay_sel[28]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      A        In      -         37.152      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     37.273      -         
delay_sel[29]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      A        In      -         38.391      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     38.513      -         
delay_sel[30]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      A        In      -         39.631      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     39.752      -         
delay_sel[31]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      A        In      -         40.871      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     40.992      -         
delay_sel[32]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      A        In      -         42.111      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     42.232      -         
delay_sel[33]                                                                                                                                      Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      A        In      -         43.351      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                               BUFD      Y        Out     0.121     43.472      -         
CoreJTAGDebug_0_TGT_TMS_0                                                                                                                          Net       -        -       0.532     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      B        In      -         44.004      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      Y        Out     0.200     44.204      -         
N_15323_i                                                                                                                                          Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE       D        In      -         44.243      -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 44.243 is 4.521(10.2%) logic and 39.722(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      43.149
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -33.149

    Number of logic level(s):                35
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                                       Net       -        -       1.119     -           6         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK                           BUFD      A        In      -         1.119       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK                           BUFD      Y        Out     0.121     1.240       -         
delay_sel[1]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK                           BUFD      A        In      -         2.358       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK                           BUFD      Y        Out     0.121     2.480       -         
delay_sel[2]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK                           BUFD      A        In      -         3.598       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK                           BUFD      Y        Out     0.121     3.719       -         
delay_sel[3]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK                           BUFD      A        In      -         4.838       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK                           BUFD      Y        Out     0.121     4.959       -         
delay_sel[4]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK                           BUFD      A        In      -         6.078       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK                           BUFD      Y        Out     0.121     6.199       -         
delay_sel[5]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK                           BUFD      A        In      -         7.318       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK                           BUFD      Y        Out     0.121     7.439       -         
delay_sel[6]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK                           BUFD      A        In      -         8.557       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK                           BUFD      Y        Out     0.121     8.679       -         
delay_sel[7]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK                           BUFD      A        In      -         9.797       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK                           BUFD      Y        Out     0.121     9.918       -         
delay_sel[8]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK                           BUFD      A        In      -         11.037      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK                           BUFD      Y        Out     0.121     11.158      -         
delay_sel[9]                                                                                                                  Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK                           BUFD      A        In      -         12.277      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK                           BUFD      Y        Out     0.121     12.398      -         
delay_sel[10]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK                          BUFD      A        In      -         13.517      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK                          BUFD      Y        Out     0.121     13.638      -         
delay_sel[11]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK                          BUFD      A        In      -         14.756      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK                          BUFD      Y        Out     0.121     14.878      -         
delay_sel[12]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK                          BUFD      A        In      -         15.996      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK                          BUFD      Y        Out     0.121     16.117      -         
delay_sel[13]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK                          BUFD      A        In      -         17.236      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK                          BUFD      Y        Out     0.121     17.357      -         
delay_sel[14]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK                          BUFD      A        In      -         18.476      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK                          BUFD      Y        Out     0.121     18.597      -         
delay_sel[15]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK                          BUFD      A        In      -         19.716      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK                          BUFD      Y        Out     0.121     19.837      -         
delay_sel[16]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK                          BUFD      A        In      -         20.955      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK                          BUFD      Y        Out     0.121     21.077      -         
delay_sel[17]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK                          BUFD      A        In      -         22.195      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK                          BUFD      Y        Out     0.121     22.316      -         
delay_sel[18]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK                          BUFD      A        In      -         23.435      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK                          BUFD      Y        Out     0.121     23.556      -         
delay_sel[19]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK                          BUFD      A        In      -         24.675      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK                          BUFD      Y        Out     0.121     24.796      -         
delay_sel[20]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK                          BUFD      A        In      -         25.915      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK                          BUFD      Y        Out     0.121     26.036      -         
delay_sel[21]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK                          BUFD      A        In      -         27.154      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK                          BUFD      Y        Out     0.121     27.276      -         
delay_sel[22]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK                          BUFD      A        In      -         28.394      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK                          BUFD      Y        Out     0.121     28.515      -         
delay_sel[23]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK                          BUFD      A        In      -         29.634      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK                          BUFD      Y        Out     0.121     29.755      -         
delay_sel[24]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK                          BUFD      A        In      -         30.874      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK                          BUFD      Y        Out     0.121     30.995      -         
delay_sel[25]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK                          BUFD      A        In      -         32.114      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK                          BUFD      Y        Out     0.121     32.235      -         
delay_sel[26]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK                          BUFD      A        In      -         33.353      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK                          BUFD      Y        Out     0.121     33.475      -         
delay_sel[27]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK                          BUFD      A        In      -         34.593      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK                          BUFD      Y        Out     0.121     34.714      -         
delay_sel[28]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK                          BUFD      A        In      -         35.833      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK                          BUFD      Y        Out     0.121     35.954      -         
delay_sel[29]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK                          BUFD      A        In      -         37.073      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK                          BUFD      Y        Out     0.121     37.194      -         
delay_sel[30]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK                          BUFD      A        In      -         38.313      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK                          BUFD      Y        Out     0.121     38.434      -         
delay_sel[31]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK                          BUFD      A        In      -         39.552      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK                          BUFD      Y        Out     0.121     39.674      -         
delay_sel[32]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK                          BUFD      A        In      -         40.792      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK                          BUFD      Y        Out     0.121     40.913      -         
delay_sel[33]                                                                                                                 Net       -        -       1.119     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK                          BUFD      A        In      -         42.032      -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK                          BUFD      Y        Out     0.121     42.153      -         
CoreJTAGDebug_0_TGT_TDI_0                                                                                                     Net       -        -       0.624     -           5         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1     CFG4      D        In      -         42.777      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1     CFG4      Y        Out     0.333     43.110      -         
regs_4_1                                                                                                                      Net       -        -       0.039     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4       SLE       D        In      -         43.149      -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 43.149 is 4.454(10.3%) logic and 38.695(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:53s; Memory used current: 369MB peak: 473MB)


Finished timing report (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:53s; Memory used current: 369MB peak: 473MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152std
Cell usage:
BUFD            102 uses
CLKINT          5 uses
INIT            1 use
INV             4 uses
OR2             32 uses
OR4             1344 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           19 uses
CFG2           1771 uses
CFG3           5080 uses
CFG4           6751 uses

Carry cells:
ARI1            1075 uses - used for arithmetic functions
ARI1            2254 uses - used for Wide-Mux implementation
Total ARI1      3329 uses


Sequential Cells: 
SLE            10699 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 14
I/O primitives: 9
INBUF          4 uses
OUTBUF         5 uses


Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 138 of 952 (14%)
Total Block RAMs (RAM64x12) : 30 of 2772 (1%)

Total LUTs:    16950

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 360; LUTs = 360;
RAM1K20  Interface Logic : SLEs = 4968; LUTs = 4968;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  10699 + 360 + 4968 + 72 = 16099;
Total number of LUTs after P&R:  16950 + 360 + 4968 + 72 = 22350;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:53s; Memory used current: 149MB peak: 473MB)

Process took 0h:01m:53s realtime, 0h:01m:53s cputime
# Fri Feb 28 12:16:43 2020

###########################################################]
