// Seed: 445680282
module module_0 ();
  always @(1 or posedge id_1)
    if (id_1 == id_1) id_1 <= id_1;
    else id_1 <= 1;
  assign id_1 = 1;
  reg id_2 = id_2;
  always @(posedge id_1 or posedge id_1) begin : LABEL_0
    @(posedge 1'b0);
    for (id_1 = 1; 1'b0; id_1 = id_1)
    @(id_2 or(id_2 == 1)) begin : LABEL_0
      id_3();
    end
  end
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
