Timing Analyzer report for FIFO
Sat Jun 19 14:46:42 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FIFO                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 546.75 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -0.829 ; -7.389             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.357 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -19.696                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.829 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.255      ; 2.112      ;
; -0.829 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.255      ; 2.112      ;
; -0.827 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.260      ; 2.115      ;
; -0.764 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.197      ; 1.989      ;
; -0.686 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.405     ; 1.276      ;
; -0.685 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.405     ; 1.275      ;
; -0.624 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.077     ; 1.542      ;
; -0.573 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.265      ; 1.833      ;
; -0.492 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.063     ; 1.424      ;
; -0.486 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.079     ; 1.402      ;
; -0.482 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.265      ; 1.742      ;
; -0.480 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.077     ; 1.398      ;
; -0.454 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.122     ; 1.360      ;
; -0.450 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.405     ; 1.040      ;
; -0.447 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.405     ; 1.037      ;
; -0.388 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.063     ; 1.320      ;
; -0.351 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; 0.272      ; 1.618      ;
; -0.351 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; 0.272      ; 1.618      ;
; -0.346 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; 0.298      ; 1.639      ;
; -0.346 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; 0.298      ; 1.639      ;
; -0.267 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.152     ; 1.143      ;
; -0.253 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.122     ; 1.159      ;
; -0.232 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.265      ; 1.492      ;
; -0.232 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.265      ; 1.492      ;
; -0.109 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.077     ; 1.027      ;
; -0.105 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.152     ; 0.981      ;
; -0.090 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; -0.077     ; 1.008      ;
; -0.089 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; -0.079     ; 1.005      ;
; -0.080 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.063     ; 1.012      ;
; 0.183  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.077     ; 0.735      ;
; 0.205  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.079     ; 0.711      ;
; 0.210  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.077     ; 0.708      ;
; 0.295  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.063     ; 0.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.577      ;
; 0.374 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.610      ;
; 0.374 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.077      ; 0.608      ;
; 0.391 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.077      ; 0.625      ;
; 0.573 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.077      ; 0.807      ;
; 0.577 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.813      ;
; 0.595 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.077      ; 0.829      ;
; 0.659 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.405      ; 1.221      ;
; 0.674 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.063      ; 0.894      ;
; 0.723 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; -0.017     ; 0.893      ;
; 0.813 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.020      ; 1.020      ;
; 0.839 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; -0.017     ; 1.009      ;
; 0.843 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.077      ; 1.077      ;
; 0.844 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.079      ; 1.080      ;
; 0.847 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.077      ; 1.081      ;
; 0.855 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 0.000        ; 0.381      ; 1.423      ;
; 0.865 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.405      ; 1.427      ;
; 0.911 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.405      ; 1.473      ;
; 0.911 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.405      ; 1.473      ;
; 0.959 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.063      ; 1.179      ;
; 1.001 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.440      ; 1.598      ;
; 1.001 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.440      ; 1.598      ;
; 1.028 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.265     ; 0.920      ;
; 1.030 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.265     ; 0.922      ;
; 1.034 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.020      ; 1.241      ;
; 1.035 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.255      ;
; 1.062 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.412      ; 1.631      ;
; 1.062 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.412      ; 1.631      ;
; 1.211 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.265     ; 1.103      ;
; 1.211 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.265     ; 1.103      ;
; 1.235 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 0.000        ; 0.385      ; 1.807      ;
; 1.236 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.381      ; 1.804      ;
; 1.270 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.318      ; 1.775      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 600.6 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.665 ; -5.450            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.311 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -19.696                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.665 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.222      ; 1.907      ;
; -0.665 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.222      ; 1.907      ;
; -0.665 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.226      ; 1.911      ;
; -0.588 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.171      ; 1.779      ;
; -0.504 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.367     ; 1.132      ;
; -0.504 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.367     ; 1.132      ;
; -0.443 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 1.369      ;
; -0.398 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.242      ; 1.635      ;
; -0.333 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.242      ; 1.570      ;
; -0.332 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.122     ; 1.230      ;
; -0.326 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.071     ; 1.250      ;
; -0.322 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.056     ; 1.261      ;
; -0.320 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.070     ; 1.245      ;
; -0.310 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.367     ; 0.938      ;
; -0.296 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.367     ; 0.924      ;
; -0.235 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.056     ; 1.174      ;
; -0.221 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; 0.273      ; 1.489      ;
; -0.221 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; 0.273      ; 1.489      ;
; -0.216 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; 0.248      ; 1.459      ;
; -0.216 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; 0.248      ; 1.459      ;
; -0.169 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.147     ; 1.042      ;
; -0.157 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.122     ; 1.055      ;
; -0.112 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.242      ; 1.349      ;
; -0.112 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.242      ; 1.349      ;
; -0.013 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.147     ; 0.886      ;
; 0.015  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.069     ; 0.911      ;
; 0.030  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; -0.070     ; 0.895      ;
; 0.033  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; -0.071     ; 0.891      ;
; 0.040  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.056     ; 0.899      ;
; 0.266  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 0.660      ;
; 0.285  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.071     ; 0.639      ;
; 0.289  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.070     ; 0.636      ;
; 0.377  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.056     ; 0.562      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.511      ;
; 0.331 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.070      ; 0.545      ;
; 0.332 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.547      ;
; 0.345 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.558      ;
; 0.512 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.070      ; 0.726      ;
; 0.517 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.732      ;
; 0.533 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.746      ;
; 0.586 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.367      ; 1.097      ;
; 0.616 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.056      ; 0.816      ;
; 0.683 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; -0.023     ; 0.829      ;
; 0.746 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.070      ; 0.960      ;
; 0.750 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.965      ;
; 0.760 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.069      ; 0.973      ;
; 0.768 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.367      ; 1.279      ;
; 0.769 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.012      ; 0.950      ;
; 0.772 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 0.000        ; 0.341      ; 1.282      ;
; 0.794 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; -0.023     ; 0.940      ;
; 0.823 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.367      ; 1.334      ;
; 0.823 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.367      ; 1.334      ;
; 0.877 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.056      ; 1.077      ;
; 0.903 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.400      ; 1.447      ;
; 0.903 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.400      ; 1.447      ;
; 0.922 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.242     ; 0.824      ;
; 0.934 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.242     ; 0.836      ;
; 0.942 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 1.142      ;
; 0.969 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.012      ; 1.150      ;
; 0.972 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.374      ; 1.490      ;
; 0.972 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.374      ; 1.490      ;
; 1.095 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.242     ; 0.997      ;
; 1.095 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.242     ; 0.997      ;
; 1.120 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 0.000        ; 0.345      ; 1.634      ;
; 1.122 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.341      ; 1.632      ;
; 1.150 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.281      ; 1.600      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.009 ; -0.032            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -16.144                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.144      ; 1.162      ;
; -0.009 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.144      ; 1.162      ;
; -0.009 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.147      ; 1.165      ;
; -0.005 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.112      ; 1.126      ;
; 0.059  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.224     ; 0.704      ;
; 0.060  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.224     ; 0.703      ;
; 0.095  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.848      ;
; 0.115  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.061     ; 0.833      ;
; 0.122  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.143      ; 1.008      ;
; 0.158  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.792      ;
; 0.170  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.143      ; 0.960      ;
; 0.185  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.044     ; 0.758      ;
; 0.185  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.044     ; 0.758      ;
; 0.195  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.224     ; 0.568      ;
; 0.211  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.224     ; 0.552      ;
; 0.225  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.037     ; 0.725      ;
; 0.234  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.079     ; 0.696      ;
; 0.237  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; 0.147      ; 0.897      ;
; 0.237  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; 0.147      ; 0.897      ;
; 0.241  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 1.000        ; -0.061     ; 0.707      ;
; 0.264  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; 0.161      ; 0.884      ;
; 0.264  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; 0.161      ; 0.884      ;
; 0.316  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; 0.143      ; 0.814      ;
; 0.316  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; 0.143      ; 0.814      ;
; 0.358  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 1.000        ; -0.079     ; 0.572      ;
; 0.379  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.564      ;
; 0.390  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 1.000        ; -0.044     ; 0.553      ;
; 0.391  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 1.000        ; -0.044     ; 0.552      ;
; 0.391  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 1.000        ; -0.037     ; 0.559      ;
; 0.545  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.398      ;
; 0.559  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 1.000        ; -0.044     ; 0.384      ;
; 0.559  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 1.000        ; -0.044     ; 0.384      ;
; 0.600  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 1.000        ; -0.037     ; 0.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.196 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.044      ; 0.324      ;
; 0.197 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.044      ; 0.325      ;
; 0.206 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.334      ;
; 0.307 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.044      ; 0.435      ;
; 0.311 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.044      ; 0.439      ;
; 0.319 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.447      ;
; 0.354 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.037      ; 0.475      ;
; 0.367 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.224      ; 0.675      ;
; 0.379 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.456 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.028      ; 0.589      ;
; 0.458 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.044      ; 0.586      ;
; 0.476 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.581      ;
; 0.476 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.224      ; 0.784      ;
; 0.482 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_we_reg               ; clock        ; clock       ; 0.000        ; 0.226      ; 0.812      ;
; 0.491 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.224      ; 0.799      ;
; 0.491 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.224      ; 0.799      ;
; 0.502 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; 0.037      ; 0.623      ;
; 0.545 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.143     ; 0.486      ;
; 0.546 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.667      ;
; 0.554 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; clock        ; clock       ; 0.000        ; 0.242      ; 0.880      ;
; 0.554 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                              ; clock        ; clock       ; 0.000        ; 0.242      ; 0.880      ;
; 0.561 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.143     ; 0.502      ;
; 0.563 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[1]                        ; clock        ; clock       ; 0.000        ; 0.228      ; 0.875      ;
; 0.563 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0]                        ; clock        ; clock       ; 0.000        ; 0.228      ; 0.875      ;
; 0.570 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                              ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.028      ; 0.702      ;
; 0.647 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; clock        ; clock       ; 0.000        ; -0.143     ; 0.588      ;
; 0.648 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[1] ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; clock        ; clock       ; 0.000        ; -0.143     ; 0.589      ;
; 0.704 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.226      ; 1.034      ;
; 0.704 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                  ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~porta_datain_reg0          ; clock        ; clock       ; 0.000        ; 0.228      ; 1.036      ;
; 0.714 ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                             ; scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.185      ; 1.003      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.829 ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -0.829 ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -7.389 ; 0.0   ; 0.0      ; 0.0     ; -19.696             ;
;  clock           ; -7.389 ; 0.000 ; N/A      ; N/A     ; -19.696             ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; empty         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; full          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usedw[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; usedw[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[16]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[17]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[18]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[19]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[20]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; q[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; usedw[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; usedw[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; q[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; usedw[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; usedw[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; q[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; q[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; usedw[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; usedw[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 36       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 36       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[17]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[18]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[19]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[20]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rdreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; empty       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; usedw[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; usedw[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[17]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[18]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[19]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[20]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rdreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; empty       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; usedw[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; usedw[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 19 14:46:37 2021
Info: Command: quartus_sta FIFO -c FIFO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.829              -7.389 clock 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.696 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.665              -5.450 clock 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.696 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.009              -0.032 clock 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -16.144 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Sat Jun 19 14:46:42 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


