// Seed: 1401612890
module module_0;
  assign id_1 = 1;
  always @(negedge id_1) $display(id_1, 1);
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6
);
  assign id_1 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = id_4;
  wire id_6;
  assign id_4 = id_3[1];
  assign id_4[1'b0] = id_3;
  module_0 modCall_1 ();
endmodule
