INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 1.2 - Rete inteconnessione 16_4/exe 1.2 - Rete inteconnessione 16_4.srcs/sim_1/new/interconnection_16_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interconnection_16_4_TB'
