{"vcs1":{"timestamp_begin":1681735588.275152537, "rt":0.65, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1681735588.957142017, "rt":1.08, "ut":0.19, "st":0.15}}
{"link":{"timestamp_begin":1681735590.065464658, "rt":0.71, "ut":0.06, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681735587.980701975}
{"VCS_COMP_START_TIME": 1681735587.980701975}
{"VCS_COMP_END_TIME": 1681735591.453869033}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340812}}
{"stitch_vcselab": {"peak_mem": 239064}}
