<!--
**abcu7832/abcu7832** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
<img src="https://capsule-render.vercel.app/api?type=waving&color=dfbcf7&height=120&section=header&fontSize=50&fontColor=FFFFFF" />

<!-- ì†Œê°œ -->
<h3 align="center">ğŸ‘‹ Hello, I'm <strong>HeeSik</strong></h3>
<h4 align="center">I've Majored Electronic Engineering, at Gachon University</h4>

<br>

<!-- ê¸°ìˆ  ìŠ¤íƒ -->
<h3 align="center">âš™ï¸ Tech Stack</h3> 
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
</p>
<p align="center">
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
  <img src="https://img.shields.io/badge/Jira-0052CC?style=for-the-badge&logo=jira&logoColor=white"/>
  <img src="https://img.shields.io/badge/Linear-5E6AD2?style=for-the-badge&logo=linear&logoColor=white"/>
</p>

<br>

<h3 align="center">ğŸ“‚ My Projects</h3> 

| í”„ë¡œì íŠ¸ | ì„¤ëª… |
|----------|------|
| ğŸ® [**Game Project**]([https://github.com/abcu7832/AI-SYSTEM_DESIGN_2nd/01_Embedded_SW/project](https://github.com/abcu7832/AI-SYSTEMSEMI_DESIGN_2nd/tree/AI%EC%8B%9C%EC%8A%A4%ED%85%9C%EB%B0%98%EB%8F%84%EC%B2%B4%EC%84%A4%EA%B3%842%EA%B8%B0/01_Embedded_SW/project)) | STM32 ë³´ë“œ ê²Œì„ì…ë‹ˆë‹¤. C |
| ğŸ’¡ [**Verilog_Project**]([https://github.com/abcu7832/02_Semi_Design/project](https://github.com/abcu7832/AI-SYSTEMSEMI_DESIGN_2nd/tree/AI%EC%8B%9C%EC%8A%A4%ED%85%9C%EB%B0%98%EB%8F%84%EC%B2%B4%EC%84%A4%EA%B3%842%EA%B8%B0/02_Semi_Design/project)) | Verilog ì„¤ê³„ í”„ë¡œì íŠ¸ |


</div>
