// Seed: 149387536
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output tri id_2,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    output wand id_6,
    input tri0 id_7,
    output wor id_8,
    input wor module_0,
    input supply1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16
);
  wire id_18;
  assign module_1.id_5 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd24,
    parameter id_8 = 32'd59
) (
    output supply0 id_0,
    input wand _id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  wire _id_8;
  module_1 id_9;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_2,
      id_0,
      id_6,
      id_4,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2
  );
  wor id_10 = -1;
  logic [id_1 : -1] id_11;
  ;
  logic [7:0] id_12;
  assign id_12[id_8] = id_10;
endmodule
