
STM32_VC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095c4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab8  080096d8  080096d8  000196d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a190  0800a190  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a190  0800a190  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a190  0800a190  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a190  0800a190  0001a190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a198  0800a198  0001a198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a19c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000938  200001dc  0800a378  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b14  0800a378  00020b14  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000a6cda  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f43  00000000  00000000  000c6edf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002f60  00000000  00000000  000cbe28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002cf0  00000000  00000000  000ced88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cbe1  00000000  00000000  000d1a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e4b3  00000000  00000000  000ee659  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a51e3  00000000  00000000  0010cb0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b1cef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d758  00000000  00000000  001b1d6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080096bc 	.word	0x080096bc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080096bc 	.word	0x080096bc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__aeabi_f2uiz>:
 8000f84:	0042      	lsls	r2, r0, #1
 8000f86:	d20e      	bcs.n	8000fa6 <__aeabi_f2uiz+0x22>
 8000f88:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f8c:	d30b      	bcc.n	8000fa6 <__aeabi_f2uiz+0x22>
 8000f8e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f96:	d409      	bmi.n	8000fac <__aeabi_f2uiz+0x28>
 8000f98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fa0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa4:	4770      	bx	lr
 8000fa6:	f04f 0000 	mov.w	r0, #0
 8000faa:	4770      	bx	lr
 8000fac:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fb0:	d101      	bne.n	8000fb6 <__aeabi_f2uiz+0x32>
 8000fb2:	0242      	lsls	r2, r0, #9
 8000fb4:	d102      	bne.n	8000fbc <__aeabi_f2uiz+0x38>
 8000fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fba:	4770      	bx	lr
 8000fbc:	f04f 0000 	mov.w	r0, #0
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc8:	f000 fc2e 	bl	8001828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fcc:	f000 f852 	bl	8001074 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd0:	f000 f9ca 	bl	8001368 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fd4:	f000 f9aa 	bl	800132c <MX_DMA_Init>
  MX_ADC1_Init();
 8000fd8:	f000 f8a8 	bl	800112c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000fdc:	f000 f97c 	bl	80012d8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000fe0:	f000 f92e 	bl	8001240 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000fe4:	f000 f8fe 	bl	80011e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Start_Peripheral();
 8000fe8:	f004 fc28 	bl	800583c <Start_Peripheral>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(CompareTime(&Task_1)){
 8000fec:	481b      	ldr	r0, [pc, #108]	; (800105c <main+0x98>)
 8000fee:	f004 f952 	bl	8005296 <CompareTime>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <main+0x3e>
		  GetTime(&Task_1);
 8000ff8:	4818      	ldr	r0, [pc, #96]	; (800105c <main+0x98>)
 8000ffa:	f004 f93f 	bl	800527c <GetTime>
		  Vave_V();
 8000ffe:	f004 faa9 	bl	8005554 <Vave_V>
	  }


	  if(CompareTime(&Task_5)){
 8001002:	4817      	ldr	r0, [pc, #92]	; (8001060 <main+0x9c>)
 8001004:	f004 f947 	bl	8005296 <CompareTime>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d004      	beq.n	8001018 <main+0x54>
		  GetTime(&Task_5);
 800100e:	4814      	ldr	r0, [pc, #80]	; (8001060 <main+0x9c>)
 8001010:	f004 f934 	bl	800527c <GetTime>
		  GET_CH_Vlaue();
 8001014:	f004 fb5c 	bl	80056d0 <GET_CH_Vlaue>

	  }



	  if(CompareTime(&Task_50)){
 8001018:	4812      	ldr	r0, [pc, #72]	; (8001064 <main+0xa0>)
 800101a:	f004 f93c 	bl	8005296 <CompareTime>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <main+0x66>
		  GetTime(&Task_50);
 8001024:	480f      	ldr	r0, [pc, #60]	; (8001064 <main+0xa0>)
 8001026:	f004 f929 	bl	800527c <GetTime>

	  }

	  if(CompareTime(&Task_100)){
 800102a:	480f      	ldr	r0, [pc, #60]	; (8001068 <main+0xa4>)
 800102c:	f004 f933 	bl	8005296 <CompareTime>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d007      	beq.n	8001046 <main+0x82>
		  GetTime(&Task_100);
 8001036:	480c      	ldr	r0, [pc, #48]	; (8001068 <main+0xa4>)
 8001038:	f004 f920 	bl	800527c <GetTime>
		  //User_Display_Function_1();
		  HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 800103c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001040:	480a      	ldr	r0, [pc, #40]	; (800106c <main+0xa8>)
 8001042:	f001 fd52 	bl	8002aea <HAL_GPIO_TogglePin>
	  }

	  if(CompareTime(&Task_1000)){
 8001046:	480a      	ldr	r0, [pc, #40]	; (8001070 <main+0xac>)
 8001048:	f004 f925 	bl	8005296 <CompareTime>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0cc      	beq.n	8000fec <main+0x28>
		  GetTime(&Task_1000);
 8001052:	4807      	ldr	r0, [pc, #28]	; (8001070 <main+0xac>)
 8001054:	f004 f912 	bl	800527c <GetTime>
	  if(CompareTime(&Task_1)){
 8001058:	e7c8      	b.n	8000fec <main+0x28>
 800105a:	bf00      	nop
 800105c:	200008bc 	.word	0x200008bc
 8001060:	2000088c 	.word	0x2000088c
 8001064:	200008a4 	.word	0x200008a4
 8001068:	200008ac 	.word	0x200008ac
 800106c:	40011000 	.word	0x40011000
 8001070:	200008b4 	.word	0x200008b4

08001074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b094      	sub	sp, #80	; 0x50
 8001078:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800107e:	2228      	movs	r2, #40	; 0x28
 8001080:	2100      	movs	r1, #0
 8001082:	4618      	mov	r0, r3
 8001084:	f006 fad4 	bl	8007630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b2:	2301      	movs	r3, #1
 80010b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b6:	2302      	movs	r3, #2
 80010b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010c0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80010c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 f964 	bl	8003398 <HAL_RCC_OscConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80010d6:	f000 f9bd 	bl	8001454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010da:	230f      	movs	r3, #15
 80010dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010de:	2302      	movs	r3, #2
 80010e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2102      	movs	r1, #2
 80010f6:	4618      	mov	r0, r3
 80010f8:	f002 fbce 	bl	8003898 <HAL_RCC_ClockConfig>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001102:	f000 f9a7 	bl	8001454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001106:	2302      	movs	r3, #2
 8001108:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800110a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800110e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4618      	mov	r0, r3
 8001114:	f002 fd5c 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800111e:	f000 f999 	bl	8001454 <Error_Handler>
  }
}
 8001122:	bf00      	nop
 8001124:	3750      	adds	r7, #80	; 0x50
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800113c:	4b27      	ldr	r3, [pc, #156]	; (80011dc <MX_ADC1_Init+0xb0>)
 800113e:	4a28      	ldr	r2, [pc, #160]	; (80011e0 <MX_ADC1_Init+0xb4>)
 8001140:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <MX_ADC1_Init+0xb0>)
 8001144:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001148:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800114a:	4b24      	ldr	r3, [pc, #144]	; (80011dc <MX_ADC1_Init+0xb0>)
 800114c:	2200      	movs	r2, #0
 800114e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001150:	4b22      	ldr	r3, [pc, #136]	; (80011dc <MX_ADC1_Init+0xb0>)
 8001152:	2200      	movs	r2, #0
 8001154:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001156:	4b21      	ldr	r3, [pc, #132]	; (80011dc <MX_ADC1_Init+0xb0>)
 8001158:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800115c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115e:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <MX_ADC1_Init+0xb0>)
 8001160:	2200      	movs	r2, #0
 8001162:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001164:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <MX_ADC1_Init+0xb0>)
 8001166:	2203      	movs	r2, #3
 8001168:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800116a:	481c      	ldr	r0, [pc, #112]	; (80011dc <MX_ADC1_Init+0xb0>)
 800116c:	f000 fbe0 	bl	8001930 <HAL_ADC_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001176:	f000 f96d 	bl	8001454 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800117e:	2301      	movs	r3, #1
 8001180:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001182:	2303      	movs	r3, #3
 8001184:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4619      	mov	r1, r3
 800118a:	4814      	ldr	r0, [pc, #80]	; (80011dc <MX_ADC1_Init+0xb0>)
 800118c:	f000 fda2 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001196:	f000 f95d 	bl	8001454 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800119a:	2301      	movs	r3, #1
 800119c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800119e:	2302      	movs	r3, #2
 80011a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4619      	mov	r1, r3
 80011a6:	480d      	ldr	r0, [pc, #52]	; (80011dc <MX_ADC1_Init+0xb0>)
 80011a8:	f000 fd94 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80011b2:	f000 f94f 	bl	8001454 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80011b6:	2302      	movs	r3, #2
 80011b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80011ba:	2303      	movs	r3, #3
 80011bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	4619      	mov	r1, r3
 80011c2:	4806      	ldr	r0, [pc, #24]	; (80011dc <MX_ADC1_Init+0xb0>)
 80011c4:	f000 fd86 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80011ce:	f000 f941 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000790 	.word	0x20000790
 80011e0:	40012400 	.word	0x40012400

080011e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_I2C1_Init+0x50>)
 80011ea:	4a13      	ldr	r2, [pc, #76]	; (8001238 <MX_I2C1_Init+0x54>)
 80011ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_I2C1_Init+0x50>)
 80011f0:	4a12      	ldr	r2, [pc, #72]	; (800123c <MX_I2C1_Init+0x58>)
 80011f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_I2C1_Init+0x50>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_I2C1_Init+0x50>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_I2C1_Init+0x50>)
 8001202:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001206:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <MX_I2C1_Init+0x50>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_I2C1_Init+0x50>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_I2C1_Init+0x50>)
 8001222:	f001 fc7b 	bl	8002b1c <HAL_I2C_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800122c:	f000 f912 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200006b8 	.word	0x200006b8
 8001238:	40005400 	.word	0x40005400
 800123c:	00061a80 	.word	0x00061a80

08001240 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800125c:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <MX_TIM2_Init+0x94>)
 800125e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001262:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001266:	2247      	movs	r2, #71	; 0x47
 8001268:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126a:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <MX_TIM2_Init+0x94>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001270:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001272:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001276:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <MX_TIM2_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001284:	4813      	ldr	r0, [pc, #76]	; (80012d4 <MX_TIM2_Init+0x94>)
 8001286:	f002 fe15 	bl	8003eb4 <HAL_TIM_Base_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001290:	f000 f8e0 	bl	8001454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001294:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MX_TIM2_Init+0x94>)
 80012a2:	f002 ffb1 	bl	8004208 <HAL_TIM_ConfigClockSource>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012ac:	f000 f8d2 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <MX_TIM2_Init+0x94>)
 80012be:	f003 f977 	bl	80045b0 <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012c8:	f000 f8c4 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200007c0 	.word	0x200007c0

080012d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <MX_USART1_UART_Init+0x50>)
 80012e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 80012fe:	220c      	movs	r2, #12
 8001300:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 800130a:	2200      	movs	r2, #0
 800130c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_USART1_UART_Init+0x4c>)
 8001310:	f003 f9be 	bl	8004690 <HAL_UART_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800131a:	f000 f89b 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000750 	.word	0x20000750
 8001328:	40013800 	.word	0x40013800

0800132c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_DMA_Init+0x38>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <MX_DMA_Init+0x38>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	6153      	str	r3, [r2, #20]
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_DMA_Init+0x38>)
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	2100      	movs	r1, #0
 800134e:	200b      	movs	r0, #11
 8001350:	f001 f81d 	bl	800238e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001354:	200b      	movs	r0, #11
 8001356:	f001 f836 	bl	80023c6 <HAL_NVIC_EnableIRQ>

}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000

08001368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137c:	4b31      	ldr	r3, [pc, #196]	; (8001444 <MX_GPIO_Init+0xdc>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	4a30      	ldr	r2, [pc, #192]	; (8001444 <MX_GPIO_Init+0xdc>)
 8001382:	f043 0310 	orr.w	r3, r3, #16
 8001386:	6193      	str	r3, [r2, #24]
 8001388:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <MX_GPIO_Init+0xdc>)
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	f003 0310 	and.w	r3, r3, #16
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001394:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <MX_GPIO_Init+0xdc>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a2a      	ldr	r2, [pc, #168]	; (8001444 <MX_GPIO_Init+0xdc>)
 800139a:	f043 0320 	orr.w	r3, r3, #32
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b28      	ldr	r3, [pc, #160]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0320 	and.w	r3, r3, #32
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ac:	4b25      	ldr	r3, [pc, #148]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a24      	ldr	r2, [pc, #144]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013b2:	f043 0304 	orr.w	r3, r3, #4
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c4:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a1e      	ldr	r2, [pc, #120]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013ca:	f043 0308 	orr.w	r3, r3, #8
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <MX_GPIO_Init+0xdc>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TEST_GPIO_Port, LED_TEST_Pin, GPIO_PIN_RESET);
 80013dc:	2200      	movs	r2, #0
 80013de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013e2:	4819      	ldr	r0, [pc, #100]	; (8001448 <MX_GPIO_Init+0xe0>)
 80013e4:	f001 fb69 	bl	8002aba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_TEST_Pin */
  GPIO_InitStruct.Pin = LED_TEST_Pin;
 80013e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ee:	2301      	movs	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2302      	movs	r3, #2
 80013f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_TEST_GPIO_Port, &GPIO_InitStruct);
 80013fa:	f107 0310 	add.w	r3, r7, #16
 80013fe:	4619      	mov	r1, r3
 8001400:	4811      	ldr	r0, [pc, #68]	; (8001448 <MX_GPIO_Init+0xe0>)
 8001402:	f001 f9e9 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_1_Pin */
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8001406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800140a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	4619      	mov	r1, r3
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <MX_GPIO_Init+0xe4>)
 800141c:	f001 f9dc 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_0_Pin */
  GPIO_InitStruct.Pin = KEY_0_Pin;
 8001420:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_0_GPIO_Port, &GPIO_InitStruct);
 800142e:	f107 0310 	add.w	r3, r7, #16
 8001432:	4619      	mov	r1, r3
 8001434:	4806      	ldr	r0, [pc, #24]	; (8001450 <MX_GPIO_Init+0xe8>)
 8001436:	f001 f9cf 	bl	80027d8 <HAL_GPIO_Init>

}
 800143a:	bf00      	nop
 800143c:	3720      	adds	r7, #32
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40021000 	.word	0x40021000
 8001448:	40011000 	.word	0x40011000
 800144c:	40010c00 	.word	0x40010c00
 8001450:	40010800 	.word	0x40010800

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001458:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145a:	e7fe      	b.n	800145a <Error_Handler+0x6>

0800145c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001462:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_MspInit+0x5c>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <HAL_MspInit+0x5c>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6193      	str	r3, [r2, #24]
 800146e:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_MspInit+0x5c>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <HAL_MspInit+0x5c>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4a0e      	ldr	r2, [pc, #56]	; (80014b8 <HAL_MspInit+0x5c>)
 8001480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001484:	61d3      	str	r3, [r2, #28]
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <HAL_MspInit+0x5c>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <HAL_MspInit+0x60>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	4a04      	ldr	r2, [pc, #16]	; (80014bc <HAL_MspInit+0x60>)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ae:	bf00      	nop
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010000 	.word	0x40010000

080014c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b088      	sub	sp, #32
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a28      	ldr	r2, [pc, #160]	; (800157c <HAL_ADC_MspInit+0xbc>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d149      	bne.n	8001574 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014e0:	4b27      	ldr	r3, [pc, #156]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a26      	ldr	r2, [pc, #152]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 80014e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b24      	ldr	r3, [pc, #144]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a20      	ldr	r2, [pc, #128]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <HAL_ADC_MspInit+0xc0>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001510:	2307      	movs	r3, #7
 8001512:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001514:	2303      	movs	r3, #3
 8001516:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	4819      	ldr	r0, [pc, #100]	; (8001584 <HAL_ADC_MspInit+0xc4>)
 8001520:	f001 f95a 	bl	80027d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001524:	4b18      	ldr	r3, [pc, #96]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001526:	4a19      	ldr	r2, [pc, #100]	; (800158c <HAL_ADC_MspInit+0xcc>)
 8001528:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800152a:	4b17      	ldr	r3, [pc, #92]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 800152c:	2200      	movs	r2, #0
 800152e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001530:	4b15      	ldr	r3, [pc, #84]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001536:	4b14      	ldr	r3, [pc, #80]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001538:	2280      	movs	r2, #128	; 0x80
 800153a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 800153e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001542:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001546:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800154a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800154c:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 800154e:	2220      	movs	r2, #32
 8001550:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001554:	2200      	movs	r2, #0
 8001556:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001558:	480b      	ldr	r0, [pc, #44]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 800155a:	f000 ff4f 	bl	80023fc <HAL_DMA_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001564:	f7ff ff76 	bl	8001454 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a07      	ldr	r2, [pc, #28]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 800156c:	621a      	str	r2, [r3, #32]
 800156e:	4a06      	ldr	r2, [pc, #24]	; (8001588 <HAL_ADC_MspInit+0xc8>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001574:	bf00      	nop
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40012400 	.word	0x40012400
 8001580:	40021000 	.word	0x40021000
 8001584:	40010800 	.word	0x40010800
 8001588:	2000070c 	.word	0x2000070c
 800158c:	40020008 	.word	0x40020008

08001590 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a15      	ldr	r2, [pc, #84]	; (8001600 <HAL_I2C_MspInit+0x70>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d123      	bne.n	80015f8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b0:	4b14      	ldr	r3, [pc, #80]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a13      	ldr	r2, [pc, #76]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015b6:	f043 0308 	orr.w	r3, r3, #8
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0308 	and.w	r3, r3, #8
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015c8:	23c0      	movs	r3, #192	; 0xc0
 80015ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015cc:	2312      	movs	r3, #18
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d0:	2303      	movs	r3, #3
 80015d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4619      	mov	r1, r3
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015dc:	f001 f8fc 	bl	80027d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	4a07      	ldr	r2, [pc, #28]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ea:	61d3      	str	r3, [r2, #28]
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015f8:	bf00      	nop
 80015fa:	3720      	adds	r7, #32
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40005400 	.word	0x40005400
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00

0800160c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800161c:	d113      	bne.n	8001646 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <HAL_TIM_Base_MspInit+0x44>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <HAL_TIM_Base_MspInit+0x44>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	61d3      	str	r3, [r2, #28]
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_TIM_Base_MspInit+0x44>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	201c      	movs	r0, #28
 800163c:	f000 fea7 	bl	800238e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001640:	201c      	movs	r0, #28
 8001642:	f000 fec0 	bl	80023c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a1c      	ldr	r2, [pc, #112]	; (80016e0 <HAL_UART_MspInit+0x8c>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d131      	bne.n	80016d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <HAL_UART_MspInit+0x90>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a1a      	ldr	r2, [pc, #104]	; (80016e4 <HAL_UART_MspInit+0x90>)
 800167a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <HAL_UART_MspInit+0x90>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168c:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <HAL_UART_MspInit+0x90>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <HAL_UART_MspInit+0x90>)
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_UART_MspInit+0x90>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ae:	2303      	movs	r3, #3
 80016b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b2:	f107 0310 	add.w	r3, r7, #16
 80016b6:	4619      	mov	r1, r3
 80016b8:	480b      	ldr	r0, [pc, #44]	; (80016e8 <HAL_UART_MspInit+0x94>)
 80016ba:	f001 f88d 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	4619      	mov	r1, r3
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <HAL_UART_MspInit+0x94>)
 80016d4:	f001 f880 	bl	80027d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80016d8:	bf00      	nop
 80016da:	3720      	adds	r7, #32
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40013800 	.word	0x40013800
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40010800 	.word	0x40010800

080016ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <NMI_Handler+0x4>

080016f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f6:	e7fe      	b.n	80016f6 <HardFault_Handler+0x4>

080016f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016fc:	e7fe      	b.n	80016fc <MemManage_Handler+0x4>

080016fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001702:	e7fe      	b.n	8001702 <BusFault_Handler+0x4>

08001704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001708:	e7fe      	b.n	8001708 <UsageFault_Handler+0x4>

0800170a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr

08001716 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr

08001722 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001732:	f000 f8bf 	bl	80018b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001740:	4802      	ldr	r0, [pc, #8]	; (800174c <DMA1_Channel1_IRQHandler+0x10>)
 8001742:	f000 ff15 	bl	8002570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	2000070c 	.word	0x2000070c

08001750 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <TIM2_IRQHandler+0x10>)
 8001756:	f002 fc4f 	bl	8003ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200007c0 	.word	0x200007c0

08001764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800176c:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <_sbrk+0x5c>)
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <_sbrk+0x60>)
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001780:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <_sbrk+0x64>)
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <_sbrk+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	429a      	cmp	r2, r3
 8001792:	d207      	bcs.n	80017a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001794:	f005 ff22 	bl	80075dc <__errno>
 8001798:	4602      	mov	r2, r0
 800179a:	230c      	movs	r3, #12
 800179c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	e009      	b.n	80017b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017aa:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <_sbrk+0x64>)
 80017b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20005000 	.word	0x20005000
 80017c4:	00000400 	.word	0x00000400
 80017c8:	200001f8 	.word	0x200001f8
 80017cc:	20000b18 	.word	0x20000b18

080017d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017dc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017de:	e003      	b.n	80017e8 <LoopCopyDataInit>

080017e0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017e0:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017e2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017e4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017e6:	3104      	adds	r1, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017e8:	480a      	ldr	r0, [pc, #40]	; (8001814 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80017ec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80017ee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80017f0:	d3f6      	bcc.n	80017e0 <CopyDataInit>
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80017f4:	e002      	b.n	80017fc <LoopFillZerobss>

080017f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80017f8:	f842 3b04 	str.w	r3, [r2], #4

080017fc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80017fe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001800:	d3f9      	bcc.n	80017f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001802:	f7ff ffe5 	bl	80017d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001806:	f005 feef 	bl	80075e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800180a:	f7ff fbdb 	bl	8000fc4 <main>
  bx lr
 800180e:	4770      	bx	lr
  ldr r3, =_sidata
 8001810:	0800a19c 	.word	0x0800a19c
  ldr r0, =_sdata
 8001814:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001818:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 800181c:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001820:	20000b14 	.word	0x20000b14

08001824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC1_2_IRQHandler>
	...

08001828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <HAL_Init+0x28>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a07      	ldr	r2, [pc, #28]	; (8001850 <HAL_Init+0x28>)
 8001832:	f043 0310 	orr.w	r3, r3, #16
 8001836:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001838:	2003      	movs	r0, #3
 800183a:	f000 fd9d 	bl	8002378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183e:	2000      	movs	r0, #0
 8001840:	f000 f808 	bl	8001854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001844:	f7ff fe0a 	bl	800145c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40022000 	.word	0x40022000

08001854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x54>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <HAL_InitTick+0x58>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	4619      	mov	r1, r3
 8001866:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800186a:	fbb3 f3f1 	udiv	r3, r3, r1
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f000 fdb5 	bl	80023e2 <HAL_SYSTICK_Config>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e00e      	b.n	80018a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b0f      	cmp	r3, #15
 8001886:	d80a      	bhi.n	800189e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001888:	2200      	movs	r2, #0
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	f04f 30ff 	mov.w	r0, #4294967295
 8001890:	f000 fd7d 	bl	800238e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001894:	4a06      	ldr	r2, [pc, #24]	; (80018b0 <HAL_InitTick+0x5c>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	e000      	b.n	80018a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000000 	.word	0x20000000
 80018ac:	20000008 	.word	0x20000008
 80018b0:	20000004 	.word	0x20000004

080018b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x1c>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_IncTick+0x20>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	4a03      	ldr	r2, [pc, #12]	; (80018d4 <HAL_IncTick+0x20>)
 80018c6:	6013      	str	r3, [r2, #0]
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	20000008 	.word	0x20000008
 80018d4:	20000808 	.word	0x20000808

080018d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return uwTick;
 80018dc:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <HAL_GetTick+0x10>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	20000808 	.word	0x20000808

080018ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f4:	f7ff fff0 	bl	80018d8 <HAL_GetTick>
 80018f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001904:	d005      	beq.n	8001912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_Delay+0x40>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4413      	add	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001912:	bf00      	nop
 8001914:	f7ff ffe0 	bl	80018d8 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	429a      	cmp	r2, r3
 8001922:	d8f7      	bhi.n	8001914 <HAL_Delay+0x28>
  {
  }
}
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000008 	.word	0x20000008

08001930 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e0be      	b.n	8001ad0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195c:	2b00      	cmp	r3, #0
 800195e:	d109      	bne.n	8001974 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fda6 	bl	80014c0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 faf7 	bl	8001f68 <ADC_ConversionStop_Disable>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001982:	f003 0310 	and.w	r3, r3, #16
 8001986:	2b00      	cmp	r3, #0
 8001988:	f040 8099 	bne.w	8001abe <HAL_ADC_Init+0x18e>
 800198c:	7dfb      	ldrb	r3, [r7, #23]
 800198e:	2b00      	cmp	r3, #0
 8001990:	f040 8095 	bne.w	8001abe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001998:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800199c:	f023 0302 	bic.w	r3, r3, #2
 80019a0:	f043 0202 	orr.w	r2, r3, #2
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019b0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	7b1b      	ldrb	r3, [r3, #12]
 80019b6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019b8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	4313      	orrs	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019c8:	d003      	beq.n	80019d2 <HAL_ADC_Init+0xa2>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d102      	bne.n	80019d8 <HAL_ADC_Init+0xa8>
 80019d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d6:	e000      	b.n	80019da <HAL_ADC_Init+0xaa>
 80019d8:	2300      	movs	r3, #0
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7d1b      	ldrb	r3, [r3, #20]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d119      	bne.n	8001a1c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	7b1b      	ldrb	r3, [r3, #12]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d109      	bne.n	8001a04 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	035a      	lsls	r2, r3, #13
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	e00b      	b.n	8001a1c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a08:	f043 0220 	orr.w	r2, r3, #32
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a14:	f043 0201 	orr.w	r2, r3, #1
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	4b28      	ldr	r3, [pc, #160]	; (8001ad8 <HAL_ADC_Init+0x1a8>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6812      	ldr	r2, [r2, #0]
 8001a3e:	68b9      	ldr	r1, [r7, #8]
 8001a40:	430b      	orrs	r3, r1
 8001a42:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a4c:	d003      	beq.n	8001a56 <HAL_ADC_Init+0x126>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d104      	bne.n	8001a60 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	051b      	lsls	r3, r3, #20
 8001a5e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a66:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_ADC_Init+0x1ac>)
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d10b      	bne.n	8001a9c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	f023 0303 	bic.w	r3, r3, #3
 8001a92:	f043 0201 	orr.w	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a9a:	e018      	b.n	8001ace <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa0:	f023 0312 	bic.w	r3, r3, #18
 8001aa4:	f043 0210 	orr.w	r2, r3, #16
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab0:	f043 0201 	orr.w	r2, r3, #1
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001abc:	e007      	b.n	8001ace <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac2:	f043 0210 	orr.w	r2, r3, #16
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	ffe1f7fd 	.word	0xffe1f7fd
 8001adc:	ff1f0efe 	.word	0xff1f0efe

08001ae0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aec:	2300      	movs	r3, #0
 8001aee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a64      	ldr	r2, [pc, #400]	; (8001c88 <HAL_ADC_Start_DMA+0x1a8>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d004      	beq.n	8001b04 <HAL_ADC_Start_DMA+0x24>
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a63      	ldr	r2, [pc, #396]	; (8001c8c <HAL_ADC_Start_DMA+0x1ac>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d106      	bne.n	8001b12 <HAL_ADC_Start_DMA+0x32>
 8001b04:	4b60      	ldr	r3, [pc, #384]	; (8001c88 <HAL_ADC_Start_DMA+0x1a8>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 80b3 	bne.w	8001c78 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d101      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x40>
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	e0ae      	b.n	8001c7e <HAL_ADC_Start_DMA+0x19e>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f000 f9cb 	bl	8001ec4 <ADC_Enable>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f040 809a 	bne.w	8001c6e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b42:	f023 0301 	bic.w	r3, r3, #1
 8001b46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a4e      	ldr	r2, [pc, #312]	; (8001c8c <HAL_ADC_Start_DMA+0x1ac>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d105      	bne.n	8001b64 <HAL_ADC_Start_DMA+0x84>
 8001b58:	4b4b      	ldr	r3, [pc, #300]	; (8001c88 <HAL_ADC_Start_DMA+0x1a8>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d115      	bne.n	8001b90 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b68:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d026      	beq.n	8001bcc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b8e:	e01d      	b.n	8001bcc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b94:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a39      	ldr	r2, [pc, #228]	; (8001c88 <HAL_ADC_Start_DMA+0x1a8>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d004      	beq.n	8001bb0 <HAL_ADC_Start_DMA+0xd0>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a38      	ldr	r2, [pc, #224]	; (8001c8c <HAL_ADC_Start_DMA+0x1ac>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d10d      	bne.n	8001bcc <HAL_ADC_Start_DMA+0xec>
 8001bb0:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <HAL_ADC_Start_DMA+0x1a8>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bc4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bdc:	f023 0206 	bic.w	r2, r3, #6
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	62da      	str	r2, [r3, #44]	; 0x2c
 8001be4:	e002      	b.n	8001bec <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2200      	movs	r2, #0
 8001bea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	4a25      	ldr	r2, [pc, #148]	; (8001c90 <HAL_ADC_Start_DMA+0x1b0>)
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4a24      	ldr	r2, [pc, #144]	; (8001c94 <HAL_ADC_Start_DMA+0x1b4>)
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	4a23      	ldr	r2, [pc, #140]	; (8001c98 <HAL_ADC_Start_DMA+0x1b8>)
 8001c0a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0202 	mvn.w	r2, #2
 8001c14:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c24:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6a18      	ldr	r0, [r3, #32]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	334c      	adds	r3, #76	; 0x4c
 8001c30:	4619      	mov	r1, r3
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f000 fc3b 	bl	80024b0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c44:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c48:	d108      	bne.n	8001c5c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001c58:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c5a:	e00f      	b.n	8001c7c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c6a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c6c:	e006      	b.n	8001c7c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001c76:	e001      	b.n	8001c7c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40012400 	.word	0x40012400
 8001c8c:	40012800 	.word	0x40012800
 8001c90:	08001fdd 	.word	0x08001fdd
 8001c94:	08002059 	.word	0x08002059
 8001c98:	08002075 	.word	0x08002075

08001c9c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
	...

08001cd4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x20>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e0dc      	b.n	8001eae <HAL_ADC_ConfigChannel+0x1da>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b06      	cmp	r3, #6
 8001d02:	d81c      	bhi.n	8001d3e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	3b05      	subs	r3, #5
 8001d16:	221f      	movs	r2, #31
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	4019      	ands	r1, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	6818      	ldr	r0, [r3, #0]
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	3b05      	subs	r3, #5
 8001d30:	fa00 f203 	lsl.w	r2, r0, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	635a      	str	r2, [r3, #52]	; 0x34
 8001d3c:	e03c      	b.n	8001db8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b0c      	cmp	r3, #12
 8001d44:	d81c      	bhi.n	8001d80 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	4613      	mov	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	3b23      	subs	r3, #35	; 0x23
 8001d58:	221f      	movs	r2, #31
 8001d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	4019      	ands	r1, r3
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	6818      	ldr	r0, [r3, #0]
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	3b23      	subs	r3, #35	; 0x23
 8001d72:	fa00 f203 	lsl.w	r2, r0, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	631a      	str	r2, [r3, #48]	; 0x30
 8001d7e:	e01b      	b.n	8001db8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	3b41      	subs	r3, #65	; 0x41
 8001d92:	221f      	movs	r2, #31
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	4019      	ands	r1, r3
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	6818      	ldr	r0, [r3, #0]
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	3b41      	subs	r3, #65	; 0x41
 8001dac:	fa00 f203 	lsl.w	r2, r0, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b09      	cmp	r3, #9
 8001dbe:	d91c      	bls.n	8001dfa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68d9      	ldr	r1, [r3, #12]
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	4413      	add	r3, r2
 8001dd0:	3b1e      	subs	r3, #30
 8001dd2:	2207      	movs	r2, #7
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	4019      	ands	r1, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6898      	ldr	r0, [r3, #8]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4613      	mov	r3, r2
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	4413      	add	r3, r2
 8001dea:	3b1e      	subs	r3, #30
 8001dec:	fa00 f203 	lsl.w	r2, r0, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	e019      	b.n	8001e2e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	6919      	ldr	r1, [r3, #16]
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4613      	mov	r3, r2
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	4413      	add	r3, r2
 8001e0a:	2207      	movs	r2, #7
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4019      	ands	r1, r3
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	6898      	ldr	r0, [r3, #8]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	fa00 f203 	lsl.w	r2, r0, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b10      	cmp	r3, #16
 8001e34:	d003      	beq.n	8001e3e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e3a:	2b11      	cmp	r3, #17
 8001e3c:	d132      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1d      	ldr	r2, [pc, #116]	; (8001eb8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d125      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d126      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e64:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b10      	cmp	r3, #16
 8001e6c:	d11a      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <HAL_ADC_ConfigChannel+0x1e8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001e74:	fba2 2303 	umull	r2, r3, r2, r3
 8001e78:	0c9a      	lsrs	r2, r3, #18
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e84:	e002      	b.n	8001e8c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f9      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x1b2>
 8001e92:	e007      	b.n	8001ea4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e98:	f043 0220 	orr.w	r2, r3, #32
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr
 8001eb8:	40012400 	.word	0x40012400
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	431bde83 	.word	0x431bde83

08001ec4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d039      	beq.n	8001f56 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0201 	orr.w	r2, r2, #1
 8001ef0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ef2:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <ADC_Enable+0x9c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a1b      	ldr	r2, [pc, #108]	; (8001f64 <ADC_Enable+0xa0>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	0c9b      	lsrs	r3, r3, #18
 8001efe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f00:	e002      	b.n	8001f08 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f9      	bne.n	8001f02 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f0e:	f7ff fce3 	bl	80018d8 <HAL_GetTick>
 8001f12:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f14:	e018      	b.n	8001f48 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f16:	f7ff fcdf 	bl	80018d8 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d911      	bls.n	8001f48 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	f043 0210 	orr.w	r2, r3, #16
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f34:	f043 0201 	orr.w	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e007      	b.n	8001f58 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d1df      	bne.n	8001f16 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20000000 	.word	0x20000000
 8001f64:	431bde83 	.word	0x431bde83

08001f68 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d127      	bne.n	8001fd2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0201 	bic.w	r2, r2, #1
 8001f90:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f92:	f7ff fca1 	bl	80018d8 <HAL_GetTick>
 8001f96:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f98:	e014      	b.n	8001fc4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f9a:	f7ff fc9d 	bl	80018d8 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d90d      	bls.n	8001fc4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	f043 0210 	orr.w	r2, r3, #16
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb8:	f043 0201 	orr.w	r2, r3, #1
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e007      	b.n	8001fd4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d0e3      	beq.n	8001f9a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d127      	bne.n	8002046 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800200c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002010:	d115      	bne.n	800203e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002016:	2b00      	cmp	r3, #0
 8002018:	d111      	bne.n	800203e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d105      	bne.n	800203e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002036:	f043 0201 	orr.w	r2, r3, #1
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f7ff fe2c 	bl	8001c9c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002044:	e004      	b.n	8002050 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	4798      	blx	r3
}
 8002050:	bf00      	nop
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f7ff fe21 	bl	8001cae <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800206c:	bf00      	nop
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002080:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002086:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002092:	f043 0204 	orr.w	r2, r3, #4
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f7ff fe10 	bl	8001cc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020a0:	bf00      	nop
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80020a8:	b590      	push	{r4, r7, lr}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_ADCEx_Calibration_Start+0x1e>
 80020c2:	2302      	movs	r3, #2
 80020c4:	e086      	b.n	80021d4 <HAL_ADCEx_Calibration_Start+0x12c>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff ff4a 	bl	8001f68 <ADC_ConversionStop_Disable>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d175      	bne.n	80021ca <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020e6:	f023 0302 	bic.w	r3, r3, #2
 80020ea:	f043 0202 	orr.w	r2, r3, #2
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80020f2:	4b3a      	ldr	r3, [pc, #232]	; (80021dc <HAL_ADCEx_Calibration_Start+0x134>)
 80020f4:	681c      	ldr	r4, [r3, #0]
 80020f6:	2002      	movs	r0, #2
 80020f8:	f001 fe20 	bl	8003d3c <HAL_RCCEx_GetPeriphCLKFreq>
 80020fc:	4603      	mov	r3, r0
 80020fe:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002102:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002104:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002106:	e002      	b.n	800210e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3b01      	subs	r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1f9      	bne.n	8002108 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f7ff fed5 	bl	8001ec4 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0208 	orr.w	r2, r2, #8
 8002128:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800212a:	f7ff fbd5 	bl	80018d8 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002130:	e014      	b.n	800215c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002132:	f7ff fbd1 	bl	80018d8 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b0a      	cmp	r3, #10
 800213e:	d90d      	bls.n	800215c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002144:	f023 0312 	bic.w	r3, r3, #18
 8002148:	f043 0210 	orr.w	r2, r3, #16
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e03b      	b.n	80021d4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1e3      	bne.n	8002132 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0204 	orr.w	r2, r2, #4
 8002178:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800217a:	f7ff fbad 	bl	80018d8 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002180:	e014      	b.n	80021ac <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002182:	f7ff fba9 	bl	80018d8 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b0a      	cmp	r3, #10
 800218e:	d90d      	bls.n	80021ac <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	f023 0312 	bic.w	r3, r3, #18
 8002198:	f043 0210 	orr.w	r2, r3, #16
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e013      	b.n	80021d4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1e3      	bne.n	8002182 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021be:	f023 0303 	bic.w	r3, r3, #3
 80021c2:	f043 0201 	orr.w	r2, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80021d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	371c      	adds	r7, #28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd90      	pop	{r4, r7, pc}
 80021dc:	20000000 	.word	0x20000000

080021e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <__NVIC_SetPriorityGrouping+0x44>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021fc:	4013      	ands	r3, r2
 80021fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800220c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002212:	4a04      	ldr	r2, [pc, #16]	; (8002224 <__NVIC_SetPriorityGrouping+0x44>)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	60d3      	str	r3, [r2, #12]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800222c:	4b04      	ldr	r3, [pc, #16]	; (8002240 <__NVIC_GetPriorityGrouping+0x18>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	0a1b      	lsrs	r3, r3, #8
 8002232:	f003 0307 	and.w	r3, r3, #7
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	2b00      	cmp	r3, #0
 8002254:	db0b      	blt.n	800226e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	f003 021f 	and.w	r2, r3, #31
 800225c:	4906      	ldr	r1, [pc, #24]	; (8002278 <__NVIC_EnableIRQ+0x34>)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	2001      	movs	r0, #1
 8002266:	fa00 f202 	lsl.w	r2, r0, r2
 800226a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	db0a      	blt.n	80022a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	490c      	ldr	r1, [pc, #48]	; (80022c8 <__NVIC_SetPriority+0x4c>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	0112      	lsls	r2, r2, #4
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	440b      	add	r3, r1
 80022a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a4:	e00a      	b.n	80022bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4908      	ldr	r1, [pc, #32]	; (80022cc <__NVIC_SetPriority+0x50>)
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	3b04      	subs	r3, #4
 80022b4:	0112      	lsls	r2, r2, #4
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	440b      	add	r3, r1
 80022ba:	761a      	strb	r2, [r3, #24]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	e000e100 	.word	0xe000e100
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f1c3 0307 	rsb	r3, r3, #7
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	bf28      	it	cs
 80022ee:	2304      	movcs	r3, #4
 80022f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3304      	adds	r3, #4
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d902      	bls.n	8002300 <NVIC_EncodePriority+0x30>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3b03      	subs	r3, #3
 80022fe:	e000      	b.n	8002302 <NVIC_EncodePriority+0x32>
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	f04f 32ff 	mov.w	r2, #4294967295
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	401a      	ands	r2, r3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002318:	f04f 31ff 	mov.w	r1, #4294967295
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	43d9      	mvns	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	4313      	orrs	r3, r2
         );
}
 800232a:	4618      	mov	r0, r3
 800232c:	3724      	adds	r7, #36	; 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002344:	d301      	bcc.n	800234a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002346:	2301      	movs	r3, #1
 8002348:	e00f      	b.n	800236a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <SysTick_Config+0x40>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3b01      	subs	r3, #1
 8002350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002352:	210f      	movs	r1, #15
 8002354:	f04f 30ff 	mov.w	r0, #4294967295
 8002358:	f7ff ff90 	bl	800227c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <SysTick_Config+0x40>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002362:	4b04      	ldr	r3, [pc, #16]	; (8002374 <SysTick_Config+0x40>)
 8002364:	2207      	movs	r2, #7
 8002366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	e000e010 	.word	0xe000e010

08002378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f7ff ff2d 	bl	80021e0 <__NVIC_SetPriorityGrouping>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800238e:	b580      	push	{r7, lr}
 8002390:	b086      	sub	sp, #24
 8002392:	af00      	add	r7, sp, #0
 8002394:	4603      	mov	r3, r0
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023a0:	f7ff ff42 	bl	8002228 <__NVIC_GetPriorityGrouping>
 80023a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	6978      	ldr	r0, [r7, #20]
 80023ac:	f7ff ff90 	bl	80022d0 <NVIC_EncodePriority>
 80023b0:	4602      	mov	r2, r0
 80023b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff5f 	bl	800227c <__NVIC_SetPriority>
}
 80023be:	bf00      	nop
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff35 	bl	8002244 <__NVIC_EnableIRQ>
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff ffa2 	bl	8002334 <SysTick_Config>
 80023f0:	4603      	mov	r3, r0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e043      	b.n	800249a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <HAL_DMA_Init+0xa8>)
 800241a:	4413      	add	r3, r2
 800241c:	4a22      	ldr	r2, [pc, #136]	; (80024a8 <HAL_DMA_Init+0xac>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	091b      	lsrs	r3, r3, #4
 8002424:	009a      	lsls	r2, r3, #2
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a1f      	ldr	r2, [pc, #124]	; (80024ac <HAL_DMA_Init+0xb0>)
 800242e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2202      	movs	r2, #2
 8002434:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002446:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800244a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002454:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002460:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	bffdfff8 	.word	0xbffdfff8
 80024a8:	cccccccd 	.word	0xcccccccd
 80024ac:	40020000 	.word	0x40020000

080024b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
 80024bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_DMA_Start_IT+0x20>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e04a      	b.n	8002566 <HAL_DMA_Start_IT+0xb6>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d13a      	bne.n	8002558 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2202      	movs	r2, #2
 80024e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0201 	bic.w	r2, r2, #1
 80024fe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 f938 	bl	800277c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002510:	2b00      	cmp	r3, #0
 8002512:	d008      	beq.n	8002526 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f042 020e 	orr.w	r2, r2, #14
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	e00f      	b.n	8002546 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0204 	bic.w	r2, r2, #4
 8002534:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f042 020a 	orr.w	r2, r2, #10
 8002544:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f042 0201 	orr.w	r2, r2, #1
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	e005      	b.n	8002564 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002560:	2302      	movs	r3, #2
 8002562:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002564:	7dfb      	ldrb	r3, [r7, #23]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	2204      	movs	r2, #4
 800258e:	409a      	lsls	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4013      	ands	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d04f      	beq.n	8002638 <HAL_DMA_IRQHandler+0xc8>
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d04a      	beq.n	8002638 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0320 	and.w	r3, r3, #32
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d107      	bne.n	80025c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 0204 	bic.w	r2, r2, #4
 80025be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a66      	ldr	r2, [pc, #408]	; (8002760 <HAL_DMA_IRQHandler+0x1f0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d029      	beq.n	800261e <HAL_DMA_IRQHandler+0xae>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a65      	ldr	r2, [pc, #404]	; (8002764 <HAL_DMA_IRQHandler+0x1f4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d022      	beq.n	800261a <HAL_DMA_IRQHandler+0xaa>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a63      	ldr	r2, [pc, #396]	; (8002768 <HAL_DMA_IRQHandler+0x1f8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d01a      	beq.n	8002614 <HAL_DMA_IRQHandler+0xa4>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a62      	ldr	r2, [pc, #392]	; (800276c <HAL_DMA_IRQHandler+0x1fc>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d012      	beq.n	800260e <HAL_DMA_IRQHandler+0x9e>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a60      	ldr	r2, [pc, #384]	; (8002770 <HAL_DMA_IRQHandler+0x200>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00a      	beq.n	8002608 <HAL_DMA_IRQHandler+0x98>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a5f      	ldr	r2, [pc, #380]	; (8002774 <HAL_DMA_IRQHandler+0x204>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d102      	bne.n	8002602 <HAL_DMA_IRQHandler+0x92>
 80025fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002600:	e00e      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 8002602:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002606:	e00b      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 8002608:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800260c:	e008      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 800260e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002612:	e005      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 8002614:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002618:	e002      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 800261a:	2340      	movs	r3, #64	; 0x40
 800261c:	e000      	b.n	8002620 <HAL_DMA_IRQHandler+0xb0>
 800261e:	2304      	movs	r3, #4
 8002620:	4a55      	ldr	r2, [pc, #340]	; (8002778 <HAL_DMA_IRQHandler+0x208>)
 8002622:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 8094 	beq.w	8002756 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002636:	e08e      	b.n	8002756 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	2202      	movs	r2, #2
 800263e:	409a      	lsls	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d056      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x186>
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d051      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0320 	and.w	r3, r3, #32
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10b      	bne.n	8002678 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 020a 	bic.w	r2, r2, #10
 800266e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a38      	ldr	r2, [pc, #224]	; (8002760 <HAL_DMA_IRQHandler+0x1f0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d029      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x166>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a37      	ldr	r2, [pc, #220]	; (8002764 <HAL_DMA_IRQHandler+0x1f4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d022      	beq.n	80026d2 <HAL_DMA_IRQHandler+0x162>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a35      	ldr	r2, [pc, #212]	; (8002768 <HAL_DMA_IRQHandler+0x1f8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d01a      	beq.n	80026cc <HAL_DMA_IRQHandler+0x15c>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a34      	ldr	r2, [pc, #208]	; (800276c <HAL_DMA_IRQHandler+0x1fc>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d012      	beq.n	80026c6 <HAL_DMA_IRQHandler+0x156>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a32      	ldr	r2, [pc, #200]	; (8002770 <HAL_DMA_IRQHandler+0x200>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00a      	beq.n	80026c0 <HAL_DMA_IRQHandler+0x150>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a31      	ldr	r2, [pc, #196]	; (8002774 <HAL_DMA_IRQHandler+0x204>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d102      	bne.n	80026ba <HAL_DMA_IRQHandler+0x14a>
 80026b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80026b8:	e00e      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026be:	e00b      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c4:	e008      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026ca:	e005      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026d0:	e002      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026d2:	2320      	movs	r3, #32
 80026d4:	e000      	b.n	80026d8 <HAL_DMA_IRQHandler+0x168>
 80026d6:	2302      	movs	r3, #2
 80026d8:	4a27      	ldr	r2, [pc, #156]	; (8002778 <HAL_DMA_IRQHandler+0x208>)
 80026da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d034      	beq.n	8002756 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80026f4:	e02f      	b.n	8002756 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	2208      	movs	r2, #8
 80026fc:	409a      	lsls	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4013      	ands	r3, r2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d028      	beq.n	8002758 <HAL_DMA_IRQHandler+0x1e8>
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	2b00      	cmp	r3, #0
 800270e:	d023      	beq.n	8002758 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 020e 	bic.w	r2, r2, #14
 800271e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002728:	2101      	movs	r1, #1
 800272a:	fa01 f202 	lsl.w	r2, r1, r2
 800272e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	2b00      	cmp	r3, #0
 800274c:	d004      	beq.n	8002758 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	4798      	blx	r3
    }
  }
  return;
 8002756:	bf00      	nop
 8002758:	bf00      	nop
}
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40020008 	.word	0x40020008
 8002764:	4002001c 	.word	0x4002001c
 8002768:	40020030 	.word	0x40020030
 800276c:	40020044 	.word	0x40020044
 8002770:	40020058 	.word	0x40020058
 8002774:	4002006c 	.word	0x4002006c
 8002778:	40020000 	.word	0x40020000

0800277c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
 8002788:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002792:	2101      	movs	r1, #1
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b10      	cmp	r3, #16
 80027a8:	d108      	bne.n	80027bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68ba      	ldr	r2, [r7, #8]
 80027b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027ba:	e007      	b.n	80027cc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	60da      	str	r2, [r3, #12]
}
 80027cc:	bf00      	nop
 80027ce:	3714      	adds	r7, #20
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr
	...

080027d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d8:	b480      	push	{r7}
 80027da:	b08b      	sub	sp, #44	; 0x2c
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027e2:	2300      	movs	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027e6:	2300      	movs	r3, #0
 80027e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027ea:	e127      	b.n	8002a3c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027ec:	2201      	movs	r2, #1
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	429a      	cmp	r2, r3
 8002806:	f040 8116 	bne.w	8002a36 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b12      	cmp	r3, #18
 8002810:	d034      	beq.n	800287c <HAL_GPIO_Init+0xa4>
 8002812:	2b12      	cmp	r3, #18
 8002814:	d80d      	bhi.n	8002832 <HAL_GPIO_Init+0x5a>
 8002816:	2b02      	cmp	r3, #2
 8002818:	d02b      	beq.n	8002872 <HAL_GPIO_Init+0x9a>
 800281a:	2b02      	cmp	r3, #2
 800281c:	d804      	bhi.n	8002828 <HAL_GPIO_Init+0x50>
 800281e:	2b00      	cmp	r3, #0
 8002820:	d031      	beq.n	8002886 <HAL_GPIO_Init+0xae>
 8002822:	2b01      	cmp	r3, #1
 8002824:	d01c      	beq.n	8002860 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002826:	e048      	b.n	80028ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002828:	2b03      	cmp	r3, #3
 800282a:	d043      	beq.n	80028b4 <HAL_GPIO_Init+0xdc>
 800282c:	2b11      	cmp	r3, #17
 800282e:	d01b      	beq.n	8002868 <HAL_GPIO_Init+0x90>
          break;
 8002830:	e043      	b.n	80028ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002832:	4a89      	ldr	r2, [pc, #548]	; (8002a58 <HAL_GPIO_Init+0x280>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d026      	beq.n	8002886 <HAL_GPIO_Init+0xae>
 8002838:	4a87      	ldr	r2, [pc, #540]	; (8002a58 <HAL_GPIO_Init+0x280>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d806      	bhi.n	800284c <HAL_GPIO_Init+0x74>
 800283e:	4a87      	ldr	r2, [pc, #540]	; (8002a5c <HAL_GPIO_Init+0x284>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d020      	beq.n	8002886 <HAL_GPIO_Init+0xae>
 8002844:	4a86      	ldr	r2, [pc, #536]	; (8002a60 <HAL_GPIO_Init+0x288>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d01d      	beq.n	8002886 <HAL_GPIO_Init+0xae>
          break;
 800284a:	e036      	b.n	80028ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800284c:	4a85      	ldr	r2, [pc, #532]	; (8002a64 <HAL_GPIO_Init+0x28c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d019      	beq.n	8002886 <HAL_GPIO_Init+0xae>
 8002852:	4a85      	ldr	r2, [pc, #532]	; (8002a68 <HAL_GPIO_Init+0x290>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d016      	beq.n	8002886 <HAL_GPIO_Init+0xae>
 8002858:	4a84      	ldr	r2, [pc, #528]	; (8002a6c <HAL_GPIO_Init+0x294>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d013      	beq.n	8002886 <HAL_GPIO_Init+0xae>
          break;
 800285e:	e02c      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	623b      	str	r3, [r7, #32]
          break;
 8002866:	e028      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	3304      	adds	r3, #4
 800286e:	623b      	str	r3, [r7, #32]
          break;
 8002870:	e023      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	3308      	adds	r3, #8
 8002878:	623b      	str	r3, [r7, #32]
          break;
 800287a:	e01e      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	330c      	adds	r3, #12
 8002882:	623b      	str	r3, [r7, #32]
          break;
 8002884:	e019      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d102      	bne.n	8002894 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800288e:	2304      	movs	r3, #4
 8002890:	623b      	str	r3, [r7, #32]
          break;
 8002892:	e012      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d105      	bne.n	80028a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800289c:	2308      	movs	r3, #8
 800289e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	611a      	str	r2, [r3, #16]
          break;
 80028a6:	e008      	b.n	80028ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028a8:	2308      	movs	r3, #8
 80028aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69fa      	ldr	r2, [r7, #28]
 80028b0:	615a      	str	r2, [r3, #20]
          break;
 80028b2:	e002      	b.n	80028ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
          break;
 80028b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	2bff      	cmp	r3, #255	; 0xff
 80028be:	d801      	bhi.n	80028c4 <HAL_GPIO_Init+0xec>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	e001      	b.n	80028c8 <HAL_GPIO_Init+0xf0>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3304      	adds	r3, #4
 80028c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	2bff      	cmp	r3, #255	; 0xff
 80028ce:	d802      	bhi.n	80028d6 <HAL_GPIO_Init+0xfe>
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	e002      	b.n	80028dc <HAL_GPIO_Init+0x104>
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	3b08      	subs	r3, #8
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	210f      	movs	r1, #15
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	401a      	ands	r2, r3
 80028ee:	6a39      	ldr	r1, [r7, #32]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	fa01 f303 	lsl.w	r3, r1, r3
 80028f6:	431a      	orrs	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 8096 	beq.w	8002a36 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800290a:	4b59      	ldr	r3, [pc, #356]	; (8002a70 <HAL_GPIO_Init+0x298>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	4a58      	ldr	r2, [pc, #352]	; (8002a70 <HAL_GPIO_Init+0x298>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6193      	str	r3, [r2, #24]
 8002916:	4b56      	ldr	r3, [pc, #344]	; (8002a70 <HAL_GPIO_Init+0x298>)
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002922:	4a54      	ldr	r2, [pc, #336]	; (8002a74 <HAL_GPIO_Init+0x29c>)
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	089b      	lsrs	r3, r3, #2
 8002928:	3302      	adds	r3, #2
 800292a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800292e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	f003 0303 	and.w	r3, r3, #3
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	220f      	movs	r2, #15
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	4013      	ands	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4b      	ldr	r2, [pc, #300]	; (8002a78 <HAL_GPIO_Init+0x2a0>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d013      	beq.n	8002976 <HAL_GPIO_Init+0x19e>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4a      	ldr	r2, [pc, #296]	; (8002a7c <HAL_GPIO_Init+0x2a4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00d      	beq.n	8002972 <HAL_GPIO_Init+0x19a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a49      	ldr	r2, [pc, #292]	; (8002a80 <HAL_GPIO_Init+0x2a8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <HAL_GPIO_Init+0x196>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a48      	ldr	r2, [pc, #288]	; (8002a84 <HAL_GPIO_Init+0x2ac>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d101      	bne.n	800296a <HAL_GPIO_Init+0x192>
 8002966:	2303      	movs	r3, #3
 8002968:	e006      	b.n	8002978 <HAL_GPIO_Init+0x1a0>
 800296a:	2304      	movs	r3, #4
 800296c:	e004      	b.n	8002978 <HAL_GPIO_Init+0x1a0>
 800296e:	2302      	movs	r3, #2
 8002970:	e002      	b.n	8002978 <HAL_GPIO_Init+0x1a0>
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <HAL_GPIO_Init+0x1a0>
 8002976:	2300      	movs	r3, #0
 8002978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800297a:	f002 0203 	and.w	r2, r2, #3
 800297e:	0092      	lsls	r2, r2, #2
 8002980:	4093      	lsls	r3, r2
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	4313      	orrs	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002988:	493a      	ldr	r1, [pc, #232]	; (8002a74 <HAL_GPIO_Init+0x29c>)
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	089b      	lsrs	r3, r3, #2
 800298e:	3302      	adds	r3, #2
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029a2:	4b39      	ldr	r3, [pc, #228]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4938      	ldr	r1, [pc, #224]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
 80029ae:	e006      	b.n	80029be <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029b0:	4b35      	ldr	r3, [pc, #212]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	4933      	ldr	r1, [pc, #204]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029ba:	4013      	ands	r3, r2
 80029bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d006      	beq.n	80029d8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029ca:	4b2f      	ldr	r3, [pc, #188]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	492e      	ldr	r1, [pc, #184]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
 80029d6:	e006      	b.n	80029e6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029d8:	4b2b      	ldr	r3, [pc, #172]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	43db      	mvns	r3, r3
 80029e0:	4929      	ldr	r1, [pc, #164]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029e2:	4013      	ands	r3, r2
 80029e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d006      	beq.n	8002a00 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029f2:	4b25      	ldr	r3, [pc, #148]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	4924      	ldr	r1, [pc, #144]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
 80029fe:	e006      	b.n	8002a0e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a00:	4b21      	ldr	r3, [pc, #132]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	491f      	ldr	r1, [pc, #124]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d006      	beq.n	8002a28 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	491a      	ldr	r1, [pc, #104]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60cb      	str	r3, [r1, #12]
 8002a26:	e006      	b.n	8002a36 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a28:	4b17      	ldr	r3, [pc, #92]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	4915      	ldr	r1, [pc, #84]	; (8002a88 <HAL_GPIO_Init+0x2b0>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	3301      	adds	r3, #1
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a42:	fa22 f303 	lsr.w	r3, r2, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f47f aed0 	bne.w	80027ec <HAL_GPIO_Init+0x14>
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	372c      	adds	r7, #44	; 0x2c
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	10210000 	.word	0x10210000
 8002a5c:	10110000 	.word	0x10110000
 8002a60:	10120000 	.word	0x10120000
 8002a64:	10310000 	.word	0x10310000
 8002a68:	10320000 	.word	0x10320000
 8002a6c:	10220000 	.word	0x10220000
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40010800 	.word	0x40010800
 8002a7c:	40010c00 	.word	0x40010c00
 8002a80:	40011000 	.word	0x40011000
 8002a84:	40011400 	.word	0x40011400
 8002a88:	40010400 	.word	0x40010400

08002a8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	887b      	ldrh	r3, [r7, #2]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	e001      	b.n	8002aae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	807b      	strh	r3, [r7, #2]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aca:	787b      	ldrb	r3, [r7, #1]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ad0:	887a      	ldrh	r2, [r7, #2]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ad6:	e003      	b.n	8002ae0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	041a      	lsls	r2, r3, #16
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	611a      	str	r2, [r3, #16]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr

08002aea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002aea:	b480      	push	{r7}
 8002aec:	b085      	sub	sp, #20
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	460b      	mov	r3, r1
 8002af4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002afc:	887a      	ldrh	r2, [r7, #2]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4013      	ands	r3, r2
 8002b02:	041a      	lsls	r2, r3, #16
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	43d9      	mvns	r1, r3
 8002b08:	887b      	ldrh	r3, [r7, #2]
 8002b0a:	400b      	ands	r3, r1
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	611a      	str	r2, [r3, #16]
}
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e11f      	b.n	8002d6e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d106      	bne.n	8002b48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f7fe fd24 	bl	8001590 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2224      	movs	r2, #36	; 0x24
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b80:	f000 ffe0 	bl	8003b44 <HAL_RCC_GetPCLK1Freq>
 8002b84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	4a7b      	ldr	r2, [pc, #492]	; (8002d78 <HAL_I2C_Init+0x25c>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d807      	bhi.n	8002ba0 <HAL_I2C_Init+0x84>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4a7a      	ldr	r2, [pc, #488]	; (8002d7c <HAL_I2C_Init+0x260>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	bf94      	ite	ls
 8002b98:	2301      	movls	r3, #1
 8002b9a:	2300      	movhi	r3, #0
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	e006      	b.n	8002bae <HAL_I2C_Init+0x92>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4a77      	ldr	r2, [pc, #476]	; (8002d80 <HAL_I2C_Init+0x264>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	bf94      	ite	ls
 8002ba8:	2301      	movls	r3, #1
 8002baa:	2300      	movhi	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e0db      	b.n	8002d6e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4a72      	ldr	r2, [pc, #456]	; (8002d84 <HAL_I2C_Init+0x268>)
 8002bba:	fba2 2303 	umull	r2, r3, r2, r3
 8002bbe:	0c9b      	lsrs	r3, r3, #18
 8002bc0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a64      	ldr	r2, [pc, #400]	; (8002d78 <HAL_I2C_Init+0x25c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d802      	bhi.n	8002bf0 <HAL_I2C_Init+0xd4>
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	3301      	adds	r3, #1
 8002bee:	e009      	b.n	8002c04 <HAL_I2C_Init+0xe8>
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002bf6:	fb02 f303 	mul.w	r3, r2, r3
 8002bfa:	4a63      	ldr	r2, [pc, #396]	; (8002d88 <HAL_I2C_Init+0x26c>)
 8002bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002c00:	099b      	lsrs	r3, r3, #6
 8002c02:	3301      	adds	r3, #1
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	4956      	ldr	r1, [pc, #344]	; (8002d78 <HAL_I2C_Init+0x25c>)
 8002c20:	428b      	cmp	r3, r1
 8002c22:	d80d      	bhi.n	8002c40 <HAL_I2C_Init+0x124>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	1e59      	subs	r1, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c32:	3301      	adds	r3, #1
 8002c34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	bf38      	it	cc
 8002c3c:	2304      	movcc	r3, #4
 8002c3e:	e04f      	b.n	8002ce0 <HAL_I2C_Init+0x1c4>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d111      	bne.n	8002c6c <HAL_I2C_Init+0x150>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	1e58      	subs	r0, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6859      	ldr	r1, [r3, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	440b      	add	r3, r1
 8002c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bf0c      	ite	eq
 8002c64:	2301      	moveq	r3, #1
 8002c66:	2300      	movne	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	e012      	b.n	8002c92 <HAL_I2C_Init+0x176>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e58      	subs	r0, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	0099      	lsls	r1, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	bf0c      	ite	eq
 8002c8c:	2301      	moveq	r3, #1
 8002c8e:	2300      	movne	r3, #0
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <HAL_I2C_Init+0x17e>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e022      	b.n	8002ce0 <HAL_I2C_Init+0x1c4>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10e      	bne.n	8002cc0 <HAL_I2C_Init+0x1a4>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	1e58      	subs	r0, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6859      	ldr	r1, [r3, #4]
 8002caa:	460b      	mov	r3, r1
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	440b      	add	r3, r1
 8002cb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cbe:	e00f      	b.n	8002ce0 <HAL_I2C_Init+0x1c4>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	1e58      	subs	r0, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6859      	ldr	r1, [r3, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	0099      	lsls	r1, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cdc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	6809      	ldr	r1, [r1, #0]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	69da      	ldr	r2, [r3, #28]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6911      	ldr	r1, [r2, #16]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	68d2      	ldr	r2, [r2, #12]
 8002d1a:	4311      	orrs	r1, r2
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6812      	ldr	r2, [r2, #0]
 8002d20:	430b      	orrs	r3, r1
 8002d22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 0201 	orr.w	r2, r2, #1
 8002d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	000186a0 	.word	0x000186a0
 8002d7c:	001e847f 	.word	0x001e847f
 8002d80:	003d08ff 	.word	0x003d08ff
 8002d84:	431bde83 	.word	0x431bde83
 8002d88:	10624dd3 	.word	0x10624dd3

08002d8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	607a      	str	r2, [r7, #4]
 8002d96:	461a      	mov	r2, r3
 8002d98:	460b      	mov	r3, r1
 8002d9a:	817b      	strh	r3, [r7, #10]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002da0:	f7fe fd9a 	bl	80018d8 <HAL_GetTick>
 8002da4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b20      	cmp	r3, #32
 8002db0:	f040 80e0 	bne.w	8002f74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	2319      	movs	r3, #25
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4970      	ldr	r1, [pc, #448]	; (8002f80 <HAL_I2C_Master_Transmit+0x1f4>)
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 f964 	bl	800308c <I2C_WaitOnFlagUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e0d3      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_I2C_Master_Transmit+0x50>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e0cc      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d007      	beq.n	8002e02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0201 	orr.w	r2, r2, #1
 8002e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2221      	movs	r2, #33	; 0x21
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2210      	movs	r2, #16
 8002e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	893a      	ldrh	r2, [r7, #8]
 8002e32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4a50      	ldr	r2, [pc, #320]	; (8002f84 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e44:	8979      	ldrh	r1, [r7, #10]
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	6a3a      	ldr	r2, [r7, #32]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f89c 	bl	8002f88 <I2C_MasterRequestWrite>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e08d      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e70:	e066      	b.n	8002f40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	6a39      	ldr	r1, [r7, #32]
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 f9de 	bl	8003238 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00d      	beq.n	8002e9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d107      	bne.n	8002e9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e06b      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea2:	781a      	ldrb	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eae:	1c5a      	adds	r2, r3, #1
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d11b      	bne.n	8002f14 <HAL_I2C_Master_Transmit+0x188>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d017      	beq.n	8002f14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	781a      	ldrb	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	3b01      	subs	r3, #1
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	6a39      	ldr	r1, [r7, #32]
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 f9ce 	bl	80032ba <I2C_WaitOnBTFFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00d      	beq.n	8002f40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d107      	bne.n	8002f3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e01a      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d194      	bne.n	8002e72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e000      	b.n	8002f76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f74:	2302      	movs	r3, #2
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	00100002 	.word	0x00100002
 8002f84:	ffff0000 	.word	0xffff0000

08002f88 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	607a      	str	r2, [r7, #4]
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	460b      	mov	r3, r1
 8002f96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d006      	beq.n	8002fb2 <I2C_MasterRequestWrite+0x2a>
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d003      	beq.n	8002fb2 <I2C_MasterRequestWrite+0x2a>
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fb0:	d108      	bne.n	8002fc4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	e00b      	b.n	8002fdc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc8:	2b12      	cmp	r3, #18
 8002fca:	d107      	bne.n	8002fdc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fda:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f84f 	bl	800308c <I2C_WaitOnFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00d      	beq.n	8003010 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003002:	d103      	bne.n	800300c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f44f 7200 	mov.w	r2, #512	; 0x200
 800300a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e035      	b.n	800307c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003018:	d108      	bne.n	800302c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800301a:	897b      	ldrh	r3, [r7, #10]
 800301c:	b2db      	uxtb	r3, r3
 800301e:	461a      	mov	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003028:	611a      	str	r2, [r3, #16]
 800302a:	e01b      	b.n	8003064 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800302c:	897b      	ldrh	r3, [r7, #10]
 800302e:	11db      	asrs	r3, r3, #7
 8003030:	b2db      	uxtb	r3, r3
 8003032:	f003 0306 	and.w	r3, r3, #6
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f063 030f 	orn	r3, r3, #15
 800303c:	b2da      	uxtb	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	490e      	ldr	r1, [pc, #56]	; (8003084 <I2C_MasterRequestWrite+0xfc>)
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 f875 	bl	800313a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e010      	b.n	800307c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800305a:	897b      	ldrh	r3, [r7, #10]
 800305c:	b2da      	uxtb	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	4907      	ldr	r1, [pc, #28]	; (8003088 <I2C_MasterRequestWrite+0x100>)
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f865 	bl	800313a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	00010008 	.word	0x00010008
 8003088:	00010002 	.word	0x00010002

0800308c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	603b      	str	r3, [r7, #0]
 8003098:	4613      	mov	r3, r2
 800309a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800309c:	e025      	b.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a4:	d021      	beq.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a6:	f7fe fc17 	bl	80018d8 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d302      	bcc.n	80030bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d116      	bne.n	80030ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f043 0220 	orr.w	r2, r3, #32
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e023      	b.n	8003132 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	0c1b      	lsrs	r3, r3, #16
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d10d      	bne.n	8003110 <I2C_WaitOnFlagUntilTimeout+0x84>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	43da      	mvns	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	4013      	ands	r3, r2
 8003100:	b29b      	uxth	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	bf0c      	ite	eq
 8003106:	2301      	moveq	r3, #1
 8003108:	2300      	movne	r3, #0
 800310a:	b2db      	uxtb	r3, r3
 800310c:	461a      	mov	r2, r3
 800310e:	e00c      	b.n	800312a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4013      	ands	r3, r2
 800311c:	b29b      	uxth	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	bf0c      	ite	eq
 8003122:	2301      	moveq	r3, #1
 8003124:	2300      	movne	r3, #0
 8003126:	b2db      	uxtb	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	429a      	cmp	r2, r3
 800312e:	d0b6      	beq.n	800309e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	60f8      	str	r0, [r7, #12]
 8003142:	60b9      	str	r1, [r7, #8]
 8003144:	607a      	str	r2, [r7, #4]
 8003146:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003148:	e051      	b.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003158:	d123      	bne.n	80031a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003168:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003172:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f043 0204 	orr.w	r2, r3, #4
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e046      	b.n	8003230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a8:	d021      	beq.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031aa:	f7fe fb95 	bl	80018d8 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d302      	bcc.n	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d116      	bne.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2220      	movs	r2, #32
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f043 0220 	orr.w	r2, r3, #32
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e020      	b.n	8003230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d10c      	bne.n	8003212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4013      	ands	r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	bf14      	ite	ne
 800320a:	2301      	movne	r3, #1
 800320c:	2300      	moveq	r3, #0
 800320e:	b2db      	uxtb	r3, r3
 8003210:	e00b      	b.n	800322a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	43da      	mvns	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4013      	ands	r3, r2
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf14      	ite	ne
 8003224:	2301      	movne	r3, #1
 8003226:	2300      	moveq	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d18d      	bne.n	800314a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003244:	e02d      	b.n	80032a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f000 f878 	bl	800333c <I2C_IsAcknowledgeFailed>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e02d      	b.n	80032b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d021      	beq.n	80032a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325e:	f7fe fb3b 	bl	80018d8 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	429a      	cmp	r2, r3
 800326c:	d302      	bcc.n	8003274 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d116      	bne.n	80032a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2220      	movs	r2, #32
 800327e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f043 0220 	orr.w	r2, r3, #32
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e007      	b.n	80032b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ac:	2b80      	cmp	r3, #128	; 0x80
 80032ae:	d1ca      	bne.n	8003246 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b084      	sub	sp, #16
 80032be:	af00      	add	r7, sp, #0
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	60b9      	str	r1, [r7, #8]
 80032c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032c6:	e02d      	b.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f837 	bl	800333c <I2C_IsAcknowledgeFailed>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e02d      	b.n	8003334 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032de:	d021      	beq.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e0:	f7fe fafa 	bl	80018d8 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d302      	bcc.n	80032f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d116      	bne.n	8003324 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003310:	f043 0220 	orr.w	r2, r3, #32
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e007      	b.n	8003334 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b04      	cmp	r3, #4
 8003330:	d1ca      	bne.n	80032c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003352:	d11b      	bne.n	800338c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800335c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003378:	f043 0204 	orr.w	r2, r3, #4
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e000      	b.n	800338e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr

08003398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e26c      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f000 8087 	beq.w	80034c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b8:	4b92      	ldr	r3, [pc, #584]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 030c 	and.w	r3, r3, #12
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d00c      	beq.n	80033de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033c4:	4b8f      	ldr	r3, [pc, #572]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 030c 	and.w	r3, r3, #12
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d112      	bne.n	80033f6 <HAL_RCC_OscConfig+0x5e>
 80033d0:	4b8c      	ldr	r3, [pc, #560]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033dc:	d10b      	bne.n	80033f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033de:	4b89      	ldr	r3, [pc, #548]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d06c      	beq.n	80034c4 <HAL_RCC_OscConfig+0x12c>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d168      	bne.n	80034c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e246      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fe:	d106      	bne.n	800340e <HAL_RCC_OscConfig+0x76>
 8003400:	4b80      	ldr	r3, [pc, #512]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a7f      	ldr	r2, [pc, #508]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	e02e      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0x98>
 8003416:	4b7b      	ldr	r3, [pc, #492]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a7a      	ldr	r2, [pc, #488]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800341c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	4b78      	ldr	r3, [pc, #480]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a77      	ldr	r2, [pc, #476]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003428:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e01d      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003438:	d10c      	bne.n	8003454 <HAL_RCC_OscConfig+0xbc>
 800343a:	4b72      	ldr	r3, [pc, #456]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a71      	ldr	r2, [pc, #452]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003440:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	4b6f      	ldr	r3, [pc, #444]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a6e      	ldr	r2, [pc, #440]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800344c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	e00b      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 8003454:	4b6b      	ldr	r3, [pc, #428]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a6a      	ldr	r2, [pc, #424]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800345a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800345e:	6013      	str	r3, [r2, #0]
 8003460:	4b68      	ldr	r3, [pc, #416]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a67      	ldr	r2, [pc, #412]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800346a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d013      	beq.n	800349c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003474:	f7fe fa30 	bl	80018d8 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800347c:	f7fe fa2c 	bl	80018d8 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	; 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e1fa      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	4b5d      	ldr	r3, [pc, #372]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCC_OscConfig+0xe4>
 800349a:	e014      	b.n	80034c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349c:	f7fe fa1c 	bl	80018d8 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a4:	f7fe fa18 	bl	80018d8 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	; 0x64
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e1e6      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b6:	4b53      	ldr	r3, [pc, #332]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1f0      	bne.n	80034a4 <HAL_RCC_OscConfig+0x10c>
 80034c2:	e000      	b.n	80034c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d063      	beq.n	800359a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034d2:	4b4c      	ldr	r3, [pc, #304]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00b      	beq.n	80034f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034de:	4b49      	ldr	r3, [pc, #292]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d11c      	bne.n	8003524 <HAL_RCC_OscConfig+0x18c>
 80034ea:	4b46      	ldr	r3, [pc, #280]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d116      	bne.n	8003524 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f6:	4b43      	ldr	r3, [pc, #268]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d005      	beq.n	800350e <HAL_RCC_OscConfig+0x176>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d001      	beq.n	800350e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e1ba      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350e:	4b3d      	ldr	r3, [pc, #244]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4939      	ldr	r1, [pc, #228]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800351e:	4313      	orrs	r3, r2
 8003520:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	e03a      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d020      	beq.n	800356e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800352c:	4b36      	ldr	r3, [pc, #216]	; (8003608 <HAL_RCC_OscConfig+0x270>)
 800352e:	2201      	movs	r2, #1
 8003530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003532:	f7fe f9d1 	bl	80018d8 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003538:	e008      	b.n	800354c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800353a:	f7fe f9cd 	bl	80018d8 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e19b      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354c:	4b2d      	ldr	r3, [pc, #180]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003558:	4b2a      	ldr	r3, [pc, #168]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	4927      	ldr	r1, [pc, #156]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003568:	4313      	orrs	r3, r2
 800356a:	600b      	str	r3, [r1, #0]
 800356c:	e015      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356e:	4b26      	ldr	r3, [pc, #152]	; (8003608 <HAL_RCC_OscConfig+0x270>)
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7fe f9b0 	bl	80018d8 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357c:	f7fe f9ac 	bl	80018d8 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e17a      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358e:	4b1d      	ldr	r3, [pc, #116]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f0      	bne.n	800357c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d03a      	beq.n	800361c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d019      	beq.n	80035e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ae:	4b17      	ldr	r3, [pc, #92]	; (800360c <HAL_RCC_OscConfig+0x274>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b4:	f7fe f990 	bl	80018d8 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035bc:	f7fe f98c 	bl	80018d8 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e15a      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ce:	4b0d      	ldr	r3, [pc, #52]	; (8003604 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035da:	2001      	movs	r0, #1
 80035dc:	f000 fada 	bl	8003b94 <RCC_Delay>
 80035e0:	e01c      	b.n	800361c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035e2:	4b0a      	ldr	r3, [pc, #40]	; (800360c <HAL_RCC_OscConfig+0x274>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e8:	f7fe f976 	bl	80018d8 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ee:	e00f      	b.n	8003610 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035f0:	f7fe f972 	bl	80018d8 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d908      	bls.n	8003610 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e140      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000
 8003608:	42420000 	.word	0x42420000
 800360c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003610:	4b9e      	ldr	r3, [pc, #632]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e9      	bne.n	80035f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 80a6 	beq.w	8003776 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362e:	4b97      	ldr	r3, [pc, #604]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10d      	bne.n	8003656 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	4b94      	ldr	r3, [pc, #592]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	4a93      	ldr	r2, [pc, #588]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003644:	61d3      	str	r3, [r2, #28]
 8003646:	4b91      	ldr	r3, [pc, #580]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003652:	2301      	movs	r3, #1
 8003654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003656:	4b8e      	ldr	r3, [pc, #568]	; (8003890 <HAL_RCC_OscConfig+0x4f8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d118      	bne.n	8003694 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003662:	4b8b      	ldr	r3, [pc, #556]	; (8003890 <HAL_RCC_OscConfig+0x4f8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a8a      	ldr	r2, [pc, #552]	; (8003890 <HAL_RCC_OscConfig+0x4f8>)
 8003668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366e:	f7fe f933 	bl	80018d8 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003676:	f7fe f92f 	bl	80018d8 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b64      	cmp	r3, #100	; 0x64
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e0fd      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003688:	4b81      	ldr	r3, [pc, #516]	; (8003890 <HAL_RCC_OscConfig+0x4f8>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d106      	bne.n	80036aa <HAL_RCC_OscConfig+0x312>
 800369c:	4b7b      	ldr	r3, [pc, #492]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	4a7a      	ldr	r2, [pc, #488]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6213      	str	r3, [r2, #32]
 80036a8:	e02d      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x334>
 80036b2:	4b76      	ldr	r3, [pc, #472]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4a75      	ldr	r2, [pc, #468]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	4b73      	ldr	r3, [pc, #460]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4a72      	ldr	r2, [pc, #456]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6213      	str	r3, [r2, #32]
 80036ca:	e01c      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	2b05      	cmp	r3, #5
 80036d2:	d10c      	bne.n	80036ee <HAL_RCC_OscConfig+0x356>
 80036d4:	4b6d      	ldr	r3, [pc, #436]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	4a6c      	ldr	r2, [pc, #432]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036da:	f043 0304 	orr.w	r3, r3, #4
 80036de:	6213      	str	r3, [r2, #32]
 80036e0:	4b6a      	ldr	r3, [pc, #424]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	4a69      	ldr	r2, [pc, #420]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6213      	str	r3, [r2, #32]
 80036ec:	e00b      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036ee:	4b67      	ldr	r3, [pc, #412]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4a66      	ldr	r2, [pc, #408]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	6213      	str	r3, [r2, #32]
 80036fa:	4b64      	ldr	r3, [pc, #400]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	4a63      	ldr	r2, [pc, #396]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003700:	f023 0304 	bic.w	r3, r3, #4
 8003704:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d015      	beq.n	800373a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370e:	f7fe f8e3 	bl	80018d8 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003714:	e00a      	b.n	800372c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003716:	f7fe f8df 	bl	80018d8 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f241 3288 	movw	r2, #5000	; 0x1388
 8003724:	4293      	cmp	r3, r2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e0ab      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372c:	4b57      	ldr	r3, [pc, #348]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ee      	beq.n	8003716 <HAL_RCC_OscConfig+0x37e>
 8003738:	e014      	b.n	8003764 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373a:	f7fe f8cd 	bl	80018d8 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fe f8c9 	bl	80018d8 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e095      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003758:	4b4c      	ldr	r3, [pc, #304]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1ee      	bne.n	8003742 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d105      	bne.n	8003776 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376a:	4b48      	ldr	r3, [pc, #288]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	4a47      	ldr	r2, [pc, #284]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003774:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	2b00      	cmp	r3, #0
 800377c:	f000 8081 	beq.w	8003882 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003780:	4b42      	ldr	r3, [pc, #264]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f003 030c 	and.w	r3, r3, #12
 8003788:	2b08      	cmp	r3, #8
 800378a:	d061      	beq.n	8003850 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d146      	bne.n	8003822 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003794:	4b3f      	ldr	r3, [pc, #252]	; (8003894 <HAL_RCC_OscConfig+0x4fc>)
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800379a:	f7fe f89d 	bl	80018d8 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a2:	f7fe f899 	bl	80018d8 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e067      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b4:	4b35      	ldr	r3, [pc, #212]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1f0      	bne.n	80037a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037c8:	d108      	bne.n	80037dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037ca:	4b30      	ldr	r3, [pc, #192]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	492d      	ldr	r1, [pc, #180]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a19      	ldr	r1, [r3, #32]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ec:	430b      	orrs	r3, r1
 80037ee:	4927      	ldr	r1, [pc, #156]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f4:	4b27      	ldr	r3, [pc, #156]	; (8003894 <HAL_RCC_OscConfig+0x4fc>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7fe f86d 	bl	80018d8 <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003802:	f7fe f869 	bl	80018d8 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e037      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003814:	4b1d      	ldr	r3, [pc, #116]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCC_OscConfig+0x46a>
 8003820:	e02f      	b.n	8003882 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003822:	4b1c      	ldr	r3, [pc, #112]	; (8003894 <HAL_RCC_OscConfig+0x4fc>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003828:	f7fe f856 	bl	80018d8 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003830:	f7fe f852 	bl	80018d8 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e020      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003842:	4b12      	ldr	r3, [pc, #72]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x498>
 800384e:	e018      	b.n	8003882 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d101      	bne.n	800385c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e013      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <HAL_RCC_OscConfig+0x4f4>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	429a      	cmp	r2, r3
 800386e:	d106      	bne.n	800387e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800387a:	429a      	cmp	r2, r3
 800387c:	d001      	beq.n	8003882 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40021000 	.word	0x40021000
 8003890:	40007000 	.word	0x40007000
 8003894:	42420060 	.word	0x42420060

08003898 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0d0      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038ac:	4b6a      	ldr	r3, [pc, #424]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d910      	bls.n	80038dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ba:	4b67      	ldr	r3, [pc, #412]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 0207 	bic.w	r2, r3, #7
 80038c2:	4965      	ldr	r1, [pc, #404]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ca:	4b63      	ldr	r3, [pc, #396]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d001      	beq.n	80038dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e0b8      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d020      	beq.n	800392a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d005      	beq.n	8003900 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038f4:	4b59      	ldr	r3, [pc, #356]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	4a58      	ldr	r2, [pc, #352]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 80038fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0308 	and.w	r3, r3, #8
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800390c:	4b53      	ldr	r3, [pc, #332]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	4a52      	ldr	r2, [pc, #328]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003916:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003918:	4b50      	ldr	r3, [pc, #320]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	494d      	ldr	r1, [pc, #308]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	4313      	orrs	r3, r2
 8003928:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	2b00      	cmp	r3, #0
 8003934:	d040      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d107      	bne.n	800394e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393e:	4b47      	ldr	r3, [pc, #284]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d115      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e07f      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d107      	bne.n	8003966 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003956:	4b41      	ldr	r3, [pc, #260]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e073      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003966:	4b3d      	ldr	r3, [pc, #244]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e06b      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003976:	4b39      	ldr	r3, [pc, #228]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f023 0203 	bic.w	r2, r3, #3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	4936      	ldr	r1, [pc, #216]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003984:	4313      	orrs	r3, r2
 8003986:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003988:	f7fd ffa6 	bl	80018d8 <HAL_GetTick>
 800398c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398e:	e00a      	b.n	80039a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003990:	f7fd ffa2 	bl	80018d8 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	f241 3288 	movw	r2, #5000	; 0x1388
 800399e:	4293      	cmp	r3, r2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e053      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a6:	4b2d      	ldr	r3, [pc, #180]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f003 020c 	and.w	r2, r3, #12
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d1eb      	bne.n	8003990 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039b8:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d210      	bcs.n	80039e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c6:	4b24      	ldr	r3, [pc, #144]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 0207 	bic.w	r2, r3, #7
 80039ce:	4922      	ldr	r1, [pc, #136]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d6:	4b20      	ldr	r3, [pc, #128]	; (8003a58 <HAL_RCC_ClockConfig+0x1c0>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d001      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e032      	b.n	8003a4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d008      	beq.n	8003a06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f4:	4b19      	ldr	r3, [pc, #100]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	4916      	ldr	r1, [pc, #88]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d009      	beq.n	8003a26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a12:	4b12      	ldr	r3, [pc, #72]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	490e      	ldr	r1, [pc, #56]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a26:	f000 f821 	bl	8003a6c <HAL_RCC_GetSysClockFreq>
 8003a2a:	4601      	mov	r1, r0
 8003a2c:	4b0b      	ldr	r3, [pc, #44]	; (8003a5c <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	091b      	lsrs	r3, r3, #4
 8003a32:	f003 030f 	and.w	r3, r3, #15
 8003a36:	4a0a      	ldr	r2, [pc, #40]	; (8003a60 <HAL_RCC_ClockConfig+0x1c8>)
 8003a38:	5cd3      	ldrb	r3, [r2, r3]
 8003a3a:	fa21 f303 	lsr.w	r3, r1, r3
 8003a3e:	4a09      	ldr	r2, [pc, #36]	; (8003a64 <HAL_RCC_ClockConfig+0x1cc>)
 8003a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a42:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <HAL_RCC_ClockConfig+0x1d0>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fd ff04 	bl	8001854 <HAL_InitTick>

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40022000 	.word	0x40022000
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	08009744 	.word	0x08009744
 8003a64:	20000000 	.word	0x20000000
 8003a68:	20000004 	.word	0x20000004

08003a6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a6c:	b490      	push	{r4, r7}
 8003a6e:	b08a      	sub	sp, #40	; 0x28
 8003a70:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a72:	4b2a      	ldr	r3, [pc, #168]	; (8003b1c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a74:	1d3c      	adds	r4, r7, #4
 8003a76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a7c:	4b28      	ldr	r3, [pc, #160]	; (8003b20 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	2300      	movs	r3, #0
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a96:	4b23      	ldr	r3, [pc, #140]	; (8003b24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d002      	beq.n	8003aac <HAL_RCC_GetSysClockFreq+0x40>
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d003      	beq.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x46>
 8003aaa:	e02d      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003aac:	4b1e      	ldr	r3, [pc, #120]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aae:	623b      	str	r3, [r7, #32]
      break;
 8003ab0:	e02d      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	0c9b      	lsrs	r3, r3, #18
 8003ab6:	f003 030f 	and.w	r3, r3, #15
 8003aba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003abe:	4413      	add	r3, r2
 8003ac0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ac4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d013      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ad0:	4b14      	ldr	r3, [pc, #80]	; (8003b24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	0c5b      	lsrs	r3, r3, #17
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ade:	4413      	add	r3, r2
 8003ae0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ae4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	4a0f      	ldr	r2, [pc, #60]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aea:	fb02 f203 	mul.w	r2, r2, r3
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
 8003af6:	e004      	b.n	8003b02 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	4a0c      	ldr	r2, [pc, #48]	; (8003b2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003afc:	fb02 f303 	mul.w	r3, r2, r3
 8003b00:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	623b      	str	r3, [r7, #32]
      break;
 8003b06:	e002      	b.n	8003b0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b08:	4b07      	ldr	r3, [pc, #28]	; (8003b28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b0a:	623b      	str	r3, [r7, #32]
      break;
 8003b0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3728      	adds	r7, #40	; 0x28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc90      	pop	{r4, r7}
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	080096d8 	.word	0x080096d8
 8003b20:	080096e8 	.word	0x080096e8
 8003b24:	40021000 	.word	0x40021000
 8003b28:	007a1200 	.word	0x007a1200
 8003b2c:	003d0900 	.word	0x003d0900

08003b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b34:	4b02      	ldr	r3, [pc, #8]	; (8003b40 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b36:	681b      	ldr	r3, [r3, #0]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	20000000 	.word	0x20000000

08003b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b48:	f7ff fff2 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b4c:	4601      	mov	r1, r0
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	0a1b      	lsrs	r3, r3, #8
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4a03      	ldr	r2, [pc, #12]	; (8003b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b5a:	5cd3      	ldrb	r3, [r2, r3]
 8003b5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40021000 	.word	0x40021000
 8003b68:	08009754 	.word	0x08009754

08003b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b70:	f7ff ffde 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b74:	4601      	mov	r1, r0
 8003b76:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	0adb      	lsrs	r3, r3, #11
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	4a03      	ldr	r2, [pc, #12]	; (8003b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b82:	5cd3      	ldrb	r3, [r2, r3]
 8003b84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	08009754 	.word	0x08009754

08003b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <RCC_Delay+0x34>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a0a      	ldr	r2, [pc, #40]	; (8003bcc <RCC_Delay+0x38>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	0a5b      	lsrs	r3, r3, #9
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bb0:	bf00      	nop
  }
  while (Delay --);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1e5a      	subs	r2, r3, #1
 8003bb6:	60fa      	str	r2, [r7, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f9      	bne.n	8003bb0 <RCC_Delay+0x1c>
}
 8003bbc:	bf00      	nop
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000000 	.word	0x20000000
 8003bcc:	10624dd3 	.word	0x10624dd3

08003bd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d07d      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003bec:	2300      	movs	r3, #0
 8003bee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bf0:	4b4f      	ldr	r3, [pc, #316]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d10d      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bfc:	4b4c      	ldr	r3, [pc, #304]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	4a4b      	ldr	r2, [pc, #300]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c06:	61d3      	str	r3, [r2, #28]
 8003c08:	4b49      	ldr	r3, [pc, #292]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c10:	60bb      	str	r3, [r7, #8]
 8003c12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c14:	2301      	movs	r3, #1
 8003c16:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c18:	4b46      	ldr	r3, [pc, #280]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d118      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c24:	4b43      	ldr	r3, [pc, #268]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a42      	ldr	r2, [pc, #264]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c30:	f7fd fe52 	bl	80018d8 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c36:	e008      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c38:	f7fd fe4e 	bl	80018d8 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e06d      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4a:	4b3a      	ldr	r3, [pc, #232]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c56:	4b36      	ldr	r3, [pc, #216]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d02e      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d027      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c74:	4b2e      	ldr	r3, [pc, #184]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c7c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c7e:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c8a:	4a29      	ldr	r2, [pc, #164]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d014      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9a:	f7fd fe1d 	bl	80018d8 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca0:	e00a      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca2:	f7fd fe19 	bl	80018d8 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e036      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0ee      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc4:	4b1a      	ldr	r3, [pc, #104]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	4917      	ldr	r1, [pc, #92]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cd6:	7dfb      	ldrb	r3, [r7, #23]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d105      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cdc:	4b14      	ldr	r3, [pc, #80]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	4a13      	ldr	r2, [pc, #76]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d008      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cf4:	4b0e      	ldr	r3, [pc, #56]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	490b      	ldr	r1, [pc, #44]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d008      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d12:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	4904      	ldr	r1, [pc, #16]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40007000 	.word	0x40007000
 8003d38:	42420440 	.word	0x42420440

08003d3c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d3c:	b590      	push	{r4, r7, lr}
 8003d3e:	b08d      	sub	sp, #52	; 0x34
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d44:	4b55      	ldr	r3, [pc, #340]	; (8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003d46:	f107 040c 	add.w	r4, r7, #12
 8003d4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d50:	4b53      	ldr	r3, [pc, #332]	; (8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d5e:	2300      	movs	r3, #0
 8003d60:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d62:	2300      	movs	r3, #0
 8003d64:	61fb      	str	r3, [r7, #28]
 8003d66:	2300      	movs	r3, #0
 8003d68:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d07f      	beq.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003d70:	2b10      	cmp	r3, #16
 8003d72:	d002      	beq.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d048      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003d78:	e08b      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003d7a:	4b4a      	ldr	r3, [pc, #296]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d80:	4b48      	ldr	r3, [pc, #288]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d07f      	beq.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	0c9b      	lsrs	r3, r3, #18
 8003d90:	f003 030f 	and.w	r3, r3, #15
 8003d94:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003d98:	4413      	add	r3, r2
 8003d9a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d9e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d018      	beq.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003daa:	4b3e      	ldr	r3, [pc, #248]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	0c5b      	lsrs	r3, r3, #17
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003db8:	4413      	add	r3, r2
 8003dba:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003dca:	4a37      	ldr	r2, [pc, #220]	; (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dda:	e004      	b.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	4a33      	ldr	r2, [pc, #204]	; (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003de0:	fb02 f303 	mul.w	r3, r2, r3
 8003de4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003de6:	4b2f      	ldr	r3, [pc, #188]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003df2:	d102      	bne.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003df8:	e048      	b.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	4a2c      	ldr	r2, [pc, #176]	; (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003e00:	fba2 2303 	umull	r2, r3, r2, r3
 8003e04:	085b      	lsrs	r3, r3, #1
 8003e06:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e08:	e040      	b.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003e0a:	4b26      	ldr	r3, [pc, #152]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e1a:	d108      	bne.n	8003e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003e26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e2c:	e01f      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e38:	d109      	bne.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003e3a:	4b1a      	ldr	r3, [pc, #104]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003e46:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003e4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e4c:	e00f      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e58:	d11a      	bne.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d014      	beq.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003e66:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003e6a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e6c:	e010      	b.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003e6e:	e00f      	b.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e70:	f7ff fe7c 	bl	8003b6c <HAL_RCC_GetPCLK2Freq>
 8003e74:	4602      	mov	r2, r0
 8003e76:	4b0b      	ldr	r3, [pc, #44]	; (8003ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	0b9b      	lsrs	r3, r3, #14
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	3301      	adds	r3, #1
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e8a:	e002      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003e8c:	bf00      	nop
 8003e8e:	e000      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003e90:	bf00      	nop
    }
  }
  return (frequency);
 8003e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3734      	adds	r7, #52	; 0x34
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd90      	pop	{r4, r7, pc}
 8003e9c:	080096ec 	.word	0x080096ec
 8003ea0:	080096fc 	.word	0x080096fc
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	007a1200 	.word	0x007a1200
 8003eac:	003d0900 	.word	0x003d0900
 8003eb0:	aaaaaaab 	.word	0xaaaaaaab

08003eb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e041      	b.n	8003f4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d106      	bne.n	8003ee0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f7fd fb96 	bl	800160c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3304      	adds	r3, #4
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f000 fa64 	bl	80043c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d001      	beq.n	8003f6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e03a      	b.n	8003fe2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68da      	ldr	r2, [r3, #12]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a18      	ldr	r2, [pc, #96]	; (8003fec <HAL_TIM_Base_Start_IT+0x98>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00e      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x58>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f96:	d009      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x58>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a14      	ldr	r2, [pc, #80]	; (8003ff0 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d004      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x58>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a13      	ldr	r2, [pc, #76]	; (8003ff4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d111      	bne.n	8003fd0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b06      	cmp	r3, #6
 8003fbc:	d010      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0201 	orr.w	r2, r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fce:	e007      	b.n	8003fe0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0201 	orr.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bc80      	pop	{r7}
 8003fea:	4770      	bx	lr
 8003fec:	40012c00 	.word	0x40012c00
 8003ff0:	40000400 	.word	0x40000400
 8003ff4:	40000800 	.word	0x40000800

08003ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b02      	cmp	r3, #2
 800400c:	d122      	bne.n	8004054 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b02      	cmp	r3, #2
 800401a:	d11b      	bne.n	8004054 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0202 	mvn.w	r2, #2
 8004024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f9a4 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f997 	bl	8004376 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f9a6 	bl	800439a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	2b04      	cmp	r3, #4
 8004060:	d122      	bne.n	80040a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b04      	cmp	r3, #4
 800406e:	d11b      	bne.n	80040a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0204 	mvn.w	r2, #4
 8004078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f97a 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 8004094:	e005      	b.n	80040a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f96d 	bl	8004376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f97c 	bl	800439a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d122      	bne.n	80040fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d11b      	bne.n	80040fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f06f 0208 	mvn.w	r2, #8
 80040cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2204      	movs	r2, #4
 80040d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	f003 0303 	and.w	r3, r3, #3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f950 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 80040e8:	e005      	b.n	80040f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f943 	bl	8004376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f952 	bl	800439a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b10      	cmp	r3, #16
 8004108:	d122      	bne.n	8004150 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f003 0310 	and.w	r3, r3, #16
 8004114:	2b10      	cmp	r3, #16
 8004116:	d11b      	bne.n	8004150 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f06f 0210 	mvn.w	r2, #16
 8004120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2208      	movs	r2, #8
 8004126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f926 	bl	8004388 <HAL_TIM_IC_CaptureCallback>
 800413c:	e005      	b.n	800414a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f919 	bl	8004376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 f928 	bl	800439a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b01      	cmp	r3, #1
 800415c:	d10e      	bne.n	800417c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b01      	cmp	r3, #1
 800416a:	d107      	bne.n	800417c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0201 	mvn.w	r2, #1
 8004174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f001 fb84 	bl	8005884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004186:	2b80      	cmp	r3, #128	; 0x80
 8004188:	d10e      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004194:	2b80      	cmp	r3, #128	; 0x80
 8004196:	d107      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 fa6b 	bl	800467e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b2:	2b40      	cmp	r3, #64	; 0x40
 80041b4:	d10e      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c0:	2b40      	cmp	r3, #64	; 0x40
 80041c2:	d107      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f8ec 	bl	80043ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d10e      	bne.n	8004200 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d107      	bne.n	8004200 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f06f 0220 	mvn.w	r2, #32
 80041f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 fa36 	bl	800466c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004200:	bf00      	nop
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_TIM_ConfigClockSource+0x18>
 800421c:	2302      	movs	r3, #2
 800421e:	e0a6      	b.n	800436e <HAL_TIM_ConfigClockSource+0x166>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800423e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004246:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b40      	cmp	r3, #64	; 0x40
 8004256:	d067      	beq.n	8004328 <HAL_TIM_ConfigClockSource+0x120>
 8004258:	2b40      	cmp	r3, #64	; 0x40
 800425a:	d80b      	bhi.n	8004274 <HAL_TIM_ConfigClockSource+0x6c>
 800425c:	2b10      	cmp	r3, #16
 800425e:	d073      	beq.n	8004348 <HAL_TIM_ConfigClockSource+0x140>
 8004260:	2b10      	cmp	r3, #16
 8004262:	d802      	bhi.n	800426a <HAL_TIM_ConfigClockSource+0x62>
 8004264:	2b00      	cmp	r3, #0
 8004266:	d06f      	beq.n	8004348 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004268:	e078      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800426a:	2b20      	cmp	r3, #32
 800426c:	d06c      	beq.n	8004348 <HAL_TIM_ConfigClockSource+0x140>
 800426e:	2b30      	cmp	r3, #48	; 0x30
 8004270:	d06a      	beq.n	8004348 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004272:	e073      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004274:	2b70      	cmp	r3, #112	; 0x70
 8004276:	d00d      	beq.n	8004294 <HAL_TIM_ConfigClockSource+0x8c>
 8004278:	2b70      	cmp	r3, #112	; 0x70
 800427a:	d804      	bhi.n	8004286 <HAL_TIM_ConfigClockSource+0x7e>
 800427c:	2b50      	cmp	r3, #80	; 0x50
 800427e:	d033      	beq.n	80042e8 <HAL_TIM_ConfigClockSource+0xe0>
 8004280:	2b60      	cmp	r3, #96	; 0x60
 8004282:	d041      	beq.n	8004308 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004284:	e06a      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800428a:	d066      	beq.n	800435a <HAL_TIM_ConfigClockSource+0x152>
 800428c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004290:	d017      	beq.n	80042c2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004292:	e063      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	6899      	ldr	r1, [r3, #8]
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f000 f965 	bl	8004572 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	609a      	str	r2, [r3, #8]
      break;
 80042c0:	e04c      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6818      	ldr	r0, [r3, #0]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	6899      	ldr	r1, [r3, #8]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	f000 f94e 	bl	8004572 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042e4:	609a      	str	r2, [r3, #8]
      break;
 80042e6:	e039      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	6859      	ldr	r1, [r3, #4]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	461a      	mov	r2, r3
 80042f6:	f000 f8c5 	bl	8004484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2150      	movs	r1, #80	; 0x50
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f91c 	bl	800453e <TIM_ITRx_SetConfig>
      break;
 8004306:	e029      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6818      	ldr	r0, [r3, #0]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	6859      	ldr	r1, [r3, #4]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	461a      	mov	r2, r3
 8004316:	f000 f8e3 	bl	80044e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2160      	movs	r1, #96	; 0x60
 8004320:	4618      	mov	r0, r3
 8004322:	f000 f90c 	bl	800453e <TIM_ITRx_SetConfig>
      break;
 8004326:	e019      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6818      	ldr	r0, [r3, #0]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	6859      	ldr	r1, [r3, #4]
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	461a      	mov	r2, r3
 8004336:	f000 f8a5 	bl	8004484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2140      	movs	r1, #64	; 0x40
 8004340:	4618      	mov	r0, r3
 8004342:	f000 f8fc 	bl	800453e <TIM_ITRx_SetConfig>
      break;
 8004346:	e009      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4619      	mov	r1, r3
 8004352:	4610      	mov	r0, r2
 8004354:	f000 f8f3 	bl	800453e <TIM_ITRx_SetConfig>
        break;
 8004358:	e000      	b.n	800435c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800435a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	bc80      	pop	{r7}
 8004386:	4770      	bx	lr

08004388 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	bc80      	pop	{r7}
 8004398:	4770      	bx	lr

0800439a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr

080043ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bc80      	pop	{r7}
 80043bc:	4770      	bx	lr
	...

080043c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a29      	ldr	r2, [pc, #164]	; (8004478 <TIM_Base_SetConfig+0xb8>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d00b      	beq.n	80043f0 <TIM_Base_SetConfig+0x30>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043de:	d007      	beq.n	80043f0 <TIM_Base_SetConfig+0x30>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a26      	ldr	r2, [pc, #152]	; (800447c <TIM_Base_SetConfig+0xbc>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d003      	beq.n	80043f0 <TIM_Base_SetConfig+0x30>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a25      	ldr	r2, [pc, #148]	; (8004480 <TIM_Base_SetConfig+0xc0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d108      	bne.n	8004402 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a1c      	ldr	r2, [pc, #112]	; (8004478 <TIM_Base_SetConfig+0xb8>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d00b      	beq.n	8004422 <TIM_Base_SetConfig+0x62>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004410:	d007      	beq.n	8004422 <TIM_Base_SetConfig+0x62>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a19      	ldr	r2, [pc, #100]	; (800447c <TIM_Base_SetConfig+0xbc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d003      	beq.n	8004422 <TIM_Base_SetConfig+0x62>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a18      	ldr	r2, [pc, #96]	; (8004480 <TIM_Base_SetConfig+0xc0>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d108      	bne.n	8004434 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004428:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	4313      	orrs	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a07      	ldr	r2, [pc, #28]	; (8004478 <TIM_Base_SetConfig+0xb8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d103      	bne.n	8004468 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	691a      	ldr	r2, [r3, #16]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	615a      	str	r2, [r3, #20]
}
 800446e:	bf00      	nop
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	bc80      	pop	{r7}
 8004476:	4770      	bx	lr
 8004478:	40012c00 	.word	0x40012c00
 800447c:	40000400 	.word	0x40000400
 8004480:	40000800 	.word	0x40000800

08004484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	f023 0201 	bic.w	r2, r3, #1
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f023 030a 	bic.w	r3, r3, #10
 80044c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	621a      	str	r2, [r3, #32]
}
 80044d6:	bf00      	nop
 80044d8:	371c      	adds	r7, #28
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	f023 0210 	bic.w	r2, r3, #16
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800450a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	031b      	lsls	r3, r3, #12
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800451c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	621a      	str	r2, [r3, #32]
}
 8004534:	bf00      	nop
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	bc80      	pop	{r7}
 800453c:	4770      	bx	lr

0800453e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800453e:	b480      	push	{r7}
 8004540:	b085      	sub	sp, #20
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004554:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4313      	orrs	r3, r2
 800455c:	f043 0307 	orr.w	r3, r3, #7
 8004560:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	609a      	str	r2, [r3, #8]
}
 8004568:	bf00      	nop
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr

08004572 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004572:	b480      	push	{r7}
 8004574:	b087      	sub	sp, #28
 8004576:	af00      	add	r7, sp, #0
 8004578:	60f8      	str	r0, [r7, #12]
 800457a:	60b9      	str	r1, [r7, #8]
 800457c:	607a      	str	r2, [r7, #4]
 800457e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800458c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	021a      	lsls	r2, r3, #8
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	431a      	orrs	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	4313      	orrs	r3, r2
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	609a      	str	r2, [r3, #8]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e046      	b.n	8004656 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a16      	ldr	r2, [pc, #88]	; (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d00e      	beq.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004614:	d009      	beq.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a12      	ldr	r2, [pc, #72]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d004      	beq.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a10      	ldr	r2, [pc, #64]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d10c      	bne.n	8004644 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	4313      	orrs	r3, r2
 800463a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	bc80      	pop	{r7}
 800465e:	4770      	bx	lr
 8004660:	40012c00 	.word	0x40012c00
 8004664:	40000400 	.word	0x40000400
 8004668:	40000800 	.word	0x40000800

0800466c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr

0800467e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	bc80      	pop	{r7}
 800468e:	4770      	bx	lr

08004690 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e03f      	b.n	8004722 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7fc ffcc 	bl	8001654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2224      	movs	r2, #36	; 0x24
 80046c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f959 	bl	800498c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	695a      	ldr	r2, [r3, #20]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004708:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2220      	movs	r2, #32
 8004714:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2220      	movs	r2, #32
 800471c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b08a      	sub	sp, #40	; 0x28
 800472e:	af02      	add	r7, sp, #8
 8004730:	60f8      	str	r0, [r7, #12]
 8004732:	60b9      	str	r1, [r7, #8]
 8004734:	603b      	str	r3, [r7, #0]
 8004736:	4613      	mov	r3, r2
 8004738:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b20      	cmp	r3, #32
 8004748:	d17c      	bne.n	8004844 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <HAL_UART_Transmit+0x2c>
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e075      	b.n	8004846 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004760:	2b01      	cmp	r3, #1
 8004762:	d101      	bne.n	8004768 <HAL_UART_Transmit+0x3e>
 8004764:	2302      	movs	r3, #2
 8004766:	e06e      	b.n	8004846 <HAL_UART_Transmit+0x11c>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2221      	movs	r2, #33	; 0x21
 800477a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800477e:	f7fd f8ab 	bl	80018d8 <HAL_GetTick>
 8004782:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	88fa      	ldrh	r2, [r7, #6]
 800478e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004798:	d108      	bne.n	80047ac <HAL_UART_Transmit+0x82>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d104      	bne.n	80047ac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	e003      	b.n	80047b4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80047bc:	e02a      	b.n	8004814 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2200      	movs	r2, #0
 80047c6:	2180      	movs	r1, #128	; 0x80
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 f894 	bl	80048f6 <UART_WaitOnFlagUntilTimeout>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d001      	beq.n	80047d8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e036      	b.n	8004846 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10b      	bne.n	80047f6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	881b      	ldrh	r3, [r3, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	3302      	adds	r3, #2
 80047f2:	61bb      	str	r3, [r7, #24]
 80047f4:	e007      	b.n	8004806 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	781a      	ldrb	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	3301      	adds	r3, #1
 8004804:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800480a:	b29b      	uxth	r3, r3
 800480c:	3b01      	subs	r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1cf      	bne.n	80047be <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2200      	movs	r2, #0
 8004826:	2140      	movs	r1, #64	; 0x40
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 f864 	bl	80048f6 <UART_WaitOnFlagUntilTimeout>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e006      	b.n	8004846 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2220      	movs	r2, #32
 800483c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004840:	2300      	movs	r3, #0
 8004842:	e000      	b.n	8004846 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004844:	2302      	movs	r3, #2
  }
}
 8004846:	4618      	mov	r0, r3
 8004848:	3720      	adds	r7, #32
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800484e:	b480      	push	{r7}
 8004850:	b085      	sub	sp, #20
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	4613      	mov	r3, r2
 800485a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b20      	cmp	r3, #32
 8004866:	d140      	bne.n	80048ea <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <HAL_UART_Receive_IT+0x26>
 800486e:	88fb      	ldrh	r3, [r7, #6]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e039      	b.n	80048ec <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_UART_Receive_IT+0x38>
 8004882:	2302      	movs	r3, #2
 8004884:	e032      	b.n	80048ec <HAL_UART_Receive_IT+0x9e>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	88fa      	ldrh	r2, [r7, #6]
 8004898:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	88fa      	ldrh	r2, [r7, #6]
 800489e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2222      	movs	r2, #34	; 0x22
 80048aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048c4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695a      	ldr	r2, [r3, #20]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f042 0201 	orr.w	r2, r2, #1
 80048d4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0220 	orr.w	r2, r2, #32
 80048e4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	e000      	b.n	80048ec <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80048ea:	2302      	movs	r3, #2
  }
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bc80      	pop	{r7}
 80048f4:	4770      	bx	lr

080048f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b084      	sub	sp, #16
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	60f8      	str	r0, [r7, #12]
 80048fe:	60b9      	str	r1, [r7, #8]
 8004900:	603b      	str	r3, [r7, #0]
 8004902:	4613      	mov	r3, r2
 8004904:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004906:	e02c      	b.n	8004962 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490e:	d028      	beq.n	8004962 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d007      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x30>
 8004916:	f7fc ffdf 	bl	80018d8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	429a      	cmp	r2, r3
 8004924:	d21d      	bcs.n	8004962 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004934:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695a      	ldr	r2, [r3, #20]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0201 	bic.w	r2, r2, #1
 8004944:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2220      	movs	r2, #32
 800494a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2220      	movs	r2, #32
 8004952:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e00f      	b.n	8004982 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4013      	ands	r3, r2
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	429a      	cmp	r2, r3
 8004970:	bf0c      	ite	eq
 8004972:	2301      	moveq	r3, #1
 8004974:	2300      	movne	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	461a      	mov	r2, r3
 800497a:	79fb      	ldrb	r3, [r7, #7]
 800497c:	429a      	cmp	r2, r3
 800497e:	d0c3      	beq.n	8004908 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80049c6:	f023 030c 	bic.w	r3, r3, #12
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6812      	ldr	r2, [r2, #0]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	430b      	orrs	r3, r1
 80049d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699a      	ldr	r2, [r3, #24]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a2c      	ldr	r2, [pc, #176]	; (8004aa0 <UART_SetConfig+0x114>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d103      	bne.n	80049fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049f4:	f7ff f8ba 	bl	8003b6c <HAL_RCC_GetPCLK2Freq>
 80049f8:	60f8      	str	r0, [r7, #12]
 80049fa:	e002      	b.n	8004a02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7ff f8a2 	bl	8003b44 <HAL_RCC_GetPCLK1Freq>
 8004a00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	009a      	lsls	r2, r3, #2
 8004a0c:	441a      	add	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a18:	4a22      	ldr	r2, [pc, #136]	; (8004aa4 <UART_SetConfig+0x118>)
 8004a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1e:	095b      	lsrs	r3, r3, #5
 8004a20:	0119      	lsls	r1, r3, #4
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	4613      	mov	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	009a      	lsls	r2, r3, #2
 8004a2c:	441a      	add	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a38:	4b1a      	ldr	r3, [pc, #104]	; (8004aa4 <UART_SetConfig+0x118>)
 8004a3a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	2064      	movs	r0, #100	; 0x64
 8004a42:	fb00 f303 	mul.w	r3, r0, r3
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	3332      	adds	r3, #50	; 0x32
 8004a4c:	4a15      	ldr	r2, [pc, #84]	; (8004aa4 <UART_SetConfig+0x118>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a58:	4419      	add	r1, r3
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	009a      	lsls	r2, r3, #2
 8004a64:	441a      	add	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a70:	4b0c      	ldr	r3, [pc, #48]	; (8004aa4 <UART_SetConfig+0x118>)
 8004a72:	fba3 0302 	umull	r0, r3, r3, r2
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	2064      	movs	r0, #100	; 0x64
 8004a7a:	fb00 f303 	mul.w	r3, r0, r3
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	3332      	adds	r3, #50	; 0x32
 8004a84:	4a07      	ldr	r2, [pc, #28]	; (8004aa4 <UART_SetConfig+0x118>)
 8004a86:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8a:	095b      	lsrs	r3, r3, #5
 8004a8c:	f003 020f 	and.w	r2, r3, #15
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	440a      	add	r2, r1
 8004a96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a98:	bf00      	nop
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40013800 	.word	0x40013800
 8004aa4:	51eb851f 	.word	0x51eb851f

08004aa8 <Get_Key_Value>:
/********************
 **
 **
 **:1/0
 ********************/
static uint8_t Get_Key_Value(unsigned char temp) {
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
	switch (temp) {
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <Get_Key_Value+0x16>
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d007      	beq.n	8004acc <Get_Key_Value+0x24>
 8004abc:	e00d      	b.n	8004ada <Get_Key_Value+0x32>
	case 0:
		return KEY0_READ;
 8004abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ac2:	4808      	ldr	r0, [pc, #32]	; (8004ae4 <Get_Key_Value+0x3c>)
 8004ac4:	f7fd ffe2 	bl	8002a8c <HAL_GPIO_ReadPin>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	e007      	b.n	8004adc <Get_Key_Value+0x34>
		break;

	case 1:
		return KEY1_READ;
 8004acc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ad0:	4805      	ldr	r0, [pc, #20]	; (8004ae8 <Get_Key_Value+0x40>)
 8004ad2:	f7fd ffdb 	bl	8002a8c <HAL_GPIO_ReadPin>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	e000      	b.n	8004adc <Get_Key_Value+0x34>
//	case 3:
//		return KEY3_READ;
//		break;

	default:
		return 0;
 8004ada:	2300      	movs	r3, #0
		break;
	}
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40010800 	.word	0x40010800
 8004ae8:	40010c00 	.word	0x40010c00

08004aec <Get_Key_Time_Value>:

/********************************
  
 *******************************/
static void Get_Key_Time_Value() {
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
	static uint8_t i;						//static
	for (i = 0; i < KEY_NUMBER; i++) {
 8004af0:	4b3a      	ldr	r3, [pc, #232]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	701a      	strb	r2, [r3, #0]
 8004af6:	e068      	b.n	8004bca <Get_Key_Time_Value+0xde>
		if (key[i].edge_flag == KEY_PRESS) //
 8004af8:	4b38      	ldr	r3, [pc, #224]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	4619      	mov	r1, r3
 8004afe:	4a38      	ldr	r2, [pc, #224]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b00:	460b      	mov	r3, r1
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	1a5b      	subs	r3, r3, r1
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	4413      	add	r3, r2
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d116      	bne.n	8004b40 <Get_Key_Time_Value+0x54>
			key[i].time_down++;
 8004b12:	4b32      	ldr	r3, [pc, #200]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	461a      	mov	r2, r3
 8004b18:	4931      	ldr	r1, [pc, #196]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	1a9b      	subs	r3, r3, r2
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	440b      	add	r3, r1
 8004b24:	330a      	adds	r3, #10
 8004b26:	881b      	ldrh	r3, [r3, #0]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	b298      	uxth	r0, r3
 8004b2c:	492c      	ldr	r1, [pc, #176]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b2e:	4613      	mov	r3, r2
 8004b30:	00db      	lsls	r3, r3, #3
 8004b32:	1a9b      	subs	r3, r3, r2
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	440b      	add	r3, r1
 8004b38:	330a      	adds	r3, #10
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	801a      	strh	r2, [r3, #0]
 8004b3e:	e03e      	b.n	8004bbe <Get_Key_Time_Value+0xd2>
		else if (key[i].edge_flag == KEY_FREE) {
 8004b40:	4b26      	ldr	r3, [pc, #152]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	4619      	mov	r1, r3
 8004b46:	4a26      	ldr	r2, [pc, #152]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b48:	460b      	mov	r3, r1
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	1a5b      	subs	r3, r3, r1
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	4413      	add	r3, r2
 8004b52:	3301      	adds	r3, #1
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d131      	bne.n	8004bbe <Get_Key_Time_Value+0xd2>
			key[i].time_up++;				//1ms1
 8004b5a:	4b20      	ldr	r3, [pc, #128]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	461a      	mov	r2, r3
 8004b60:	491f      	ldr	r1, [pc, #124]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b62:	4613      	mov	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	005b      	lsls	r3, r3, #1
 8004b6a:	440b      	add	r3, r1
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	3301      	adds	r3, #1
 8004b72:	b298      	uxth	r0, r3
 8004b74:	491a      	ldr	r1, [pc, #104]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b76:	4613      	mov	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	1a9b      	subs	r3, r3, r2
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	440b      	add	r3, r1
 8004b80:	330c      	adds	r3, #12
 8004b82:	4602      	mov	r2, r0
 8004b84:	801a      	strh	r2, [r3, #0]
			if (key[i].time_up > 65000)
 8004b86:	4b15      	ldr	r3, [pc, #84]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4a14      	ldr	r2, [pc, #80]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004b8e:	460b      	mov	r3, r1
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	1a5b      	subs	r3, r3, r1
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	4413      	add	r3, r2
 8004b98:	330c      	adds	r3, #12
 8004b9a:	881b      	ldrh	r3, [r3, #0]
 8004b9c:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d90c      	bls.n	8004bbe <Get_Key_Time_Value+0xd2>
				key[i].time_up = 65000;
 8004ba4:	4b0d      	ldr	r3, [pc, #52]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4a0d      	ldr	r2, [pc, #52]	; (8004be0 <Get_Key_Time_Value+0xf4>)
 8004bac:	460b      	mov	r3, r1
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a5b      	subs	r3, r3, r1
 8004bb2:	005b      	lsls	r3, r3, #1
 8004bb4:	4413      	add	r3, r2
 8004bb6:	330c      	adds	r3, #12
 8004bb8:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8004bbc:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < KEY_NUMBER; i++) {
 8004bbe:	4b07      	ldr	r3, [pc, #28]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	4b05      	ldr	r3, [pc, #20]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004bc8:	701a      	strb	r2, [r3, #0]
 8004bca:	4b04      	ldr	r3, [pc, #16]	; (8004bdc <Get_Key_Time_Value+0xf0>)
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d992      	bls.n	8004af8 <Get_Key_Time_Value+0xc>
		}

	}
}
 8004bd2:	bf00      	nop
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bc80      	pop	{r7}
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	200001fc 	.word	0x200001fc
 8004be0:	2000080c 	.word	0x2000080c

08004be4 <Get_Key_Event>:

/************************
** :
***********************/
static void Get_Key_Event() {
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
	static uint8_t i;
	for (i = 0; i < KEY_NUMBER; i++) {
 8004be8:	4b62      	ldr	r3, [pc, #392]	; (8004d74 <Get_Key_Event+0x190>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	701a      	strb	r2, [r3, #0]
 8004bee:	e0b7      	b.n	8004d60 <Get_Key_Event+0x17c>
		if (key[i].event == 0) {
 8004bf0:	4b60      	ldr	r3, [pc, #384]	; (8004d74 <Get_Key_Event+0x190>)
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4a60      	ldr	r2, [pc, #384]	; (8004d78 <Get_Key_Event+0x194>)
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	1a5b      	subs	r3, r3, r1
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	4413      	add	r3, r2
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f040 80a5 	bne.w	8004d54 <Get_Key_Event+0x170>
			//
			if (key[i].time_down_pre > 0 && key[i].time_down_pre < SHORT_TIME) {
 8004c0a:	4b5a      	ldr	r3, [pc, #360]	; (8004d74 <Get_Key_Event+0x190>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4a59      	ldr	r2, [pc, #356]	; (8004d78 <Get_Key_Event+0x194>)
 8004c12:	460b      	mov	r3, r1
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	1a5b      	subs	r3, r3, r1
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	4413      	add	r3, r2
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d018      	beq.n	8004c56 <Get_Key_Event+0x72>
 8004c24:	4b53      	ldr	r3, [pc, #332]	; (8004d74 <Get_Key_Event+0x190>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4a53      	ldr	r2, [pc, #332]	; (8004d78 <Get_Key_Event+0x194>)
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	1a5b      	subs	r3, r3, r1
 8004c32:	005b      	lsls	r3, r3, #1
 8004c34:	4413      	add	r3, r2
 8004c36:	3308      	adds	r3, #8
 8004c38:	881b      	ldrh	r3, [r3, #0]
 8004c3a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004c3e:	d20a      	bcs.n	8004c56 <Get_Key_Event+0x72>
				key[i].event = 1;
 8004c40:	4b4c      	ldr	r3, [pc, #304]	; (8004d74 <Get_Key_Event+0x190>)
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	4619      	mov	r1, r3
 8004c46:	4a4c      	ldr	r2, [pc, #304]	; (8004d78 <Get_Key_Event+0x194>)
 8004c48:	460b      	mov	r3, r1
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	1a5b      	subs	r3, r3, r1
 8004c4e:	005b      	lsls	r3, r3, #1
 8004c50:	4413      	add	r3, r2
 8004c52:	2201      	movs	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]
			}

			//
			if (key[i].time_up_pre[1]>0 && key[i].time_up_pre[1]<SHORT_SHORT_TIME) {
 8004c56:	4b47      	ldr	r3, [pc, #284]	; (8004d74 <Get_Key_Event+0x190>)
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	4a46      	ldr	r2, [pc, #280]	; (8004d78 <Get_Key_Event+0x194>)
 8004c5e:	460b      	mov	r3, r1
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	1a5b      	subs	r3, r3, r1
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	4413      	add	r3, r2
 8004c68:	3306      	adds	r3, #6
 8004c6a:	881b      	ldrh	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d017      	beq.n	8004ca0 <Get_Key_Event+0xbc>
 8004c70:	4b40      	ldr	r3, [pc, #256]	; (8004d74 <Get_Key_Event+0x190>)
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	4619      	mov	r1, r3
 8004c76:	4a40      	ldr	r2, [pc, #256]	; (8004d78 <Get_Key_Event+0x194>)
 8004c78:	460b      	mov	r3, r1
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	1a5b      	subs	r3, r3, r1
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	4413      	add	r3, r2
 8004c82:	3306      	adds	r3, #6
 8004c84:	881b      	ldrh	r3, [r3, #0]
 8004c86:	2b77      	cmp	r3, #119	; 0x77
 8004c88:	d80a      	bhi.n	8004ca0 <Get_Key_Event+0xbc>
				key[i].event = 4;
 8004c8a:	4b3a      	ldr	r3, [pc, #232]	; (8004d74 <Get_Key_Event+0x190>)
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	4619      	mov	r1, r3
 8004c90:	4a39      	ldr	r2, [pc, #228]	; (8004d78 <Get_Key_Event+0x194>)
 8004c92:	460b      	mov	r3, r1
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	1a5b      	subs	r3, r3, r1
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	4413      	add	r3, r2
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	701a      	strb	r2, [r3, #0]
			}

			//
			if (key[i].time_up_pre[1]>0 && key[i].time_up_pre[0]<SHORT_SHORT_TIME && key[i].time_up_pre[1]<SHORT_SHORT_TIME) {
 8004ca0:	4b34      	ldr	r3, [pc, #208]	; (8004d74 <Get_Key_Event+0x190>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4a34      	ldr	r2, [pc, #208]	; (8004d78 <Get_Key_Event+0x194>)
 8004ca8:	460b      	mov	r3, r1
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	1a5b      	subs	r3, r3, r1
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	4413      	add	r3, r2
 8004cb2:	3306      	adds	r3, #6
 8004cb4:	881b      	ldrh	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d024      	beq.n	8004d04 <Get_Key_Event+0x120>
 8004cba:	4b2e      	ldr	r3, [pc, #184]	; (8004d74 <Get_Key_Event+0x190>)
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4a2d      	ldr	r2, [pc, #180]	; (8004d78 <Get_Key_Event+0x194>)
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	1a5b      	subs	r3, r3, r1
 8004cc8:	005b      	lsls	r3, r3, #1
 8004cca:	4413      	add	r3, r2
 8004ccc:	3304      	adds	r3, #4
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	2b77      	cmp	r3, #119	; 0x77
 8004cd2:	d817      	bhi.n	8004d04 <Get_Key_Event+0x120>
 8004cd4:	4b27      	ldr	r3, [pc, #156]	; (8004d74 <Get_Key_Event+0x190>)
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4a27      	ldr	r2, [pc, #156]	; (8004d78 <Get_Key_Event+0x194>)
 8004cdc:	460b      	mov	r3, r1
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	1a5b      	subs	r3, r3, r1
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	4413      	add	r3, r2
 8004ce6:	3306      	adds	r3, #6
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	2b77      	cmp	r3, #119	; 0x77
 8004cec:	d80a      	bhi.n	8004d04 <Get_Key_Event+0x120>
				key[i].event = 5;
 8004cee:	4b21      	ldr	r3, [pc, #132]	; (8004d74 <Get_Key_Event+0x190>)
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4a20      	ldr	r2, [pc, #128]	; (8004d78 <Get_Key_Event+0x194>)
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	00db      	lsls	r3, r3, #3
 8004cfa:	1a5b      	subs	r3, r3, r1
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	4413      	add	r3, r2
 8004d00:	2205      	movs	r2, #5
 8004d02:	701a      	strb	r2, [r3, #0]
			}

			//
			if (key[i].time_down_pre > LONG_TIME && key[i].time_down_pre < LONG_LONG_TIME) {
 8004d04:	4b1b      	ldr	r3, [pc, #108]	; (8004d74 <Get_Key_Event+0x190>)
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4a1b      	ldr	r2, [pc, #108]	; (8004d78 <Get_Key_Event+0x194>)
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	1a5b      	subs	r3, r3, r1
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	4413      	add	r3, r2
 8004d16:	3308      	adds	r3, #8
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004d1e:	d919      	bls.n	8004d54 <Get_Key_Event+0x170>
 8004d20:	4b14      	ldr	r3, [pc, #80]	; (8004d74 <Get_Key_Event+0x190>)
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	4619      	mov	r1, r3
 8004d26:	4a14      	ldr	r2, [pc, #80]	; (8004d78 <Get_Key_Event+0x194>)
 8004d28:	460b      	mov	r3, r1
 8004d2a:	00db      	lsls	r3, r3, #3
 8004d2c:	1a5b      	subs	r3, r3, r1
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	4413      	add	r3, r2
 8004d32:	3308      	adds	r3, #8
 8004d34:	881b      	ldrh	r3, [r3, #0]
 8004d36:	f240 52db 	movw	r2, #1499	; 0x5db
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d80a      	bhi.n	8004d54 <Get_Key_Event+0x170>
				key[i].event = 2;
 8004d3e:	4b0d      	ldr	r3, [pc, #52]	; (8004d74 <Get_Key_Event+0x190>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	4619      	mov	r1, r3
 8004d44:	4a0c      	ldr	r2, [pc, #48]	; (8004d78 <Get_Key_Event+0x194>)
 8004d46:	460b      	mov	r3, r1
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	1a5b      	subs	r3, r3, r1
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	4413      	add	r3, r2
 8004d50:	2202      	movs	r2, #2
 8004d52:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < KEY_NUMBER; i++) {
 8004d54:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <Get_Key_Event+0x190>)
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	b2da      	uxtb	r2, r3
 8004d5c:	4b05      	ldr	r3, [pc, #20]	; (8004d74 <Get_Key_Event+0x190>)
 8004d5e:	701a      	strb	r2, [r3, #0]
 8004d60:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <Get_Key_Event+0x190>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	f67f af43 	bls.w	8004bf0 <Get_Key_Event+0xc>
			}
		}
	}
}
 8004d6a:	bf00      	nop
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bc80      	pop	{r7}
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	200001fd 	.word	0x200001fd
 8004d78:	2000080c 	.word	0x2000080c

08004d7c <Key_EdgeJudge>:

static void Key_EdgeJudge() {
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
	static uint8_t i;

	for (i = 0; i < KEY_NUMBER; i++) {
 8004d80:	4b91      	ldr	r3, [pc, #580]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	701a      	strb	r2, [r3, #0]
 8004d86:	e118      	b.n	8004fba <Key_EdgeJudge+0x23e>


		//
		if (key[i].time_down > LONG_LONG_TIME) {
 8004d88:	4b8f      	ldr	r3, [pc, #572]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	4a8f      	ldr	r2, [pc, #572]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004d90:	460b      	mov	r3, r1
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	1a5b      	subs	r3, r3, r1
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	4413      	add	r3, r2
 8004d9a:	330a      	adds	r3, #10
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d90a      	bls.n	8004dbc <Key_EdgeJudge+0x40>
			key[i].event = 3;
 8004da6:	4b88      	ldr	r3, [pc, #544]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	4619      	mov	r1, r3
 8004dac:	4a87      	ldr	r2, [pc, #540]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004dae:	460b      	mov	r3, r1
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	1a5b      	subs	r3, r3, r1
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	4413      	add	r3, r2
 8004db8:	2203      	movs	r2, #3
 8004dba:	701a      	strb	r2, [r3, #0]
		}

		//120ms
		if (key[i].time_up == SHORT_SHORT_TIME) {
 8004dbc:	4b82      	ldr	r3, [pc, #520]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	4a82      	ldr	r2, [pc, #520]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	1a5b      	subs	r3, r3, r1
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	4413      	add	r3, r2
 8004dce:	330c      	adds	r3, #12
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	2b78      	cmp	r3, #120	; 0x78
 8004dd4:	d125      	bne.n	8004e22 <Key_EdgeJudge+0xa6>
			Get_Key_Event();
 8004dd6:	f7ff ff05 	bl	8004be4 <Get_Key_Event>
			key[i].time_down_pre = 0;
 8004dda:	4b7b      	ldr	r3, [pc, #492]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	4619      	mov	r1, r3
 8004de0:	4a7a      	ldr	r2, [pc, #488]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004de2:	460b      	mov	r3, r1
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	1a5b      	subs	r3, r3, r1
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	4413      	add	r3, r2
 8004dec:	3308      	adds	r3, #8
 8004dee:	2200      	movs	r2, #0
 8004df0:	801a      	strh	r2, [r3, #0]
			key[i].time_up_pre[0]=0;
 8004df2:	4b75      	ldr	r3, [pc, #468]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	4619      	mov	r1, r3
 8004df8:	4a74      	ldr	r2, [pc, #464]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	1a5b      	subs	r3, r3, r1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	4413      	add	r3, r2
 8004e04:	3304      	adds	r3, #4
 8004e06:	2200      	movs	r2, #0
 8004e08:	801a      	strh	r2, [r3, #0]
			key[i].time_up_pre[1]=0;
 8004e0a:	4b6f      	ldr	r3, [pc, #444]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4a6e      	ldr	r2, [pc, #440]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e12:	460b      	mov	r3, r1
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	1a5b      	subs	r3, r3, r1
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	3306      	adds	r3, #6
 8004e1e:	2200      	movs	r2, #0
 8004e20:	801a      	strh	r2, [r3, #0]
		}

		//
		key[i].count <<= 1;					//
 8004e22:	4b69      	ldr	r3, [pc, #420]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	4619      	mov	r1, r3
 8004e28:	4a68      	ldr	r2, [pc, #416]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	1a5b      	subs	r3, r3, r1
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	4413      	add	r3, r2
 8004e34:	3302      	adds	r3, #2
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	4a63      	ldr	r2, [pc, #396]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e3a:	7812      	ldrb	r2, [r2, #0]
 8004e3c:	4611      	mov	r1, r2
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	b2d8      	uxtb	r0, r3
 8004e42:	4a62      	ldr	r2, [pc, #392]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e44:	460b      	mov	r3, r1
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	1a5b      	subs	r3, r3, r1
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	4413      	add	r3, r2
 8004e4e:	3302      	adds	r3, #2
 8004e50:	4602      	mov	r2, r0
 8004e52:	701a      	strb	r2, [r3, #0]
		if (Get_Key_Value(i) == SET)		//
 8004e54:	4b5c      	ldr	r3, [pc, #368]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f7ff fe25 	bl	8004aa8 <Get_Key_Value>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d115      	bne.n	8004e90 <Key_EdgeJudge+0x114>
			key[i].count++;   				//1   0000 0000->0000,0001->0000 0011
 8004e64:	4b58      	ldr	r3, [pc, #352]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	461a      	mov	r2, r3
 8004e6a:	4958      	ldr	r1, [pc, #352]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	1a9b      	subs	r3, r3, r2
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	440b      	add	r3, r1
 8004e76:	3302      	adds	r3, #2
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	b2d8      	uxtb	r0, r3
 8004e7e:	4953      	ldr	r1, [pc, #332]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e80:	4613      	mov	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	005b      	lsls	r3, r3, #1
 8004e88:	440b      	add	r3, r1
 8004e8a:	3302      	adds	r3, #2
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	701a      	strb	r2, [r3, #0]

		//
		if (key[i].count == FALL_EDGE) {
 8004e90:	4b4d      	ldr	r3, [pc, #308]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	4619      	mov	r1, r3
 8004e96:	4a4d      	ldr	r2, [pc, #308]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004e98:	460b      	mov	r3, r1
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	1a5b      	subs	r3, r3, r1
 8004e9e:	005b      	lsls	r3, r3, #1
 8004ea0:	4413      	add	r3, r2
 8004ea2:	3302      	adds	r3, #2
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	2bf0      	cmp	r3, #240	; 0xf0
 8004ea8:	d145      	bne.n	8004f36 <Key_EdgeJudge+0x1ba>
			key[i].edge_flag = KEY_PRESS;
 8004eaa:	4b47      	ldr	r3, [pc, #284]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4a46      	ldr	r2, [pc, #280]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	00db      	lsls	r3, r3, #3
 8004eb6:	1a5b      	subs	r3, r3, r1
 8004eb8:	005b      	lsls	r3, r3, #1
 8004eba:	4413      	add	r3, r2
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	701a      	strb	r2, [r3, #0]

			key[i].time_up_pre[0] = key[i].time_up_pre[1];
 8004ec2:	4b41      	ldr	r3, [pc, #260]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	4b3f      	ldr	r3, [pc, #252]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4a3f      	ldr	r2, [pc, #252]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	1a1b      	subs	r3, r3, r0
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	4413      	add	r3, r2
 8004eda:	3306      	adds	r3, #6
 8004edc:	8818      	ldrh	r0, [r3, #0]
 8004ede:	4a3b      	ldr	r2, [pc, #236]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	1a5b      	subs	r3, r3, r1
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	4413      	add	r3, r2
 8004eea:	3304      	adds	r3, #4
 8004eec:	4602      	mov	r2, r0
 8004eee:	801a      	strh	r2, [r3, #0]
			key[i].time_up_pre[1] = key[i].time_up;
 8004ef0:	4b35      	ldr	r3, [pc, #212]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	4b34      	ldr	r3, [pc, #208]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	4619      	mov	r1, r3
 8004efc:	4a33      	ldr	r2, [pc, #204]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004efe:	4603      	mov	r3, r0
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	1a1b      	subs	r3, r3, r0
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	4413      	add	r3, r2
 8004f08:	330c      	adds	r3, #12
 8004f0a:	8818      	ldrh	r0, [r3, #0]
 8004f0c:	4a2f      	ldr	r2, [pc, #188]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f0e:	460b      	mov	r3, r1
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	1a5b      	subs	r3, r3, r1
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	4413      	add	r3, r2
 8004f18:	3306      	adds	r3, #6
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	801a      	strh	r2, [r3, #0]
			key[i].time_up = 0;			//time_up
 8004f1e:	4b2a      	ldr	r3, [pc, #168]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	4619      	mov	r1, r3
 8004f24:	4a29      	ldr	r2, [pc, #164]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f26:	460b      	mov	r3, r1
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	1a5b      	subs	r3, r3, r1
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	330c      	adds	r3, #12
 8004f32:	2200      	movs	r2, #0
 8004f34:	801a      	strh	r2, [r3, #0]
		}

		//
		if (key[i].count == RISE_EDGE) {
 8004f36:	4b24      	ldr	r3, [pc, #144]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4a23      	ldr	r2, [pc, #140]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f3e:	460b      	mov	r3, r1
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	1a5b      	subs	r3, r3, r1
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	4413      	add	r3, r2
 8004f48:	3302      	adds	r3, #2
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	2b0f      	cmp	r3, #15
 8004f4e:	d12e      	bne.n	8004fae <Key_EdgeJudge+0x232>
			key[i].edge_flag = KEY_FREE;
 8004f50:	4b1d      	ldr	r3, [pc, #116]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	4619      	mov	r1, r3
 8004f56:	4a1d      	ldr	r2, [pc, #116]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f58:	460b      	mov	r3, r1
 8004f5a:	00db      	lsls	r3, r3, #3
 8004f5c:	1a5b      	subs	r3, r3, r1
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	4413      	add	r3, r2
 8004f62:	3301      	adds	r3, #1
 8004f64:	2202      	movs	r2, #2
 8004f66:	701a      	strb	r2, [r3, #0]
			key[i].time_down_pre = key[i].time_down;
 8004f68:	4b17      	ldr	r3, [pc, #92]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	4b16      	ldr	r3, [pc, #88]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	4619      	mov	r1, r3
 8004f74:	4a15      	ldr	r2, [pc, #84]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f76:	4603      	mov	r3, r0
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	1a1b      	subs	r3, r3, r0
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	4413      	add	r3, r2
 8004f80:	330a      	adds	r3, #10
 8004f82:	8818      	ldrh	r0, [r3, #0]
 8004f84:	4a11      	ldr	r2, [pc, #68]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f86:	460b      	mov	r3, r1
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	1a5b      	subs	r3, r3, r1
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	4413      	add	r3, r2
 8004f90:	3308      	adds	r3, #8
 8004f92:	4602      	mov	r2, r0
 8004f94:	801a      	strh	r2, [r3, #0]
			key[i].time_down = 0;		//time_down
 8004f96:	4b0c      	ldr	r3, [pc, #48]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4a0b      	ldr	r2, [pc, #44]	; (8004fcc <Key_EdgeJudge+0x250>)
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	1a5b      	subs	r3, r3, r1
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	4413      	add	r3, r2
 8004fa8:	330a      	adds	r3, #10
 8004faa:	2200      	movs	r2, #0
 8004fac:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < KEY_NUMBER; i++) {
 8004fae:	4b06      	ldr	r3, [pc, #24]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	b2da      	uxtb	r2, r3
 8004fb6:	4b04      	ldr	r3, [pc, #16]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004fb8:	701a      	strb	r2, [r3, #0]
 8004fba:	4b03      	ldr	r3, [pc, #12]	; (8004fc8 <Key_EdgeJudge+0x24c>)
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	f67f aee2 	bls.w	8004d88 <Key_EdgeJudge+0xc>
		}
	}
}
 8004fc4:	bf00      	nop
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	200001fe 	.word	0x200001fe
 8004fcc:	2000080c 	.word	0x2000080c

08004fd0 <Key_Timer_Interrupt>:

/*
   ===
*/
void Key_Timer_Interrupt()
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
	Key_EdgeJudge();
 8004fd4:	f7ff fed2 	bl	8004d7c <Key_EdgeJudge>
	Get_Key_Time_Value();
 8004fd8:	f7ff fd88 	bl	8004aec <Get_Key_Time_Value>
}
 8004fdc:	bf00      	nop
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <Delay_1us>:
//#define Set_LED_2()    	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin,GPIO_PIN_SET)
//#define Clear_LED_2()	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin,GPIO_PIN_RESET)

#define CONSTANT 1000 // ms

static void Delay_1us(uint16_t i){
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	80fb      	strh	r3, [r7, #6]
	uint16_t temp;
	while(i--){
 8004fea:	e008      	b.n	8004ffe <Delay_1us+0x1e>
		for(temp=0;temp<60;temp++);
 8004fec:	2300      	movs	r3, #0
 8004fee:	81fb      	strh	r3, [r7, #14]
 8004ff0:	e002      	b.n	8004ff8 <Delay_1us+0x18>
 8004ff2:	89fb      	ldrh	r3, [r7, #14]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	81fb      	strh	r3, [r7, #14]
 8004ff8:	89fb      	ldrh	r3, [r7, #14]
 8004ffa:	2b3b      	cmp	r3, #59	; 0x3b
 8004ffc:	d9f9      	bls.n	8004ff2 <Delay_1us+0x12>
	while(i--){
 8004ffe:	88fb      	ldrh	r3, [r7, #6]
 8005000:	1e5a      	subs	r2, r3, #1
 8005002:	80fa      	strh	r2, [r7, #6]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1f1      	bne.n	8004fec <Delay_1us+0xc>
	};
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	bc80      	pop	{r7}
 8005010:	4770      	bx	lr
	...

08005014 <led_function_1>:

//prm1ms
//pwm
//x01000
//
static void led_function_1(float x){
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
	Clear_LED_0();  //
 800501c:	2200      	movs	r2, #0
 800501e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005022:	4811      	ldr	r0, [pc, #68]	; (8005068 <led_function_1+0x54>)
 8005024:	f7fd fd49 	bl	8002aba <HAL_GPIO_WritePin>
	//Clear_LED_1();  //
	//Clear_LED_1();  //
	Delay_1us(x);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f7fb ffab 	bl	8000f84 <__aeabi_f2uiz>
 800502e:	4603      	mov	r3, r0
 8005030:	b29b      	uxth	r3, r3
 8005032:	4618      	mov	r0, r3
 8005034:	f7ff ffd4 	bl	8004fe0 <Delay_1us>
	Set_LED_0();//
 8005038:	2201      	movs	r2, #1
 800503a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800503e:	480a      	ldr	r0, [pc, #40]	; (8005068 <led_function_1+0x54>)
 8005040:	f7fd fd3b 	bl	8002aba <HAL_GPIO_WritePin>
	//Set_LED_1();//
	//Set_LED_2();//
	Delay_1us(CONSTANT-x);
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	4809      	ldr	r0, [pc, #36]	; (800506c <led_function_1+0x58>)
 8005048:	f7fb fd42 	bl	8000ad0 <__aeabi_fsub>
 800504c:	4603      	mov	r3, r0
 800504e:	4618      	mov	r0, r3
 8005050:	f7fb ff98 	bl	8000f84 <__aeabi_f2uiz>
 8005054:	4603      	mov	r3, r0
 8005056:	b29b      	uxth	r3, r3
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff ffc1 	bl	8004fe0 <Delay_1us>
}
 800505e:	bf00      	nop
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40011000 	.word	0x40011000
 800506c:	447a0000 	.word	0x447a0000

08005070 <led_function_2>:
//,ms
//fre
void led_function_2(uint8_t fre,uint16_t tim_ms){
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	460a      	mov	r2, r1
 800507a:	71fb      	strb	r3, [r7, #7]
 800507c:	4613      	mov	r3, r2
 800507e:	80bb      	strh	r3, [r7, #4]
	float interval;
	float pwm=0;
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	617b      	str	r3, [r7, #20]
	uint16_t i;
	interval=(float)CONSTANT/(float)tim_ms;//pwm
 8005086:	88bb      	ldrh	r3, [r7, #4]
 8005088:	4618      	mov	r0, r3
 800508a:	f7fb fdd3 	bl	8000c34 <__aeabi_ui2f>
 800508e:	4603      	mov	r3, r0
 8005090:	4619      	mov	r1, r3
 8005092:	481a      	ldr	r0, [pc, #104]	; (80050fc <led_function_2+0x8c>)
 8005094:	f7fb feda 	bl	8000e4c <__aeabi_fdiv>
 8005098:	4603      	mov	r3, r0
 800509a:	60fb      	str	r3, [r7, #12]
	while(fre--){
 800509c:	e024      	b.n	80050e8 <led_function_2+0x78>
		for(i=0;i<tim_ms;i++){
 800509e:	2300      	movs	r3, #0
 80050a0:	827b      	strh	r3, [r7, #18]
 80050a2:	e00b      	b.n	80050bc <led_function_2+0x4c>
			pwm+=interval;
 80050a4:	68f9      	ldr	r1, [r7, #12]
 80050a6:	6978      	ldr	r0, [r7, #20]
 80050a8:	f7fb fd14 	bl	8000ad4 <__addsf3>
 80050ac:	4603      	mov	r3, r0
 80050ae:	617b      	str	r3, [r7, #20]
			led_function_1(pwm);
 80050b0:	6978      	ldr	r0, [r7, #20]
 80050b2:	f7ff ffaf 	bl	8005014 <led_function_1>
		for(i=0;i<tim_ms;i++){
 80050b6:	8a7b      	ldrh	r3, [r7, #18]
 80050b8:	3301      	adds	r3, #1
 80050ba:	827b      	strh	r3, [r7, #18]
 80050bc:	8a7a      	ldrh	r2, [r7, #18]
 80050be:	88bb      	ldrh	r3, [r7, #4]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d3ef      	bcc.n	80050a4 <led_function_2+0x34>
		}
		for(i=tim_ms;i>0;i--){
 80050c4:	88bb      	ldrh	r3, [r7, #4]
 80050c6:	827b      	strh	r3, [r7, #18]
 80050c8:	e00b      	b.n	80050e2 <led_function_2+0x72>
			pwm-=interval;
 80050ca:	68f9      	ldr	r1, [r7, #12]
 80050cc:	6978      	ldr	r0, [r7, #20]
 80050ce:	f7fb fcff 	bl	8000ad0 <__aeabi_fsub>
 80050d2:	4603      	mov	r3, r0
 80050d4:	617b      	str	r3, [r7, #20]
			led_function_1(pwm);
 80050d6:	6978      	ldr	r0, [r7, #20]
 80050d8:	f7ff ff9c 	bl	8005014 <led_function_1>
		for(i=tim_ms;i>0;i--){
 80050dc:	8a7b      	ldrh	r3, [r7, #18]
 80050de:	3b01      	subs	r3, #1
 80050e0:	827b      	strh	r3, [r7, #18]
 80050e2:	8a7b      	ldrh	r3, [r7, #18]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1f0      	bne.n	80050ca <led_function_2+0x5a>
	while(fre--){
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	1e5a      	subs	r2, r3, #1
 80050ec:	71fa      	strb	r2, [r7, #7]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1d5      	bne.n	800509e <led_function_2+0x2e>
		}
	}
}
 80050f2:	bf00      	nop
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	447a0000 	.word	0x447a0000

08005100 <Uart_Time_Even>:

uint8_t buffer[50];

unsigned char uart_frame_id;

void Uart_Time_Even(void){             			// 
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0

		if(uart1.status !=FREE){
 8005104:	4b18      	ldr	r3, [pc, #96]	; (8005168 <Uart_Time_Even+0x68>)
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d02a      	beq.n	8005162 <Uart_Time_Even+0x62>
			uart1.time_out++;
 800510c:	4b16      	ldr	r3, [pc, #88]	; (8005168 <Uart_Time_Even+0x68>)
 800510e:	789b      	ldrb	r3, [r3, #2]
 8005110:	3301      	adds	r3, #1
 8005112:	b2da      	uxtb	r2, r3
 8005114:	4b14      	ldr	r3, [pc, #80]	; (8005168 <Uart_Time_Even+0x68>)
 8005116:	709a      	strb	r2, [r3, #2]

				if(uart1.time_out>=FRAME_TIMEOUT){			//
 8005118:	4b13      	ldr	r3, [pc, #76]	; (8005168 <Uart_Time_Even+0x68>)
 800511a:	789b      	ldrb	r3, [r3, #2]
 800511c:	2b04      	cmp	r3, #4
 800511e:	d920      	bls.n	8005162 <Uart_Time_Even+0x62>
					uart1.status=FREE;						//
 8005120:	4b11      	ldr	r3, [pc, #68]	; (8005168 <Uart_Time_Even+0x68>)
 8005122:	2200      	movs	r2, #0
 8005124:	701a      	strb	r2, [r3, #0]



					frame[uart1.frame_id].status=1;  		// 0 1
 8005126:	4b10      	ldr	r3, [pc, #64]	; (8005168 <Uart_Time_Even+0x68>)
 8005128:	785b      	ldrb	r3, [r3, #1]
 800512a:	4619      	mov	r1, r3
 800512c:	4a0f      	ldr	r2, [pc, #60]	; (800516c <Uart_Time_Even+0x6c>)
 800512e:	2316      	movs	r3, #22
 8005130:	fb03 f301 	mul.w	r3, r3, r1
 8005134:	4413      	add	r3, r2
 8005136:	3314      	adds	r3, #20
 8005138:	2201      	movs	r2, #1
 800513a:	701a      	strb	r2, [r3, #0]

				    /*
					
					*/
					uart_frame_id=uart1.frame_id;			//main
 800513c:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <Uart_Time_Even+0x68>)
 800513e:	785a      	ldrb	r2, [r3, #1]
 8005140:	4b0b      	ldr	r3, [pc, #44]	; (8005170 <Uart_Time_Even+0x70>)
 8005142:	701a      	strb	r2, [r3, #0]
					uart1.frame_id++;
 8005144:	4b08      	ldr	r3, [pc, #32]	; (8005168 <Uart_Time_Even+0x68>)
 8005146:	785b      	ldrb	r3, [r3, #1]
 8005148:	3301      	adds	r3, #1
 800514a:	b2da      	uxtb	r2, r3
 800514c:	4b06      	ldr	r3, [pc, #24]	; (8005168 <Uart_Time_Even+0x68>)
 800514e:	705a      	strb	r2, [r3, #1]

					Uart_Data_Processing();                	//  
 8005150:	f000 f810 	bl	8005174 <Uart_Data_Processing>

					if(uart1.frame_id >= FRAME_QUANTITY){
 8005154:	4b04      	ldr	r3, [pc, #16]	; (8005168 <Uart_Time_Even+0x68>)
 8005156:	785b      	ldrb	r3, [r3, #1]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d902      	bls.n	8005162 <Uart_Time_Even+0x62>
					uart1.frame_id=0;
 800515c:	4b02      	ldr	r3, [pc, #8]	; (8005168 <Uart_Time_Even+0x68>)
 800515e:	2200      	movs	r2, #0
 8005160:	705a      	strb	r2, [r3, #1]
					}
				}
		}
	}
 8005162:	bf00      	nop
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	20000888 	.word	0x20000888
 800516c:	2000085c 	.word	0x2000085c
 8005170:	2000088b 	.word	0x2000088b

08005174 <Uart_Data_Processing>:

/********************
 **
 **main
******************/
void Uart_Data_Processing(){
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
	if(frame[uart_frame_id].status!=0){    			//status=1;
 8005178:	4b17      	ldr	r3, [pc, #92]	; (80051d8 <Uart_Data_Processing+0x64>)
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	4619      	mov	r1, r3
 800517e:	4a17      	ldr	r2, [pc, #92]	; (80051dc <Uart_Data_Processing+0x68>)
 8005180:	2316      	movs	r3, #22
 8005182:	fb03 f301 	mul.w	r3, r3, r1
 8005186:	4413      	add	r3, r2
 8005188:	3314      	adds	r3, #20
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d021      	beq.n	80051d4 <Uart_Data_Processing+0x60>

	HAL_UART_Transmit(&huart1,(uint8_t*)frame[uart_frame_id].buffer,frame[uart_frame_id].length,10);
 8005190:	4b11      	ldr	r3, [pc, #68]	; (80051d8 <Uart_Data_Processing+0x64>)
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	2316      	movs	r3, #22
 8005198:	fb03 f302 	mul.w	r3, r3, r2
 800519c:	4a0f      	ldr	r2, [pc, #60]	; (80051dc <Uart_Data_Processing+0x68>)
 800519e:	1899      	adds	r1, r3, r2
 80051a0:	4b0d      	ldr	r3, [pc, #52]	; (80051d8 <Uart_Data_Processing+0x64>)
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	4618      	mov	r0, r3
 80051a6:	4a0d      	ldr	r2, [pc, #52]	; (80051dc <Uart_Data_Processing+0x68>)
 80051a8:	2316      	movs	r3, #22
 80051aa:	fb03 f300 	mul.w	r3, r3, r0
 80051ae:	4413      	add	r3, r2
 80051b0:	3315      	adds	r3, #21
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	230a      	movs	r3, #10
 80051b8:	4809      	ldr	r0, [pc, #36]	; (80051e0 <Uart_Data_Processing+0x6c>)
 80051ba:	f7ff fab6 	bl	800472a <HAL_UART_Transmit>

	frame[uart_frame_id].status=0;					//status 0;
 80051be:	4b06      	ldr	r3, [pc, #24]	; (80051d8 <Uart_Data_Processing+0x64>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	4619      	mov	r1, r3
 80051c4:	4a05      	ldr	r2, [pc, #20]	; (80051dc <Uart_Data_Processing+0x68>)
 80051c6:	2316      	movs	r3, #22
 80051c8:	fb03 f301 	mul.w	r3, r3, r1
 80051cc:	4413      	add	r3, r2
 80051ce:	3314      	adds	r3, #20
 80051d0:	2200      	movs	r2, #0
 80051d2:	701a      	strb	r2, [r3, #0]
	}
}
 80051d4:	bf00      	nop
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	2000088b 	.word	0x2000088b
 80051dc:	2000085c 	.word	0x2000085c
 80051e0:	20000750 	.word	0x20000750

080051e4 <HAL_UART_Transmit_Str>:
	}
}

//
void HAL_UART_Transmit_Str(UART_HandleTypeDef *huart,uint8_t *p)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
	uint8_t temp=0;
 80051ee:	2300      	movs	r3, #0
 80051f0:	73fb      	strb	r3, [r7, #15]

	while(*p!='\0'){
 80051f2:	e005      	b.n	8005200 <HAL_UART_Transmit_Str+0x1c>
		p++;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	603b      	str	r3, [r7, #0]
		temp++;
 80051fa:	7bfb      	ldrb	r3, [r7, #15]
 80051fc:	3301      	adds	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
	while(*p!='\0'){
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1f5      	bne.n	80051f4 <HAL_UART_Transmit_Str+0x10>
	}
	HAL_UART_Transmit(huart,p-temp,temp,10); //&
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	425b      	negs	r3, r3
 800520c:	683a      	ldr	r2, [r7, #0]
 800520e:	18d1      	adds	r1, r2, r3
 8005210:	7bfb      	ldrb	r3, [r7, #15]
 8005212:	b29a      	uxth	r2, r3
 8005214:	230a      	movs	r3, #10
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7ff fa87 	bl	800472a <HAL_UART_Transmit>

}
 800521c:	bf00      	nop
 800521e:	3710      	adds	r7, #16
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <SetTime>:

 //__attribute__main set_time
 static __attribute__((constructor)) void SetTime();

//
void SetTime(){
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
	Task_1.TimeInter     = 1;//
 8005228:	4b0d      	ldr	r3, [pc, #52]	; (8005260 <SetTime+0x3c>)
 800522a:	2201      	movs	r2, #1
 800522c:	605a      	str	r2, [r3, #4]
	Task_5.TimeInter    = 5;
 800522e:	4b0d      	ldr	r3, [pc, #52]	; (8005264 <SetTime+0x40>)
 8005230:	2205      	movs	r2, #5
 8005232:	605a      	str	r2, [r3, #4]
	Task_50.TimeInter    = 50;
 8005234:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <SetTime+0x44>)
 8005236:	2232      	movs	r2, #50	; 0x32
 8005238:	605a      	str	r2, [r3, #4]
	Task_100.TimeInter   = 100;
 800523a:	4b0c      	ldr	r3, [pc, #48]	; (800526c <SetTime+0x48>)
 800523c:	2264      	movs	r2, #100	; 0x64
 800523e:	605a      	str	r2, [r3, #4]
	Task_200.TimeInter   = 200;
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <SetTime+0x4c>)
 8005242:	22c8      	movs	r2, #200	; 0xc8
 8005244:	605a      	str	r2, [r3, #4]
	Task_500.TimeInter   = 500;
 8005246:	4b0b      	ldr	r3, [pc, #44]	; (8005274 <SetTime+0x50>)
 8005248:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800524c:	605a      	str	r2, [r3, #4]
	Task_1000.TimeInter  = 1000;
 800524e:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <SetTime+0x54>)
 8005250:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005254:	605a      	str	r2, [r3, #4]
}
 8005256:	bf00      	nop
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	200008bc 	.word	0x200008bc
 8005264:	2000088c 	.word	0x2000088c
 8005268:	200008a4 	.word	0x200008a4
 800526c:	200008ac 	.word	0x200008ac
 8005270:	2000089c 	.word	0x2000089c
 8005274:	20000894 	.word	0x20000894
 8005278:	200008b4 	.word	0x200008b4

0800527c <GetTime>:
void GetTime(TIME_TYPE_ST *TimeType)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
    TimeType->TimeStart = HAL_GetTick();//
 8005284:	f7fc fb28 	bl	80018d8 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	601a      	str	r2, [r3, #0]
}
 800528e:	bf00      	nop
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <CompareTime>:
 
uint8_t CompareTime(TIME_TYPE_ST *TimeType)//11
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b082      	sub	sp, #8
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
    return ((HAL_GetTick()-TimeType->TimeStart) >= TimeType->TimeInter);
 800529e:	f7fc fb1b 	bl	80018d8 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	1ad2      	subs	r2, r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	bf2c      	ite	cs
 80052b2:	2301      	movcs	r3, #1
 80052b4:	2300      	movcc	r3, #0
 80052b6:	b2db      	uxtb	r3, r3
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <User_u8x8_byte_hw_i2c>:
#endif

#ifdef hardware_mode

uint8_t User_u8x8_byte_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af02      	add	r7, sp, #8
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	607b      	str	r3, [r7, #4]
 80052ca:	460b      	mov	r3, r1
 80052cc:	72fb      	strb	r3, [r7, #11]
 80052ce:	4613      	mov	r3, r2
 80052d0:	72bb      	strb	r3, [r7, #10]
	static uint8_t buffer[32];		/* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	  static uint8_t buf_idx;
	  uint8_t *data;

	  switch(msg)
 80052d2:	7afb      	ldrb	r3, [r7, #11]
 80052d4:	3b14      	subs	r3, #20
 80052d6:	2b0c      	cmp	r3, #12
 80052d8:	d847      	bhi.n	800536a <User_u8x8_byte_hw_i2c+0xaa>
 80052da:	a201      	add	r2, pc, #4	; (adr r2, 80052e0 <User_u8x8_byte_hw_i2c+0x20>)
 80052dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e0:	0800536f 	.word	0x0800536f
 80052e4:	0800536b 	.word	0x0800536b
 80052e8:	0800536b 	.word	0x0800536b
 80052ec:	08005315 	.word	0x08005315
 80052f0:	08005345 	.word	0x08005345
 80052f4:	0800534d 	.word	0x0800534d
 80052f8:	0800536b 	.word	0x0800536b
 80052fc:	0800536b 	.word	0x0800536b
 8005300:	0800536b 	.word	0x0800536b
 8005304:	0800536b 	.word	0x0800536b
 8005308:	0800536b 	.word	0x0800536b
 800530c:	0800536b 	.word	0x0800536b
 8005310:	0800536f 	.word	0x0800536f
	  {
	    case U8X8_MSG_BYTE_SEND:
	      data = (uint8_t *)arg_ptr;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	617b      	str	r3, [r7, #20]
	      while( arg_int > 0 )
 8005318:	e010      	b.n	800533c <User_u8x8_byte_hw_i2c+0x7c>
	      {
		buffer[buf_idx++] = *data;
 800531a:	4b18      	ldr	r3, [pc, #96]	; (800537c <User_u8x8_byte_hw_i2c+0xbc>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	b2d1      	uxtb	r1, r2
 8005322:	4a16      	ldr	r2, [pc, #88]	; (800537c <User_u8x8_byte_hw_i2c+0xbc>)
 8005324:	7011      	strb	r1, [r2, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	7819      	ldrb	r1, [r3, #0]
 800532c:	4b14      	ldr	r3, [pc, #80]	; (8005380 <User_u8x8_byte_hw_i2c+0xc0>)
 800532e:	5499      	strb	r1, [r3, r2]
		data++;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	3301      	adds	r3, #1
 8005334:	617b      	str	r3, [r7, #20]
		arg_int--;
 8005336:	7abb      	ldrb	r3, [r7, #10]
 8005338:	3b01      	subs	r3, #1
 800533a:	72bb      	strb	r3, [r7, #10]
	      while( arg_int > 0 )
 800533c:	7abb      	ldrb	r3, [r7, #10]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1eb      	bne.n	800531a <User_u8x8_byte_hw_i2c+0x5a>
	      }
	      break;
 8005342:	e015      	b.n	8005370 <User_u8x8_byte_hw_i2c+0xb0>
	      break;
	    case U8X8_MSG_BYTE_SET_DC:
	      /* ignored for i2c */
	      break;
	    case U8X8_MSG_BYTE_START_TRANSFER:
	      buf_idx = 0;
 8005344:	4b0d      	ldr	r3, [pc, #52]	; (800537c <User_u8x8_byte_hw_i2c+0xbc>)
 8005346:	2200      	movs	r2, #0
 8005348:	701a      	strb	r2, [r3, #0]
	      break;
 800534a:	e011      	b.n	8005370 <User_u8x8_byte_hw_i2c+0xb0>
	    case U8X8_MSG_BYTE_END_TRANSFER:
	    	HAL_I2C_Master_Transmit(&hi2c1,u8x8_GetI2CAddress(u8x8),&buffer[0], buf_idx, 10);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005352:	b299      	uxth	r1, r3
 8005354:	4b09      	ldr	r3, [pc, #36]	; (800537c <User_u8x8_byte_hw_i2c+0xbc>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	b29a      	uxth	r2, r3
 800535a:	230a      	movs	r3, #10
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	4613      	mov	r3, r2
 8005360:	4a07      	ldr	r2, [pc, #28]	; (8005380 <User_u8x8_byte_hw_i2c+0xc0>)
 8005362:	4808      	ldr	r0, [pc, #32]	; (8005384 <User_u8x8_byte_hw_i2c+0xc4>)
 8005364:	f7fd fd12 	bl	8002d8c <HAL_I2C_Master_Transmit>
	      break;
 8005368:	e002      	b.n	8005370 <User_u8x8_byte_hw_i2c+0xb0>
	    default:
	      return 0;
 800536a:	2300      	movs	r3, #0
 800536c:	e001      	b.n	8005372 <User_u8x8_byte_hw_i2c+0xb2>
	      break;
 800536e:	bf00      	nop
	  }
	  return 1;
 8005370:	2301      	movs	r3, #1
}
 8005372:	4618      	mov	r0, r3
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20000280 	.word	0x20000280
 8005380:	20000284 	.word	0x20000284
 8005384:	200006b8 	.word	0x200006b8

08005388 <u8x8_gpio_and_delay_template>:



u8g2_t u8g2;
uint8_t u8x8_gpio_and_delay_template(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	607b      	str	r3, [r7, #4]
 8005392:	460b      	mov	r3, r1
 8005394:	72fb      	strb	r3, [r7, #11]
 8005396:	4613      	mov	r3, r2
 8005398:	72bb      	strb	r3, [r7, #10]
	switch(msg)
 800539a:	7afb      	ldrb	r3, [r7, #11]
 800539c:	3b28      	subs	r3, #40	; 0x28
 800539e:	2b2b      	cmp	r3, #43	; 0x2b
 80053a0:	d86e      	bhi.n	8005480 <u8x8_gpio_and_delay_template+0xf8>
 80053a2:	a201      	add	r2, pc, #4	; (adr r2, 80053a8 <u8x8_gpio_and_delay_template+0x20>)
 80053a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a8:	0800548b 	.word	0x0800548b
 80053ac:	0800548b 	.word	0x0800548b
 80053b0:	0800548b 	.word	0x0800548b
 80053b4:	0800548b 	.word	0x0800548b
 80053b8:	0800548b 	.word	0x0800548b
 80053bc:	0800548b 	.word	0x0800548b
 80053c0:	08005481 	.word	0x08005481
 80053c4:	08005481 	.word	0x08005481
 80053c8:	08005481 	.word	0x08005481
 80053cc:	08005481 	.word	0x08005481
 80053d0:	08005481 	.word	0x08005481
 80053d4:	08005481 	.word	0x08005481
 80053d8:	08005481 	.word	0x08005481
 80053dc:	08005481 	.word	0x08005481
 80053e0:	08005481 	.word	0x08005481
 80053e4:	08005481 	.word	0x08005481
 80053e8:	08005481 	.word	0x08005481
 80053ec:	08005481 	.word	0x08005481
 80053f0:	08005481 	.word	0x08005481
 80053f4:	08005481 	.word	0x08005481
 80053f8:	08005481 	.word	0x08005481
 80053fc:	08005481 	.word	0x08005481
 8005400:	08005481 	.word	0x08005481
 8005404:	08005481 	.word	0x08005481
 8005408:	08005481 	.word	0x08005481
 800540c:	08005481 	.word	0x08005481
 8005410:	08005481 	.word	0x08005481
 8005414:	08005481 	.word	0x08005481
 8005418:	08005481 	.word	0x08005481
 800541c:	08005481 	.word	0x08005481
 8005420:	08005481 	.word	0x08005481
 8005424:	08005481 	.word	0x08005481
 8005428:	08005481 	.word	0x08005481
 800542c:	08005481 	.word	0x08005481
 8005430:	08005481 	.word	0x08005481
 8005434:	08005481 	.word	0x08005481
 8005438:	08005481 	.word	0x08005481
 800543c:	08005481 	.word	0x08005481
 8005440:	08005481 	.word	0x08005481
 8005444:	08005481 	.word	0x08005481
 8005448:	08005459 	.word	0x08005459
 800544c:	08005463 	.word	0x08005463
 8005450:	0800546d 	.word	0x0800546d
 8005454:	08005477 	.word	0x08005477
		}
		break;							// arg_int=1: Input dir with pullup high for I2C data pin
#endif
	case U8X8_MSG_GPIO_MENU_SELECT:
		if(READ_MENU_SELECT!=1)
			u8x8_SetGPIOResult(u8x8, /* get menu select pin state */ 0);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		break;
 8005460:	e014      	b.n	800548c <u8x8_gpio_and_delay_template+0x104>
	case U8X8_MSG_GPIO_MENU_NEXT:
		if(READ_MENU_NEXT!=1)
			u8x8_SetGPIOResult(u8x8, /* get menu next pin state */ 0);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		break;
 800546a:	e00f      	b.n	800548c <u8x8_gpio_and_delay_template+0x104>
	case U8X8_MSG_GPIO_MENU_PREV:
		if(READ_MENU_PREV!=1)
			u8x8_SetGPIOResult(u8x8, /* get menu prev pin state */ 0);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		break;
 8005474:	e00a      	b.n	800548c <u8x8_gpio_and_delay_template+0x104>
	case U8X8_MSG_GPIO_MENU_HOME:
		if(READ_MENU_HOME!=1)
			u8x8_SetGPIOResult(u8x8, /* get menu home pin state */ 0);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		break;
 800547e:	e005      	b.n	800548c <u8x8_gpio_and_delay_template+0x104>
	default:
		u8x8_SetGPIOResult(u8x8, 1);			// default return value
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		break;
 8005488:	e000      	b.n	800548c <u8x8_gpio_and_delay_template+0x104>
		break;							// can be used to setup pins
 800548a:	bf00      	nop
	}
	return 1;
 800548c:	2301      	movs	r3, #1
}
 800548e:	4618      	mov	r0, r3
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr

08005498 <User_U8g2_Init>:

void User_U8g2_Init(){
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af02      	add	r7, sp, #8
#ifdef software_mode
	u8g2_Setup_ssd1306_i2c_128x64_noname_f(&u8g2, U8G2_R0, u8x8_byte_sw_i2c, u8x8_gpio_and_delay_template);
#endif
#ifdef hardware_mode
	u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f(&u8g2, U8G2_R0, User_u8x8_byte_hw_i2c, u8x8_gpio_and_delay_template);
 800549e:	4b1a      	ldr	r3, [pc, #104]	; (8005508 <User_U8g2_Init+0x70>)
 80054a0:	4a1a      	ldr	r2, [pc, #104]	; (800550c <User_U8g2_Init+0x74>)
 80054a2:	491b      	ldr	r1, [pc, #108]	; (8005510 <User_U8g2_Init+0x78>)
 80054a4:	481b      	ldr	r0, [pc, #108]	; (8005514 <User_U8g2_Init+0x7c>)
 80054a6:	f000 fb0d 	bl	8005ac4 <u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f>
#endif
	u8g2_InitDisplay(&u8g2); 		// send init sequence to the display, display is in sleep mode after this,
 80054aa:	481a      	ldr	r0, [pc, #104]	; (8005514 <User_U8g2_Init+0x7c>)
 80054ac:	f001 fff5 	bl	800749a <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); 	// wake up display
 80054b0:	2100      	movs	r1, #0
 80054b2:	4818      	ldr	r0, [pc, #96]	; (8005514 <User_U8g2_Init+0x7c>)
 80054b4:	f002 f800 	bl	80074b8 <u8x8_SetPowerSave>
	u8g2_ClearBuffer(&u8g2);
 80054b8:	4816      	ldr	r0, [pc, #88]	; (8005514 <User_U8g2_Init+0x7c>)
 80054ba:	f000 fa2b 	bl	8005914 <u8g2_ClearBuffer>
	u8g2_SendBuffer(&u8g2);
 80054be:	4815      	ldr	r0, [pc, #84]	; (8005514 <User_U8g2_Init+0x7c>)
 80054c0:	f000 fa9b 	bl	80059fa <u8g2_SendBuffer>
	u8g2_DrawLine(&u8g2, 0,0, 128, 64);
 80054c4:	2340      	movs	r3, #64	; 0x40
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2380      	movs	r3, #128	; 0x80
 80054ca:	2200      	movs	r2, #0
 80054cc:	2100      	movs	r1, #0
 80054ce:	4811      	ldr	r0, [pc, #68]	; (8005514 <User_U8g2_Init+0x7c>)
 80054d0:	f001 fa34 	bl	800693c <u8g2_DrawLine>
	u8g2_DrawLine(&u8g2, 128,0, 0, 64);
 80054d4:	2340      	movs	r3, #64	; 0x40
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	2300      	movs	r3, #0
 80054da:	2200      	movs	r2, #0
 80054dc:	2180      	movs	r1, #128	; 0x80
 80054de:	480d      	ldr	r0, [pc, #52]	; (8005514 <User_U8g2_Init+0x7c>)
 80054e0:	f001 fa2c 	bl	800693c <u8g2_DrawLine>
	u8g2_SetFont(&u8g2,u8g2_font_6x13B_t_hebrew);
 80054e4:	490c      	ldr	r1, [pc, #48]	; (8005518 <User_U8g2_Init+0x80>)
 80054e6:	480b      	ldr	r0, [pc, #44]	; (8005514 <User_U8g2_Init+0x7c>)
 80054e8:	f001 f876 	bl	80065d8 <u8g2_SetFont>
	u8g2_SendBuffer(&u8g2);
 80054ec:	4809      	ldr	r0, [pc, #36]	; (8005514 <User_U8g2_Init+0x7c>)
 80054ee:	f000 fa84 	bl	80059fa <u8g2_SendBuffer>
	u8g2_SetPowerSave(&u8g2, 0);
 80054f2:	2100      	movs	r1, #0
 80054f4:	4807      	ldr	r0, [pc, #28]	; (8005514 <User_U8g2_Init+0x7c>)
 80054f6:	f001 ffdf 	bl	80074b8 <u8x8_SetPowerSave>
	HAL_Delay(500);
 80054fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80054fe:	f7fc f9f5 	bl	80018ec <HAL_Delay>
	//HAL_I2C_Master_Transmit(&hi2c1,u8x8_GetI2CAddress(u8x8)>> 1,&buffer[0], buf_idx, 1);
}
 8005502:	bf00      	nop
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	08005389 	.word	0x08005389
 800550c:	080052c1 	.word	0x080052c1
 8005510:	08009e58 	.word	0x08009e58
 8005514:	200008c4 	.word	0x200008c4
 8005518:	0800975c 	.word	0x0800975c

0800551c <Map_V>:
	u8g2_SendBuffer(&u8g2);
}

//48  5V*9
uint8_t Map_V(unsigned int _value)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
	_value=_value/4095*3*4*9;
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <Map_V+0x34>)
 8005528:	fba3 1302 	umull	r1, r3, r3, r2
 800552c:	1ad2      	subs	r2, r2, r3
 800552e:	0852      	lsrs	r2, r2, #1
 8005530:	4413      	add	r3, r2
 8005532:	0adb      	lsrs	r3, r3, #11
 8005534:	226c      	movs	r2, #108	; 0x6c
 8005536:	fb02 f303 	mul.w	r3, r2, r3
 800553a:	607b      	str	r3, [r7, #4]
    return (63-((unsigned char)_value));
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	b2db      	uxtb	r3, r3
 8005540:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8005544:	b2db      	uxtb	r3, r3
}
 8005546:	4618      	mov	r0, r3
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	bc80      	pop	{r7}
 800554e:	4770      	bx	lr
 8005550:	00100101 	.word	0x00100101

08005554 <Vave_V>:
    return 63 - ((_value * 3) >> 4);
}

static uint8_t waveform[128];
void Vave_V()
{
 8005554:	b590      	push	{r4, r7, lr}
 8005556:	b087      	sub	sp, #28
 8005558:	af02      	add	r7, sp, #8
	unsigned char temp_buf[15];
    static uint8_t phase = 0;
    //static uint8_t waveform[128];

	sprintf((char*)temp_buf,"ADC_2:%.3fV",adc[2]);
 800555a:	4b31      	ldr	r3, [pc, #196]	; (8005620 <Vave_V+0xcc>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	4618      	mov	r0, r3
 8005560:	f7fa ff62 	bl	8000428 <__aeabi_f2d>
 8005564:	4603      	mov	r3, r0
 8005566:	460c      	mov	r4, r1
 8005568:	4638      	mov	r0, r7
 800556a:	461a      	mov	r2, r3
 800556c:	4623      	mov	r3, r4
 800556e:	492d      	ldr	r1, [pc, #180]	; (8005624 <Vave_V+0xd0>)
 8005570:	f002 fcb6 	bl	8007ee0 <siprintf>
	u8g2_DrawStr(&u8g2,64,0,(char*)temp_buf);    //
 8005574:	463b      	mov	r3, r7
 8005576:	2200      	movs	r2, #0
 8005578:	2140      	movs	r1, #64	; 0x40
 800557a:	482b      	ldr	r0, [pc, #172]	; (8005628 <Vave_V+0xd4>)
 800557c:	f000 ff8e 	bl	800649c <u8g2_DrawStr>

    //128
    waveform[phase++] =Map_V(Ture_ADC_2);
 8005580:	4b2a      	ldr	r3, [pc, #168]	; (800562c <Vave_V+0xd8>)
 8005582:	881b      	ldrh	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	4b2a      	ldr	r3, [pc, #168]	; (8005630 <Vave_V+0xdc>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	b2d1      	uxtb	r1, r2
 800558e:	4a28      	ldr	r2, [pc, #160]	; (8005630 <Vave_V+0xdc>)
 8005590:	7011      	strb	r1, [r2, #0]
 8005592:	461c      	mov	r4, r3
 8005594:	f7ff ffc2 	bl	800551c <Map_V>
 8005598:	4603      	mov	r3, r0
 800559a:	461a      	mov	r2, r3
 800559c:	4b25      	ldr	r3, [pc, #148]	; (8005634 <Vave_V+0xe0>)
 800559e:	551a      	strb	r2, [r3, r4]
    if (phase == 128)
 80055a0:	4b23      	ldr	r3, [pc, #140]	; (8005630 <Vave_V+0xdc>)
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b80      	cmp	r3, #128	; 0x80
 80055a6:	d137      	bne.n	8005618 <Vave_V+0xc4>
    {
        phase = 0;
 80055a8:	4b21      	ldr	r3, [pc, #132]	; (8005630 <Vave_V+0xdc>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	701a      	strb	r2, [r3, #0]
        u8g2_SetDrawColor(&u8g2, 0);
 80055ae:	2100      	movs	r1, #0
 80055b0:	481d      	ldr	r0, [pc, #116]	; (8005628 <Vave_V+0xd4>)
 80055b2:	f001 f94f 	bl	8006854 <u8g2_SetDrawColor>
        u8g2_DrawBox(&u8g2, 0, 16, 128, 48);
 80055b6:	2330      	movs	r3, #48	; 0x30
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	2380      	movs	r3, #128	; 0x80
 80055bc:	2210      	movs	r2, #16
 80055be:	2100      	movs	r1, #0
 80055c0:	4819      	ldr	r0, [pc, #100]	; (8005628 <Vave_V+0xd4>)
 80055c2:	f000 f970 	bl	80058a6 <u8g2_DrawBox>
        u8g2_SetDrawColor(&u8g2, 1);
 80055c6:	2101      	movs	r1, #1
 80055c8:	4817      	ldr	r0, [pc, #92]	; (8005628 <Vave_V+0xd4>)
 80055ca:	f001 f943 	bl	8006854 <u8g2_SetDrawColor>
        for (uint8_t i = 1; i != 128; ++i)
 80055ce:	2301      	movs	r3, #1
 80055d0:	73fb      	strb	r3, [r7, #15]
 80055d2:	e013      	b.n	80055fc <Vave_V+0xa8>
            u8g2_DrawLine(&u8g2, i - 1, (waveform[i - 1]),
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b2d9      	uxtb	r1, r3
 80055da:	7bfb      	ldrb	r3, [r7, #15]
 80055dc:	3b01      	subs	r3, #1
 80055de:	4a15      	ldr	r2, [pc, #84]	; (8005634 <Vave_V+0xe0>)
 80055e0:	5cd0      	ldrb	r0, [r2, r3]
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	4a13      	ldr	r2, [pc, #76]	; (8005634 <Vave_V+0xe0>)
 80055e6:	5cd3      	ldrb	r3, [r2, r3]
 80055e8:	7bfa      	ldrb	r2, [r7, #15]
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	4613      	mov	r3, r2
 80055ee:	4602      	mov	r2, r0
 80055f0:	480d      	ldr	r0, [pc, #52]	; (8005628 <Vave_V+0xd4>)
 80055f2:	f001 f9a3 	bl	800693c <u8g2_DrawLine>
        for (uint8_t i = 1; i != 128; ++i)
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	3301      	adds	r3, #1
 80055fa:	73fb      	strb	r3, [r7, #15]
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
 80055fe:	2b80      	cmp	r3, #128	; 0x80
 8005600:	d1e8      	bne.n	80055d4 <Vave_V+0x80>
                                 i    , (waveform[i    ]));
        u8g2_SendBuffer(&u8g2);
 8005602:	4809      	ldr	r0, [pc, #36]	; (8005628 <Vave_V+0xd4>)
 8005604:	f000 f9f9 	bl	80059fa <u8g2_SendBuffer>
        u8g2_UpdateDisplayArea(&u8g2, 0, 2, 16, 6);
 8005608:	2306      	movs	r3, #6
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	2310      	movs	r3, #16
 800560e:	2202      	movs	r2, #2
 8005610:	2100      	movs	r1, #0
 8005612:	4805      	ldr	r0, [pc, #20]	; (8005628 <Vave_V+0xd4>)
 8005614:	f000 f9ff 	bl	8005a16 <u8g2_UpdateDisplayArea>
    }
}
 8005618:	bf00      	nop
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	bd90      	pop	{r4, r7, pc}
 8005620:	20000950 	.word	0x20000950
 8005624:	08009718 	.word	0x08009718
 8005628:	200008c4 	.word	0x200008c4
 800562c:	20000af2 	.word	0x20000af2
 8005630:	200002a4 	.word	0x200002a4
 8005634:	20000200 	.word	0x20000200

08005638 <bubbleSort>:
uint16_t Ture_ADC_2;
uint16_t Ture_ADC_3_ref;

//
void bubbleSort(uint16_t arr[], int n)
{
 8005638:	b480      	push	{r7}
 800563a:	b087      	sub	sp, #28
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  int i, j, tmp;

  for(i = 0; i < n - 1; i++)
 8005642:	2300      	movs	r3, #0
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	e038      	b.n	80056ba <bubbleSort+0x82>
  {
    for(j = 1; j < n; j++)
 8005648:	2301      	movs	r3, #1
 800564a:	613b      	str	r3, [r7, #16]
 800564c:	e02e      	b.n	80056ac <bubbleSort+0x74>
    {
      if(arr[j] < arr[j - 1])
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4413      	add	r3, r2
 8005656:	881a      	ldrh	r2, [r3, #0]
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800565e:	3b01      	subs	r3, #1
 8005660:	005b      	lsls	r3, r3, #1
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	440b      	add	r3, r1
 8005666:	881b      	ldrh	r3, [r3, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d21c      	bcs.n	80056a6 <bubbleSort+0x6e>
      {
        tmp = arr[j];
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	4413      	add	r3, r2
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	60fb      	str	r3, [r7, #12]
        arr[j] = arr[j - 1];
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800567e:	3b01      	subs	r3, #1
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	441a      	add	r2, r3
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	440b      	add	r3, r1
 800568e:	8812      	ldrh	r2, [r2, #0]
 8005690:	801a      	strh	r2, [r3, #0]
        arr[j - 1] = tmp;
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005698:	3b01      	subs	r3, #1
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	4413      	add	r3, r2
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	b292      	uxth	r2, r2
 80056a4:	801a      	strh	r2, [r3, #0]
    for(j = 1; j < n; j++)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	3301      	adds	r3, #1
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	dbcc      	blt.n	800564e <bubbleSort+0x16>
  for(i = 0; i < n - 1; i++)
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	3301      	adds	r3, #1
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	3b01      	subs	r3, #1
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	dbc1      	blt.n	8005648 <bubbleSort+0x10>
      }
    }
  }
}
 80056c4:	bf00      	nop
 80056c6:	371c      	adds	r7, #28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bc80      	pop	{r7}
 80056cc:	4770      	bx	lr
	...

080056d0 <GET_CH_Vlaue>:
uint16_t temp_0[50];
uint16_t temp_1[50];
uint16_t temp_2[50];
uint16_t temp_3[50];
//
void GET_CH_Vlaue(){
 80056d0:	b590      	push	{r4, r7, lr}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 	static int i;
 	int ii;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&AD_DMA[0], 3);
 80056d6:	2203      	movs	r2, #3
 80056d8:	494f      	ldr	r1, [pc, #316]	; (8005818 <GET_CH_Vlaue+0x148>)
 80056da:	4850      	ldr	r0, [pc, #320]	; (800581c <GET_CH_Vlaue+0x14c>)
 80056dc:	f7fc fa00 	bl	8001ae0 <HAL_ADC_Start_DMA>
		temp_0[i]=(uint16_t)AD_DMA[0];
 80056e0:	4b4f      	ldr	r3, [pc, #316]	; (8005820 <GET_CH_Vlaue+0x150>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a4c      	ldr	r2, [pc, #304]	; (8005818 <GET_CH_Vlaue+0x148>)
 80056e6:	8811      	ldrh	r1, [r2, #0]
 80056e8:	4a4e      	ldr	r2, [pc, #312]	; (8005824 <GET_CH_Vlaue+0x154>)
 80056ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		temp_1[i]=(uint16_t)AD_DMA[1];
 80056ee:	4b4c      	ldr	r3, [pc, #304]	; (8005820 <GET_CH_Vlaue+0x150>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a49      	ldr	r2, [pc, #292]	; (8005818 <GET_CH_Vlaue+0x148>)
 80056f4:	8851      	ldrh	r1, [r2, #2]
 80056f6:	4a4c      	ldr	r2, [pc, #304]	; (8005828 <GET_CH_Vlaue+0x158>)
 80056f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		temp_2[i]=(uint16_t)AD_DMA[2];
 80056fc:	4b48      	ldr	r3, [pc, #288]	; (8005820 <GET_CH_Vlaue+0x150>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a45      	ldr	r2, [pc, #276]	; (8005818 <GET_CH_Vlaue+0x148>)
 8005702:	8891      	ldrh	r1, [r2, #4]
 8005704:	4a49      	ldr	r2, [pc, #292]	; (800582c <GET_CH_Vlaue+0x15c>)
 8005706:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		i++;
 800570a:	4b45      	ldr	r3, [pc, #276]	; (8005820 <GET_CH_Vlaue+0x150>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	3301      	adds	r3, #1
 8005710:	4a43      	ldr	r2, [pc, #268]	; (8005820 <GET_CH_Vlaue+0x150>)
 8005712:	6013      	str	r3, [r2, #0]
		if(i>=50){
 8005714:	4b42      	ldr	r3, [pc, #264]	; (8005820 <GET_CH_Vlaue+0x150>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2b31      	cmp	r3, #49	; 0x31
 800571a:	dd6e      	ble.n	80057fa <GET_CH_Vlaue+0x12a>
			i=0;
 800571c:	4b40      	ldr	r3, [pc, #256]	; (8005820 <GET_CH_Vlaue+0x150>)
 800571e:	2200      	movs	r2, #0
 8005720:	601a      	str	r2, [r3, #0]
			 bubbleSort(temp_0,50);
 8005722:	2132      	movs	r1, #50	; 0x32
 8005724:	483f      	ldr	r0, [pc, #252]	; (8005824 <GET_CH_Vlaue+0x154>)
 8005726:	f7ff ff87 	bl	8005638 <bubbleSort>
			 bubbleSort(temp_1,50);
 800572a:	2132      	movs	r1, #50	; 0x32
 800572c:	483e      	ldr	r0, [pc, #248]	; (8005828 <GET_CH_Vlaue+0x158>)
 800572e:	f7ff ff83 	bl	8005638 <bubbleSort>
			 bubbleSort(temp_2,50);
 8005732:	2132      	movs	r1, #50	; 0x32
 8005734:	483d      	ldr	r0, [pc, #244]	; (800582c <GET_CH_Vlaue+0x15c>)
 8005736:	f7ff ff7f 	bl	8005638 <bubbleSort>

			 Ture_ADC_0=(float)temp_0[25]*MULTIPLE;
 800573a:	4b3a      	ldr	r3, [pc, #232]	; (8005824 <GET_CH_Vlaue+0x154>)
 800573c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800573e:	4618      	mov	r0, r3
 8005740:	f7fb fa78 	bl	8000c34 <__aeabi_ui2f>
 8005744:	4603      	mov	r3, r0
 8005746:	4618      	mov	r0, r3
 8005748:	f7fa fe6e 	bl	8000428 <__aeabi_f2d>
 800574c:	a32e      	add	r3, pc, #184	; (adr r3, 8005808 <GET_CH_Vlaue+0x138>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa fec1 	bl	80004d8 <__aeabi_dmul>
 8005756:	4603      	mov	r3, r0
 8005758:	460c      	mov	r4, r1
 800575a:	4618      	mov	r0, r3
 800575c:	4621      	mov	r1, r4
 800575e:	f7fb f993 	bl	8000a88 <__aeabi_d2uiz>
 8005762:	4603      	mov	r3, r0
 8005764:	b29a      	uxth	r2, r3
 8005766:	4b32      	ldr	r3, [pc, #200]	; (8005830 <GET_CH_Vlaue+0x160>)
 8005768:	801a      	strh	r2, [r3, #0]
			 Ture_ADC_1=(float)temp_1[25]*MULTIPLE;
 800576a:	4b2f      	ldr	r3, [pc, #188]	; (8005828 <GET_CH_Vlaue+0x158>)
 800576c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800576e:	4618      	mov	r0, r3
 8005770:	f7fb fa60 	bl	8000c34 <__aeabi_ui2f>
 8005774:	4603      	mov	r3, r0
 8005776:	4618      	mov	r0, r3
 8005778:	f7fa fe56 	bl	8000428 <__aeabi_f2d>
 800577c:	a322      	add	r3, pc, #136	; (adr r3, 8005808 <GET_CH_Vlaue+0x138>)
 800577e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005782:	f7fa fea9 	bl	80004d8 <__aeabi_dmul>
 8005786:	4603      	mov	r3, r0
 8005788:	460c      	mov	r4, r1
 800578a:	4618      	mov	r0, r3
 800578c:	4621      	mov	r1, r4
 800578e:	f7fb f97b 	bl	8000a88 <__aeabi_d2uiz>
 8005792:	4603      	mov	r3, r0
 8005794:	b29a      	uxth	r2, r3
 8005796:	4b27      	ldr	r3, [pc, #156]	; (8005834 <GET_CH_Vlaue+0x164>)
 8005798:	801a      	strh	r2, [r3, #0]
			 Ture_ADC_2=(float)temp_2[25]*MULTIPLE_2;
 800579a:	4b24      	ldr	r3, [pc, #144]	; (800582c <GET_CH_Vlaue+0x15c>)
 800579c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fb fa48 	bl	8000c34 <__aeabi_ui2f>
 80057a4:	4603      	mov	r3, r0
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fa fe3e 	bl	8000428 <__aeabi_f2d>
 80057ac:	a318      	add	r3, pc, #96	; (adr r3, 8005810 <GET_CH_Vlaue+0x140>)
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	f7fa fe91 	bl	80004d8 <__aeabi_dmul>
 80057b6:	4603      	mov	r3, r0
 80057b8:	460c      	mov	r4, r1
 80057ba:	4618      	mov	r0, r3
 80057bc:	4621      	mov	r1, r4
 80057be:	f7fb f963 	bl	8000a88 <__aeabi_d2uiz>
 80057c2:	4603      	mov	r3, r0
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	4b1c      	ldr	r3, [pc, #112]	; (8005838 <GET_CH_Vlaue+0x168>)
 80057c8:	801a      	strh	r2, [r3, #0]

			for(ii=0;ii<50;ii++){
 80057ca:	2300      	movs	r3, #0
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	e011      	b.n	80057f4 <GET_CH_Vlaue+0x124>
				temp_0[ii]=0;
 80057d0:	4a14      	ldr	r2, [pc, #80]	; (8005824 <GET_CH_Vlaue+0x154>)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2100      	movs	r1, #0
 80057d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				temp_1[ii]=0;
 80057da:	4a13      	ldr	r2, [pc, #76]	; (8005828 <GET_CH_Vlaue+0x158>)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2100      	movs	r1, #0
 80057e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				temp_2[ii]=0;
 80057e4:	4a11      	ldr	r2, [pc, #68]	; (800582c <GET_CH_Vlaue+0x15c>)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2100      	movs	r1, #0
 80057ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(ii=0;ii<50;ii++){
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	3301      	adds	r3, #1
 80057f2:	607b      	str	r3, [r7, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b31      	cmp	r3, #49	; 0x31
 80057f8:	ddea      	ble.n	80057d0 <GET_CH_Vlaue+0x100>
			}
		}
}
 80057fa:	bf00      	nop
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd90      	pop	{r4, r7, pc}
 8005802:	bf00      	nop
 8005804:	f3af 8000 	nop.w
 8005808:	bda5119d 	.word	0xbda5119d
 800580c:	3ff017c1 	.word	0x3ff017c1
 8005810:	851eb852 	.word	0x851eb852
 8005814:	3ff051eb 	.word	0x3ff051eb
 8005818:	20000afc 	.word	0x20000afc
 800581c:	20000790 	.word	0x20000790
 8005820:	200002a8 	.word	0x200002a8
 8005824:	20000a28 	.word	0x20000a28
 8005828:	20000a8c 	.word	0x20000a8c
 800582c:	200009c4 	.word	0x200009c4
 8005830:	20000af0 	.word	0x20000af0
 8005834:	20000af4 	.word	0x20000af4
 8005838:	20000af2 	.word	0x20000af2

0800583c <Start_Peripheral>:

uint16_t temp;
uint16_t AD_DMA[10];

//
void Start_Peripheral(){
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);  //Start timer interrupt
 8005840:	480b      	ldr	r0, [pc, #44]	; (8005870 <Start_Peripheral+0x34>)
 8005842:	f7fe fb87 	bl	8003f54 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1,(uint8_t*)&buffer,1);  //Start uart interrupt
 8005846:	2201      	movs	r2, #1
 8005848:	490a      	ldr	r1, [pc, #40]	; (8005874 <Start_Peripheral+0x38>)
 800584a:	480b      	ldr	r0, [pc, #44]	; (8005878 <Start_Peripheral+0x3c>)
 800584c:	f7fe ffff 	bl	800484e <HAL_UART_Receive_IT>
	HAL_UART_Transmit_Str(&huart1,(uint8_t*)"usart_ok");
 8005850:	490a      	ldr	r1, [pc, #40]	; (800587c <Start_Peripheral+0x40>)
 8005852:	4809      	ldr	r0, [pc, #36]	; (8005878 <Start_Peripheral+0x3c>)
 8005854:	f7ff fcc6 	bl	80051e4 <HAL_UART_Transmit_Str>

	HAL_ADCEx_Calibration_Start(&hadc1);              	//AD
 8005858:	4809      	ldr	r0, [pc, #36]	; (8005880 <Start_Peripheral+0x44>)
 800585a:	f7fc fc25 	bl	80020a8 <HAL_ADCEx_Calibration_Start>

	led_function_2(3,30);  //
 800585e:	211e      	movs	r1, #30
 8005860:	2003      	movs	r0, #3
 8005862:	f7ff fc05 	bl	8005070 <led_function_2>
	User_U8g2_Init();
 8005866:	f7ff fe17 	bl	8005498 <User_U8g2_Init>
}
 800586a:	bf00      	nop
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	200007c0 	.word	0x200007c0
 8005874:	20000828 	.word	0x20000828
 8005878:	20000750 	.word	0x20000750
 800587c:	08009738 	.word	0x08009738
 8005880:	20000790 	.word	0x20000790

08005884 <HAL_TIM_PeriodElapsedCallback>:

//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005894:	d103      	bne.n	800589e <HAL_TIM_PeriodElapsedCallback+0x1a>
		Uart_Time_Even();
 8005896:	f7ff fc33 	bl	8005100 <Uart_Time_Even>
		Key_Timer_Interrupt();
 800589a:	f7ff fb99 	bl	8004fd0 <Key_Timer_Interrupt>
	}
}
 800589e:	bf00      	nop
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af02      	add	r7, sp, #8
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	4608      	mov	r0, r1
 80058b0:	4611      	mov	r1, r2
 80058b2:	461a      	mov	r2, r3
 80058b4:	4603      	mov	r3, r0
 80058b6:	70fb      	strb	r3, [r7, #3]
 80058b8:	460b      	mov	r3, r1
 80058ba:	70bb      	strb	r3, [r7, #2]
 80058bc:	4613      	mov	r3, r2
 80058be:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80058c0:	78fa      	ldrb	r2, [r7, #3]
 80058c2:	787b      	ldrb	r3, [r7, #1]
 80058c4:	4413      	add	r3, r2
 80058c6:	b2d8      	uxtb	r0, r3
 80058c8:	78ba      	ldrb	r2, [r7, #2]
 80058ca:	7c3b      	ldrb	r3, [r7, #16]
 80058cc:	4413      	add	r3, r2
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	78ba      	ldrb	r2, [r7, #2]
 80058d2:	78f9      	ldrb	r1, [r7, #3]
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	4603      	mov	r3, r0
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f001 f804 	bl	80068e6 <u8g2_IsIntersection>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d013      	beq.n	800590c <u8g2_DrawBox+0x66>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 80058e4:	e00e      	b.n	8005904 <u8g2_DrawBox+0x5e>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 80058e6:	7878      	ldrb	r0, [r7, #1]
 80058e8:	78ba      	ldrb	r2, [r7, #2]
 80058ea:	78f9      	ldrb	r1, [r7, #3]
 80058ec:	2300      	movs	r3, #0
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	4603      	mov	r3, r0
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fef8 	bl	80066e8 <u8g2_DrawHVLine>
    y++;    
 80058f8:	78bb      	ldrb	r3, [r7, #2]
 80058fa:	3301      	adds	r3, #1
 80058fc:	70bb      	strb	r3, [r7, #2]
    h--;
 80058fe:	7c3b      	ldrb	r3, [r7, #16]
 8005900:	3b01      	subs	r3, #1
 8005902:	743b      	strb	r3, [r7, #16]
  while( h != 0 )
 8005904:	7c3b      	ldrb	r3, [r7, #16]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1ed      	bne.n	80058e6 <u8g2_DrawBox+0x40>
 800590a:	e000      	b.n	800590e <u8g2_DrawBox+0x68>
    return;
 800590c:	bf00      	nop
  }
}
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	7c1b      	ldrb	r3, [r3, #16]
 8005922:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800592a:	461a      	mov	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	fb02 f303 	mul.w	r3, r2, r3
 8005932:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	2100      	movs	r1, #0
 8005942:	4618      	mov	r0, r3
 8005944:	f001 fe74 	bl	8007630 <memset>
}
 8005948:	bf00      	nop
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af02      	add	r7, sp, #8
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	460b      	mov	r3, r1
 800595a:	70fb      	strb	r3, [r7, #3]
 800595c:	4613      	mov	r3, r2
 800595e:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	7c1b      	ldrb	r3, [r3, #16]
 8005966:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8005968:	78fb      	ldrb	r3, [r7, #3]
 800596a:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005970:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8005972:	7bfb      	ldrb	r3, [r7, #15]
 8005974:	b29b      	uxth	r3, r3
 8005976:	89ba      	ldrh	r2, [r7, #12]
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 800597e:	89bb      	ldrh	r3, [r7, #12]
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8005984:	89bb      	ldrh	r3, [r7, #12]
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	4413      	add	r3, r2
 800598a:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800598c:	7bf9      	ldrb	r1, [r7, #15]
 800598e:	78ba      	ldrb	r2, [r7, #2]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	460b      	mov	r3, r1
 8005996:	2100      	movs	r1, #0
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f001 fd4d 	bl	8007438 <u8x8_DrawTile>
}
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80059ae:	2300      	movs	r3, #0
 80059b0:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b8:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c0:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	7c5b      	ldrb	r3, [r3, #17]
 80059c8:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80059ca:	7bba      	ldrb	r2, [r7, #14]
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	4619      	mov	r1, r3
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f7ff ffbd 	bl	8005950 <u8g2_send_tile_row>
    src_row++;
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
 80059d8:	3301      	adds	r3, #1
 80059da:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 80059dc:	7bbb      	ldrb	r3, [r7, #14]
 80059de:	3301      	adds	r3, #1
 80059e0:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80059e2:	7bfa      	ldrb	r2, [r7, #15]
 80059e4:	7b7b      	ldrb	r3, [r7, #13]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d203      	bcs.n	80059f2 <u8g2_send_buffer+0x4c>
 80059ea:	7bba      	ldrb	r2, [r7, #14]
 80059ec:	7b3b      	ldrb	r3, [r7, #12]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d3eb      	bcc.n	80059ca <u8g2_send_buffer+0x24>
}
 80059f2:	bf00      	nop
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7ff ffcf 	bl	80059a6 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f001 fd66 	bl	80074da <u8x8_RefreshDisplay>
}
 8005a0e:	bf00      	nop
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <u8g2_UpdateDisplayArea>:
    - Any display rotation/mirror is ignored
    - Only works with displays, which support U8x8 API
    - Will not send the e-paper refresh message (will probably not work with e-paper devices)
*/
void u8g2_UpdateDisplayArea(u8g2_t *u8g2, uint8_t  tx, uint8_t ty, uint8_t tw, uint8_t th)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b086      	sub	sp, #24
 8005a1a:	af02      	add	r7, sp, #8
 8005a1c:	6078      	str	r0, [r7, #4]
 8005a1e:	4608      	mov	r0, r1
 8005a20:	4611      	mov	r1, r2
 8005a22:	461a      	mov	r2, r3
 8005a24:	4603      	mov	r3, r0
 8005a26:	70fb      	strb	r3, [r7, #3]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	70bb      	strb	r3, [r7, #2]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	707b      	strb	r3, [r7, #1]
  uint16_t page_size;
  uint8_t *ptr;
  
  /* check, whether we are in full buffer mode */
  if ( u8g2->tile_buf_height != u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	7c5b      	ldrb	r3, [r3, #17]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d12c      	bne.n	8005a9a <u8g2_UpdateDisplayArea+0x84>
    return; /* not in full buffer mode, do nothing */

  page_size = u8g2->pixel_buf_width;  /* 8*u8g2->u8g2_GetU8x8(u8g2)->display_info->tile_width */
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a46:	817b      	strh	r3, [r7, #10]
    
  ptr = u8g2_GetBufferPtr(u8g2);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4c:	60fb      	str	r3, [r7, #12]
  ptr += tx*8;
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	461a      	mov	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4413      	add	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]
  ptr += page_size*ty;
 8005a5a:	897b      	ldrh	r3, [r7, #10]
 8005a5c:	78ba      	ldrb	r2, [r7, #2]
 8005a5e:	fb02 f303 	mul.w	r3, r2, r3
 8005a62:	461a      	mov	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4413      	add	r3, r2
 8005a68:	60fb      	str	r3, [r7, #12]
  
  while( th > 0 )
 8005a6a:	e012      	b.n	8005a92 <u8g2_UpdateDisplayArea+0x7c>
  {
    u8x8_DrawTile( u8g2_GetU8x8(u8g2), tx, ty, tw, ptr );
 8005a6c:	7878      	ldrb	r0, [r7, #1]
 8005a6e:	78ba      	ldrb	r2, [r7, #2]
 8005a70:	78f9      	ldrb	r1, [r7, #3]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	4603      	mov	r3, r0
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f001 fcdd 	bl	8007438 <u8x8_DrawTile>
    ptr += page_size;
 8005a7e:	897b      	ldrh	r3, [r7, #10]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4413      	add	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]
    ty++;
 8005a86:	78bb      	ldrb	r3, [r7, #2]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	70bb      	strb	r3, [r7, #2]
    th--;
 8005a8c:	7e3b      	ldrb	r3, [r7, #24]
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	763b      	strb	r3, [r7, #24]
  while( th > 0 )
 8005a92:	7e3b      	ldrb	r3, [r7, #24]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1e9      	bne.n	8005a6c <u8g2_UpdateDisplayArea+0x56>
 8005a98:	e000      	b.n	8005a9c <u8g2_UpdateDisplayArea+0x86>
    return; /* not in full buffer mode, do nothing */
 8005a9a:	bf00      	nop
  }  
}
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2208      	movs	r2, #8
 8005ab0:	701a      	strb	r2, [r3, #0]
  return buf;
 8005ab2:	4b03      	ldr	r3, [pc, #12]	; (8005ac0 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bc80      	pop	{r7}
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	200002ac 	.word	0x200002ac

08005ac4 <u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_vcomh0, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a0b      	ldr	r2, [pc, #44]	; (8005b08 <u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f+0x44>)
 8005ada:	490c      	ldr	r1, [pc, #48]	; (8005b0c <u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f+0x48>)
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f001 fd5f 	bl	80075a0 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8005ae2:	f107 0313 	add.w	r3, r7, #19
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7ff ffdc 	bl	8005aa4 <u8g2_m_16_8_f>
 8005aec:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8005aee:	7cfa      	ldrb	r2, [r7, #19]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	4b06      	ldr	r3, [pc, #24]	; (8005b10 <u8g2_Setup_ssd1306_i2c_128x64_vcomh0_f+0x4c>)
 8005af6:	6979      	ldr	r1, [r7, #20]
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f001 f872 	bl	8006be2 <u8g2_SetupBuffer>
}
 8005afe:	bf00      	nop
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	080070d9 	.word	0x080070d9
 8005b0c:	08007335 	.word	0x08007335
 8005b10:	08006a69 	.word	0x08006a69

08005b14 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8005b20:	78fb      	ldrb	r3, [r7, #3]
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	4413      	add	r3, r2
 8005b26:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr

08005b36 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b085      	sub	sp, #20
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	460b      	mov	r3, r1
 8005b40:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8005b42:	78fb      	ldrb	r3, [r7, #3]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	4413      	add	r3, r2
 8005b48:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	81fb      	strh	r3, [r7, #14]
    font++;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	3301      	adds	r3, #1
 8005b54:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8005b56:	89fb      	ldrh	r3, [r7, #14]
 8005b58:	021b      	lsls	r3, r3, #8
 8005b5a:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	89fb      	ldrh	r3, [r7, #14]
 8005b64:	4413      	add	r3, r2
 8005b66:	81fb      	strh	r3, [r7, #14]
    return pos;
 8005b68:	89fb      	ldrh	r3, [r7, #14]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8005b7e:	2100      	movs	r1, #0
 8005b80:	6838      	ldr	r0, [r7, #0]
 8005b82:	f7ff ffc7 	bl	8005b14 <u8g2_font_get_byte>
 8005b86:	4603      	mov	r3, r0
 8005b88:	461a      	mov	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8005b8e:	2101      	movs	r1, #1
 8005b90:	6838      	ldr	r0, [r7, #0]
 8005b92:	f7ff ffbf 	bl	8005b14 <u8g2_font_get_byte>
 8005b96:	4603      	mov	r3, r0
 8005b98:	461a      	mov	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8005b9e:	2102      	movs	r1, #2
 8005ba0:	6838      	ldr	r0, [r7, #0]
 8005ba2:	f7ff ffb7 	bl	8005b14 <u8g2_font_get_byte>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	461a      	mov	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8005bae:	2103      	movs	r1, #3
 8005bb0:	6838      	ldr	r0, [r7, #0]
 8005bb2:	f7ff ffaf 	bl	8005b14 <u8g2_font_get_byte>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	461a      	mov	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8005bbe:	2104      	movs	r1, #4
 8005bc0:	6838      	ldr	r0, [r7, #0]
 8005bc2:	f7ff ffa7 	bl	8005b14 <u8g2_font_get_byte>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	461a      	mov	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8005bce:	2105      	movs	r1, #5
 8005bd0:	6838      	ldr	r0, [r7, #0]
 8005bd2:	f7ff ff9f 	bl	8005b14 <u8g2_font_get_byte>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	461a      	mov	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8005bde:	2106      	movs	r1, #6
 8005be0:	6838      	ldr	r0, [r7, #0]
 8005be2:	f7ff ff97 	bl	8005b14 <u8g2_font_get_byte>
 8005be6:	4603      	mov	r3, r0
 8005be8:	461a      	mov	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8005bee:	2107      	movs	r1, #7
 8005bf0:	6838      	ldr	r0, [r7, #0]
 8005bf2:	f7ff ff8f 	bl	8005b14 <u8g2_font_get_byte>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8005bfe:	2108      	movs	r1, #8
 8005c00:	6838      	ldr	r0, [r7, #0]
 8005c02:	f7ff ff87 	bl	8005b14 <u8g2_font_get_byte>
 8005c06:	4603      	mov	r3, r0
 8005c08:	461a      	mov	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8005c0e:	2109      	movs	r1, #9
 8005c10:	6838      	ldr	r0, [r7, #0]
 8005c12:	f7ff ff7f 	bl	8005b14 <u8g2_font_get_byte>
 8005c16:	4603      	mov	r3, r0
 8005c18:	b25a      	sxtb	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8005c1e:	210a      	movs	r1, #10
 8005c20:	6838      	ldr	r0, [r7, #0]
 8005c22:	f7ff ff77 	bl	8005b14 <u8g2_font_get_byte>
 8005c26:	4603      	mov	r3, r0
 8005c28:	b25a      	sxtb	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8005c2e:	210b      	movs	r1, #11
 8005c30:	6838      	ldr	r0, [r7, #0]
 8005c32:	f7ff ff6f 	bl	8005b14 <u8g2_font_get_byte>
 8005c36:	4603      	mov	r3, r0
 8005c38:	b25a      	sxtb	r2, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8005c3e:	210c      	movs	r1, #12
 8005c40:	6838      	ldr	r0, [r7, #0]
 8005c42:	f7ff ff67 	bl	8005b14 <u8g2_font_get_byte>
 8005c46:	4603      	mov	r3, r0
 8005c48:	b25a      	sxtb	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8005c4e:	210d      	movs	r1, #13
 8005c50:	6838      	ldr	r0, [r7, #0]
 8005c52:	f7ff ff5f 	bl	8005b14 <u8g2_font_get_byte>
 8005c56:	4603      	mov	r3, r0
 8005c58:	b25a      	sxtb	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8005c5e:	210e      	movs	r1, #14
 8005c60:	6838      	ldr	r0, [r7, #0]
 8005c62:	f7ff ff57 	bl	8005b14 <u8g2_font_get_byte>
 8005c66:	4603      	mov	r3, r0
 8005c68:	b25a      	sxtb	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8005c6e:	210f      	movs	r1, #15
 8005c70:	6838      	ldr	r0, [r7, #0]
 8005c72:	f7ff ff4f 	bl	8005b14 <u8g2_font_get_byte>
 8005c76:	4603      	mov	r3, r0
 8005c78:	b25a      	sxtb	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8005c7e:	2110      	movs	r1, #16
 8005c80:	6838      	ldr	r0, [r7, #0]
 8005c82:	f7ff ff47 	bl	8005b14 <u8g2_font_get_byte>
 8005c86:	4603      	mov	r3, r0
 8005c88:	b25a      	sxtb	r2, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8005c8e:	2111      	movs	r1, #17
 8005c90:	6838      	ldr	r0, [r7, #0]
 8005c92:	f7ff ff50 	bl	8005b36 <u8g2_font_get_word>
 8005c96:	4603      	mov	r3, r0
 8005c98:	461a      	mov	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8005c9e:	2113      	movs	r1, #19
 8005ca0:	6838      	ldr	r0, [r7, #0]
 8005ca2:	f7ff ff48 	bl	8005b36 <u8g2_font_get_word>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	461a      	mov	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8005cae:	2115      	movs	r1, #21
 8005cb0:	6838      	ldr	r0, [r7, #0]
 8005cb2:	f7ff ff40 	bl	8005b36 <u8g2_font_get_word>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	461a      	mov	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	82da      	strh	r2, [r3, #22]
#endif
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b085      	sub	sp, #20
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	7a9b      	ldrb	r3, [r3, #10]
 8005cd6:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8005ce0:	7bfa      	ldrb	r2, [r7, #15]
 8005ce2:	7b7b      	ldrb	r3, [r7, #13]
 8005ce4:	fa42 f303 	asr.w	r3, r2, r3
 8005ce8:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8005cea:	7b7b      	ldrb	r3, [r7, #13]
 8005cec:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8005cee:	7bba      	ldrb	r2, [r7, #14]
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8005cf6:	7bbb      	ldrb	r3, [r7, #14]
 8005cf8:	2b07      	cmp	r3, #7
 8005cfa:	d91a      	bls.n	8005d32 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8005cfc:	2308      	movs	r3, #8
 8005cfe:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8005d00:	7b3a      	ldrb	r2, [r7, #12]
 8005d02:	7b7b      	ldrb	r3, [r7, #13]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	461a      	mov	r2, r3
 8005d1a:	7b3b      	ldrb	r3, [r7, #12]
 8005d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d20:	b25a      	sxtb	r2, r3
 8005d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	b25b      	sxtb	r3, r3
 8005d2a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8005d2c:	7bbb      	ldrb	r3, [r7, #14]
 8005d2e:	3b08      	subs	r3, #8
 8005d30:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	f04f 32ff 	mov.w	r2, #4294967295
 8005d38:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	43db      	mvns	r3, r3
 8005d40:	b2da      	uxtb	r2, r3
 8005d42:	7bfb      	ldrb	r3, [r7, #15]
 8005d44:	4013      	ands	r3, r2
 8005d46:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	7bba      	ldrb	r2, [r7, #14]
 8005d4c:	729a      	strb	r2, [r3, #10]
  return val;
 8005d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3714      	adds	r7, #20
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bc80      	pop	{r7}
 8005d58:	4770      	bx	lr

08005d5a <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b084      	sub	sp, #16
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
 8005d62:	460b      	mov	r3, r1
 8005d64:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8005d66:	78fb      	ldrb	r3, [r7, #3]
 8005d68:	4619      	mov	r1, r3
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7ff ffab 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 8005d70:	4603      	mov	r3, r0
 8005d72:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8005d74:	2301      	movs	r3, #1
 8005d76:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8005d78:	78fb      	ldrb	r3, [r7, #3]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8005d7e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8005d82:	78fb      	ldrb	r3, [r7, #3]
 8005d84:	fa02 f303 	lsl.w	r3, r2, r3
 8005d88:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8005d8a:	7bfa      	ldrb	r2, [r7, #15]
 8005d8c:	7bbb      	ldrb	r3, [r7, #14]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	73fb      	strb	r3, [r7, #15]
  return v;
 8005d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3710      	adds	r7, #16
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8005da0:	b490      	push	{r4, r7}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	4604      	mov	r4, r0
 8005da8:	4608      	mov	r0, r1
 8005daa:	4611      	mov	r1, r2
 8005dac:	461a      	mov	r2, r3
 8005dae:	4623      	mov	r3, r4
 8005db0:	71fb      	strb	r3, [r7, #7]
 8005db2:	4603      	mov	r3, r0
 8005db4:	71bb      	strb	r3, [r7, #6]
 8005db6:	460b      	mov	r3, r1
 8005db8:	717b      	strb	r3, [r7, #5]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8005dbe:	793b      	ldrb	r3, [r7, #4]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d008      	beq.n	8005dd6 <u8g2_add_vector_y+0x36>
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d00b      	beq.n	8005de0 <u8g2_add_vector_y+0x40>
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10e      	bne.n	8005dea <u8g2_add_vector_y+0x4a>
  {
    case 0:
      dy += y;
 8005dcc:	797a      	ldrb	r2, [r7, #5]
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	71fb      	strb	r3, [r7, #7]
      break;
 8005dd4:	e00e      	b.n	8005df4 <u8g2_add_vector_y+0x54>
    case 1:
      dy += x;
 8005dd6:	79ba      	ldrb	r2, [r7, #6]
 8005dd8:	79fb      	ldrb	r3, [r7, #7]
 8005dda:	4413      	add	r3, r2
 8005ddc:	71fb      	strb	r3, [r7, #7]
      break;
 8005dde:	e009      	b.n	8005df4 <u8g2_add_vector_y+0x54>
    case 2:
      dy -= y;
 8005de0:	797b      	ldrb	r3, [r7, #5]
 8005de2:	79fa      	ldrb	r2, [r7, #7]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	71fb      	strb	r3, [r7, #7]
      break;
 8005de8:	e004      	b.n	8005df4 <u8g2_add_vector_y+0x54>
    default:
      dy -= x;
 8005dea:	79bb      	ldrb	r3, [r7, #6]
 8005dec:	79fa      	ldrb	r2, [r7, #7]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	71fb      	strb	r3, [r7, #7]
      break;      
 8005df2:	bf00      	nop
  }
  return dy;
 8005df4:	79fb      	ldrb	r3, [r7, #7]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc90      	pop	{r4, r7}
 8005dfe:	4770      	bx	lr

08005e00 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8005e00:	b490      	push	{r4, r7}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	4604      	mov	r4, r0
 8005e08:	4608      	mov	r0, r1
 8005e0a:	4611      	mov	r1, r2
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	4623      	mov	r3, r4
 8005e10:	71fb      	strb	r3, [r7, #7]
 8005e12:	4603      	mov	r3, r0
 8005e14:	71bb      	strb	r3, [r7, #6]
 8005e16:	460b      	mov	r3, r1
 8005e18:	717b      	strb	r3, [r7, #5]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8005e1e:	793b      	ldrb	r3, [r7, #4]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d008      	beq.n	8005e36 <u8g2_add_vector_x+0x36>
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d00b      	beq.n	8005e40 <u8g2_add_vector_x+0x40>
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10e      	bne.n	8005e4a <u8g2_add_vector_x+0x4a>
  {
    case 0:
      dx += x;
 8005e2c:	79ba      	ldrb	r2, [r7, #6]
 8005e2e:	79fb      	ldrb	r3, [r7, #7]
 8005e30:	4413      	add	r3, r2
 8005e32:	71fb      	strb	r3, [r7, #7]
      break;
 8005e34:	e00e      	b.n	8005e54 <u8g2_add_vector_x+0x54>
    case 1:
      dx -= y;
 8005e36:	797b      	ldrb	r3, [r7, #5]
 8005e38:	79fa      	ldrb	r2, [r7, #7]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	71fb      	strb	r3, [r7, #7]
      break;
 8005e3e:	e009      	b.n	8005e54 <u8g2_add_vector_x+0x54>
    case 2:
      dx -= x;
 8005e40:	79bb      	ldrb	r3, [r7, #6]
 8005e42:	79fa      	ldrb	r2, [r7, #7]
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	71fb      	strb	r3, [r7, #7]
      break;
 8005e48:	e004      	b.n	8005e54 <u8g2_add_vector_x+0x54>
    default:
      dx += y;
 8005e4a:	797a      	ldrb	r2, [r7, #5]
 8005e4c:	79fb      	ldrb	r3, [r7, #7]
 8005e4e:	4413      	add	r3, r2
 8005e50:	71fb      	strb	r3, [r7, #7]
      break;      
 8005e52:	bf00      	nop
  }
  return dx;
 8005e54:	79fb      	ldrb	r3, [r7, #7]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bc90      	pop	{r4, r7}
 8005e5e:	4770      	bx	lr

08005e60 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	70fb      	strb	r3, [r7, #3]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3358      	adds	r3, #88	; 0x58
 8005e74:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8005e76:	78fb      	ldrb	r3, [r7, #3]
 8005e78:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8005e80:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8005e88:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8005e90:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8005e92:	7bfa      	ldrb	r2, [r7, #15]
 8005e94:	7d7b      	ldrb	r3, [r7, #21]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
 8005e9c:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8005e9e:	7dfa      	ldrb	r2, [r7, #23]
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d201      	bcs.n	8005eaa <u8g2_font_decode_len+0x4a>
      current = cnt;
 8005ea6:	7dfb      	ldrb	r3, [r7, #23]
 8005ea8:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	791b      	ldrb	r3, [r3, #4]
 8005eae:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	795b      	ldrb	r3, [r3, #5]
 8005eb4:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005eb6:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005eba:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	7b9b      	ldrb	r3, [r3, #14]
 8005ec2:	7bb8      	ldrb	r0, [r7, #14]
 8005ec4:	f7ff ff9c 	bl	8005e00 <u8g2_add_vector_x>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8005ecc:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005ed0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	7b9b      	ldrb	r3, [r3, #14]
 8005ed8:	7b78      	ldrb	r0, [r7, #13]
 8005eda:	f7ff ff61 	bl	8005da0 <u8g2_add_vector_y>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8005ee2:	78bb      	ldrb	r3, [r7, #2]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00f      	beq.n	8005f08 <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	7b1a      	ldrb	r2, [r3, #12]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	7b9b      	ldrb	r3, [r3, #14]
 8005ef6:	7db8      	ldrb	r0, [r7, #22]
 8005ef8:	7b7a      	ldrb	r2, [r7, #13]
 8005efa:	7bb9      	ldrb	r1, [r7, #14]
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	4603      	mov	r3, r0
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fbf1 	bl	80066e8 <u8g2_DrawHVLine>
 8005f06:	e012      	b.n	8005f2e <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	7adb      	ldrb	r3, [r3, #11]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10e      	bne.n	8005f2e <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	7b5a      	ldrb	r2, [r3, #13]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	7b9b      	ldrb	r3, [r3, #14]
 8005f1e:	7db8      	ldrb	r0, [r7, #22]
 8005f20:	7b7a      	ldrb	r2, [r7, #13]
 8005f22:	7bb9      	ldrb	r1, [r7, #14]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	4603      	mov	r3, r0
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 fbdd 	bl	80066e8 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8005f2e:	7dfa      	ldrb	r2, [r7, #23]
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d309      	bcc.n	8005f4a <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 8005f36:	7dfa      	ldrb	r2, [r7, #23]
 8005f38:	7bfb      	ldrb	r3, [r7, #15]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	757b      	strb	r3, [r7, #21]
    ly++;
 8005f42:	7d3b      	ldrb	r3, [r7, #20]
 8005f44:	3301      	adds	r3, #1
 8005f46:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8005f48:	e79f      	b.n	8005e8a <u8g2_font_decode_len+0x2a>
      break;
 8005f4a:	bf00      	nop
  }
  lx += cnt;
 8005f4c:	7d7a      	ldrb	r2, [r7, #21]
 8005f4e:	7dfb      	ldrb	r3, [r7, #23]
 8005f50:	4413      	add	r3, r2
 8005f52:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8005f54:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8005f5c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	71da      	strb	r2, [r3, #7]
  
}
 8005f64:	bf00      	nop
 8005f66:	3718      	adds	r7, #24
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3358      	adds	r3, #88	; 0x58
 8005f7a:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005f8e:	4619      	mov	r1, r3
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f7ff fe98 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 8005f96:	4603      	mov	r3, r0
 8005f98:	b25a      	sxtb	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f7ff fe8d 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 8005fac:	4603      	mov	r3, r0
 8005fae:	b25a      	sxtb	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	7b1b      	ldrb	r3, [r3, #12]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bf0c      	ite	eq
 8005fc6:	2301      	moveq	r3, #1
 8005fc8:	2300      	movne	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	461a      	mov	r2, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	735a      	strb	r2, [r3, #13]
}
 8005fd2:	bf00      	nop
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af02      	add	r7, sp, #8
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	3358      	adds	r3, #88	; 0x58
 8005fea:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 8005fec:	6839      	ldr	r1, [r7, #0]
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff ffbc 	bl	8005f6c <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8005ffa:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8006002:	4619      	mov	r1, r3
 8006004:	6938      	ldr	r0, [r7, #16]
 8006006:	f7ff fea8 	bl	8005d5a <u8g2_font_decode_get_signed_bits>
 800600a:	4603      	mov	r3, r0
 800600c:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8006014:	4619      	mov	r1, r3
 8006016:	6938      	ldr	r0, [r7, #16]
 8006018:	f7ff fe9f 	bl	8005d5a <u8g2_font_decode_get_signed_bits>
 800601c:	4603      	mov	r3, r0
 800601e:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006026:	4619      	mov	r1, r3
 8006028:	6938      	ldr	r0, [r7, #16]
 800602a:	f7ff fe96 	bl	8005d5a <u8g2_font_decode_get_signed_bits>
 800602e:	4603      	mov	r3, r0
 8006030:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	f340 80cf 	ble.w	80061dc <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	7918      	ldrb	r0, [r3, #4]
 8006042:	7bfa      	ldrb	r2, [r7, #15]
 8006044:	7b7b      	ldrb	r3, [r7, #13]
 8006046:	4413      	add	r3, r2
 8006048:	b2db      	uxtb	r3, r3
 800604a:	425b      	negs	r3, r3
 800604c:	b2db      	uxtb	r3, r3
 800604e:	b25a      	sxtb	r2, r3
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	7b9b      	ldrb	r3, [r3, #14]
 8006054:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8006058:	f7ff fed2 	bl	8005e00 <u8g2_add_vector_x>
 800605c:	4603      	mov	r3, r0
 800605e:	461a      	mov	r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	7958      	ldrb	r0, [r3, #5]
 8006068:	7bfa      	ldrb	r2, [r7, #15]
 800606a:	7b7b      	ldrb	r3, [r7, #13]
 800606c:	4413      	add	r3, r2
 800606e:	b2db      	uxtb	r3, r3
 8006070:	425b      	negs	r3, r3
 8006072:	b2db      	uxtb	r3, r3
 8006074:	b25a      	sxtb	r2, r3
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	7b9b      	ldrb	r3, [r3, #14]
 800607a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 800607e:	f7ff fe8f 	bl	8005da0 <u8g2_add_vector_y>
 8006082:	4603      	mov	r3, r0
 8006084:	461a      	mov	r2, r3
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	791b      	ldrb	r3, [r3, #4]
 800608e:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	795b      	ldrb	r3, [r3, #5]
 8006094:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 8006096:	7dfb      	ldrb	r3, [r7, #23]
 8006098:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 800609a:	7d7b      	ldrb	r3, [r7, #21]
 800609c:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	7b9b      	ldrb	r3, [r3, #14]
 80060a2:	2b03      	cmp	r3, #3
 80060a4:	d852      	bhi.n	800614c <u8g2_font_decode_glyph+0x170>
 80060a6:	a201      	add	r2, pc, #4	; (adr r2, 80060ac <u8g2_font_decode_glyph+0xd0>)
 80060a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ac:	080060bd 	.word	0x080060bd
 80060b0:	080060d5 	.word	0x080060d5
 80060b4:	080060f9 	.word	0x080060f9
 80060b8:	08006129 	.word	0x08006129
      {
	case 0:
	    x1 += decode->glyph_width;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	7dbb      	ldrb	r3, [r7, #22]
 80060c6:	4413      	add	r3, r2
 80060c8:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 80060ca:	7bfa      	ldrb	r2, [r7, #15]
 80060cc:	7d3b      	ldrb	r3, [r7, #20]
 80060ce:	4413      	add	r3, r2
 80060d0:	753b      	strb	r3, [r7, #20]
	    break;
 80060d2:	e03b      	b.n	800614c <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
 80060d6:	7dfa      	ldrb	r2, [r7, #23]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80060dc:	7dfb      	ldrb	r3, [r7, #23]
 80060de:	3301      	adds	r3, #1
 80060e0:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80060e2:	7dbb      	ldrb	r3, [r7, #22]
 80060e4:	3301      	adds	r3, #1
 80060e6:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80060ee:	b2da      	uxtb	r2, r3
 80060f0:	7d3b      	ldrb	r3, [r7, #20]
 80060f2:	4413      	add	r3, r2
 80060f4:	753b      	strb	r3, [r7, #20]
	    break;
 80060f6:	e029      	b.n	800614c <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	7dfa      	ldrb	r2, [r7, #23]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8006106:	7dfb      	ldrb	r3, [r7, #23]
 8006108:	3301      	adds	r3, #1
 800610a:	75fb      	strb	r3, [r7, #23]
	    x1++;
 800610c:	7dbb      	ldrb	r3, [r7, #22]
 800610e:	3301      	adds	r3, #1
 8006110:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	7d7a      	ldrb	r2, [r7, #21]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800611a:	7d7b      	ldrb	r3, [r7, #21]
 800611c:	3301      	adds	r3, #1
 800611e:	757b      	strb	r3, [r7, #21]
	    y1++;
 8006120:	7d3b      	ldrb	r3, [r7, #20]
 8006122:	3301      	adds	r3, #1
 8006124:	753b      	strb	r3, [r7, #20]
	    break;	  
 8006126:	e011      	b.n	800614c <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 8006128:	7bfa      	ldrb	r2, [r7, #15]
 800612a:	7dbb      	ldrb	r3, [r7, #22]
 800612c:	4413      	add	r3, r2
 800612e:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	7d7a      	ldrb	r2, [r7, #21]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800613e:	7d7b      	ldrb	r3, [r7, #21]
 8006140:	3301      	adds	r3, #1
 8006142:	757b      	strb	r3, [r7, #21]
	    y1++;
 8006144:	7d3b      	ldrb	r3, [r7, #20]
 8006146:	3301      	adds	r3, #1
 8006148:	753b      	strb	r3, [r7, #20]
	    break;	  
 800614a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800614c:	7db8      	ldrb	r0, [r7, #22]
 800614e:	7d7a      	ldrb	r2, [r7, #21]
 8006150:	7df9      	ldrb	r1, [r7, #23]
 8006152:	7d3b      	ldrb	r3, [r7, #20]
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	4603      	mov	r3, r0
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 fbc4 	bl	80068e6 <u8g2_IsIntersection>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <u8g2_font_decode_glyph+0x18e>
	return d;
 8006164:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8006168:	e03a      	b.n	80061e0 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	2200      	movs	r2, #0
 800616e:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	2200      	movs	r2, #0
 8006174:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800617c:	4619      	mov	r1, r3
 800617e:	6938      	ldr	r0, [r7, #16]
 8006180:	f7ff fda1 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 8006184:	4603      	mov	r3, r0
 8006186:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 800618e:	4619      	mov	r1, r3
 8006190:	6938      	ldr	r0, [r7, #16]
 8006192:	f7ff fd98 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 8006196:	4603      	mov	r3, r0
 8006198:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800619a:	7afb      	ldrb	r3, [r7, #11]
 800619c:	2200      	movs	r2, #0
 800619e:	4619      	mov	r1, r3
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff fe5d 	bl	8005e60 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80061a6:	7abb      	ldrb	r3, [r7, #10]
 80061a8:	2201      	movs	r2, #1
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff fe57 	bl	8005e60 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80061b2:	2101      	movs	r1, #1
 80061b4:	6938      	ldr	r0, [r7, #16]
 80061b6:	f7ff fd86 	bl	8005cc6 <u8g2_font_decode_get_unsigned_bits>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1ec      	bne.n	800619a <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80061c6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	dd00      	ble.n	80061d0 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80061ce:	e7d2      	b.n	8006176 <u8g2_font_decode_glyph+0x19a>
	break;
 80061d0:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	7b1a      	ldrb	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  }
  return d;
 80061dc:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3718      	adds	r7, #24
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	460b      	mov	r3, r1
 80061f2:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f8:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	3317      	adds	r3, #23
 80061fe:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8006200:	887b      	ldrh	r3, [r7, #2]
 8006202:	2bff      	cmp	r3, #255	; 0xff
 8006204:	d82a      	bhi.n	800625c <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8006206:	887b      	ldrh	r3, [r7, #2]
 8006208:	2b60      	cmp	r3, #96	; 0x60
 800620a:	d907      	bls.n	800621c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8006212:	461a      	mov	r2, r3
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	4413      	add	r3, r2
 8006218:	617b      	str	r3, [r7, #20]
 800621a:	e009      	b.n	8006230 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 800621c:	887b      	ldrh	r3, [r7, #2]
 800621e:	2b40      	cmp	r3, #64	; 0x40
 8006220:	d906      	bls.n	8006230 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8006228:	461a      	mov	r2, r3
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	4413      	add	r3, r2
 800622e:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	3301      	adds	r3, #1
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d04e      	beq.n	80062d8 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	781b      	ldrb	r3, [r3, #0]
 800623e:	b29b      	uxth	r3, r3
 8006240:	887a      	ldrh	r2, [r7, #2]
 8006242:	429a      	cmp	r2, r3
 8006244:	d102      	bne.n	800624c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	3302      	adds	r3, #2
 800624a:	e049      	b.n	80062e0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	3301      	adds	r3, #1
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	4413      	add	r3, r2
 8006258:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800625a:	e7e9      	b.n	8006230 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8006262:	461a      	mov	r2, r3
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	4413      	add	r3, r2
 8006268:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800626e:	2100      	movs	r1, #0
 8006270:	6938      	ldr	r0, [r7, #16]
 8006272:	f7ff fc60 	bl	8005b36 <u8g2_font_get_word>
 8006276:	4603      	mov	r3, r0
 8006278:	461a      	mov	r2, r3
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	4413      	add	r3, r2
 800627e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8006280:	2102      	movs	r1, #2
 8006282:	6938      	ldr	r0, [r7, #16]
 8006284:	f7ff fc57 	bl	8005b36 <u8g2_font_get_word>
 8006288:	4603      	mov	r3, r0
 800628a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	3304      	adds	r3, #4
 8006290:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8006292:	89fa      	ldrh	r2, [r7, #14]
 8006294:	887b      	ldrh	r3, [r7, #2]
 8006296:	429a      	cmp	r2, r3
 8006298:	d3e9      	bcc.n	800626e <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 80062a0:	89fb      	ldrh	r3, [r7, #14]
 80062a2:	021b      	lsls	r3, r3, #8
 80062a4:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	3301      	adds	r3, #1
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	89fb      	ldrh	r3, [r7, #14]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80062b4:	89fb      	ldrh	r3, [r7, #14]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d010      	beq.n	80062dc <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80062ba:	89fa      	ldrh	r2, [r7, #14]
 80062bc:	887b      	ldrh	r3, [r7, #2]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d102      	bne.n	80062c8 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	3303      	adds	r3, #3
 80062c6:	e00b      	b.n	80062e0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	3302      	adds	r3, #2
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	4413      	add	r3, r2
 80062d4:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80062d6:	e7e0      	b.n	800629a <u8g2_font_get_glyph_data+0xb2>
	break;
 80062d8:	bf00      	nop
 80062da:	e000      	b.n	80062de <u8g2_font_get_glyph_data+0xf6>
	break;
 80062dc:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3718      	adds	r7, #24
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b084      	sub	sp, #16
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	4608      	mov	r0, r1
 80062f2:	4611      	mov	r1, r2
 80062f4:	461a      	mov	r2, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	70fb      	strb	r3, [r7, #3]
 80062fa:	460b      	mov	r3, r1
 80062fc:	70bb      	strb	r3, [r7, #2]
 80062fe:	4613      	mov	r3, r2
 8006300:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8006302:	2300      	movs	r3, #0
 8006304:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	78fa      	ldrb	r2, [r7, #3]
 800630a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  u8g2->font_decode.target_y = y;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	78ba      	ldrb	r2, [r7, #2]
 8006312:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8006316:	883b      	ldrh	r3, [r7, #0]
 8006318:	4619      	mov	r1, r3
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7ff ff64 	bl	80061e8 <u8g2_font_get_glyph_data>
 8006320:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d005      	beq.n	8006334 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8006328:	68b9      	ldr	r1, [r7, #8]
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7ff fe56 	bl	8005fdc <u8g2_font_decode_glyph>
 8006330:	4603      	mov	r3, r0
 8006332:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 8006334:	7bfb      	ldrb	r3, [r7, #15]
}
 8006336:	4618      	mov	r0, r3
 8006338:	3710      	adds	r7, #16
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
	...

08006340 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	4608      	mov	r0, r1
 800634a:	4611      	mov	r1, r2
 800634c:	461a      	mov	r2, r3
 800634e:	4603      	mov	r3, r0
 8006350:	70fb      	strb	r3, [r7, #3]
 8006352:	460b      	mov	r3, r1
 8006354:	70bb      	strb	r3, [r7, #2]
 8006356:	4613      	mov	r3, r2
 8006358:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006360:	2b03      	cmp	r3, #3
 8006362:	d833      	bhi.n	80063cc <u8g2_DrawGlyph+0x8c>
 8006364:	a201      	add	r2, pc, #4	; (adr r2, 800636c <u8g2_DrawGlyph+0x2c>)
 8006366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636a:	bf00      	nop
 800636c:	0800637d 	.word	0x0800637d
 8006370:	08006391 	.word	0x08006391
 8006374:	080063a5 	.word	0x080063a5
 8006378:	080063b9 	.word	0x080063b9
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	4798      	blx	r3
 8006384:	4603      	mov	r3, r0
 8006386:	461a      	mov	r2, r3
 8006388:	78bb      	ldrb	r3, [r7, #2]
 800638a:	4413      	add	r3, r2
 800638c:	70bb      	strb	r3, [r7, #2]
      break;
 800638e:	e01d      	b.n	80063cc <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	4798      	blx	r3
 8006398:	4603      	mov	r3, r0
 800639a:	461a      	mov	r2, r3
 800639c:	78fb      	ldrb	r3, [r7, #3]
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	70fb      	strb	r3, [r7, #3]
      break;
 80063a2:	e013      	b.n	80063cc <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	4798      	blx	r3
 80063ac:	4603      	mov	r3, r0
 80063ae:	461a      	mov	r2, r3
 80063b0:	78bb      	ldrb	r3, [r7, #2]
 80063b2:	1a9b      	subs	r3, r3, r2
 80063b4:	70bb      	strb	r3, [r7, #2]
      break;
 80063b6:	e009      	b.n	80063cc <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	4798      	blx	r3
 80063c0:	4603      	mov	r3, r0
 80063c2:	461a      	mov	r2, r3
 80063c4:	78fb      	ldrb	r3, [r7, #3]
 80063c6:	4413      	add	r3, r2
 80063c8:	70fb      	strb	r3, [r7, #3]
      break;
 80063ca:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80063cc:	883b      	ldrh	r3, [r7, #0]
 80063ce:	78ba      	ldrb	r2, [r7, #2]
 80063d0:	78f9      	ldrb	r1, [r7, #3]
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ff88 	bl	80062e8 <u8g2_font_draw_glyph>
 80063d8:	4603      	mov	r3, r0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop

080063e4 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b086      	sub	sp, #24
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	460b      	mov	r3, r1
 80063f0:	72fb      	strb	r3, [r7, #11]
 80063f2:	4613      	mov	r3, r2
 80063f4:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 fd46 	bl	8006e88 <u8x8_utf8_init>
  sum = 0;
 80063fc:	2300      	movs	r3, #0
 80063fe:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	7812      	ldrb	r2, [r2, #0]
 8006408:	4611      	mov	r1, r2
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	4798      	blx	r3
 800640e:	4603      	mov	r3, r0
 8006410:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8006412:	8abb      	ldrh	r3, [r7, #20]
 8006414:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006418:	4293      	cmp	r3, r2
 800641a:	d038      	beq.n	800648e <u8g2_draw_string+0xaa>
      break;
    str++;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3301      	adds	r3, #1
 8006420:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8006422:	8abb      	ldrh	r3, [r7, #20]
 8006424:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006428:	4293      	cmp	r3, r2
 800642a:	d0e9      	beq.n	8006400 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800642c:	8abb      	ldrh	r3, [r7, #20]
 800642e:	7aba      	ldrb	r2, [r7, #10]
 8006430:	7af9      	ldrb	r1, [r7, #11]
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f7ff ff84 	bl	8006340 <u8g2_DrawGlyph>
 8006438:	4603      	mov	r3, r0
 800643a:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006442:	2b03      	cmp	r3, #3
 8006444:	d81e      	bhi.n	8006484 <u8g2_draw_string+0xa0>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <u8g2_draw_string+0x68>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	0800645d 	.word	0x0800645d
 8006450:	08006467 	.word	0x08006467
 8006454:	08006471 	.word	0x08006471
 8006458:	0800647b 	.word	0x0800647b
      {
	case 0:
	  x += delta;
 800645c:	7afa      	ldrb	r2, [r7, #11]
 800645e:	7cfb      	ldrb	r3, [r7, #19]
 8006460:	4413      	add	r3, r2
 8006462:	72fb      	strb	r3, [r7, #11]
	  break;
 8006464:	e00e      	b.n	8006484 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8006466:	7aba      	ldrb	r2, [r7, #10]
 8006468:	7cfb      	ldrb	r3, [r7, #19]
 800646a:	4413      	add	r3, r2
 800646c:	72bb      	strb	r3, [r7, #10]
	  break;
 800646e:	e009      	b.n	8006484 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8006470:	7afa      	ldrb	r2, [r7, #11]
 8006472:	7cfb      	ldrb	r3, [r7, #19]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	72fb      	strb	r3, [r7, #11]
	  break;
 8006478:	e004      	b.n	8006484 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 800647a:	7aba      	ldrb	r2, [r7, #10]
 800647c:	7cfb      	ldrb	r3, [r7, #19]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	72bb      	strb	r3, [r7, #10]
	  break;
 8006482:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 8006484:	7dfa      	ldrb	r2, [r7, #23]
 8006486:	7cfb      	ldrb	r3, [r7, #19]
 8006488:	4413      	add	r3, r2
 800648a:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800648c:	e7b8      	b.n	8006400 <u8g2_draw_string+0x1c>
      break;
 800648e:	bf00      	nop
    }
  }
  return sum;
 8006490:	7dfb      	ldrb	r3, [r7, #23]
}
 8006492:	4618      	mov	r0, r3
 8006494:	3718      	adds	r7, #24
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop

0800649c <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	607b      	str	r3, [r7, #4]
 80064a6:	460b      	mov	r3, r1
 80064a8:	72fb      	strb	r3, [r7, #11]
 80064aa:	4613      	mov	r3, r2
 80064ac:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	4a06      	ldr	r2, [pc, #24]	; (80064cc <u8g2_DrawStr+0x30>)
 80064b2:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80064b4:	7aba      	ldrb	r2, [r7, #10]
 80064b6:	7af9      	ldrb	r1, [r7, #11]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f7ff ff92 	bl	80063e4 <u8g2_draw_string>
 80064c0:	4603      	mov	r3, r0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3710      	adds	r7, #16
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	08006ea3 	.word	0x08006ea3

080064d0 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d05d      	beq.n	800659c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f993 2075 	ldrsb.w	r2, [r3, #117]	; 0x75
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f993 2076 	ldrsb.w	r2, [r3, #118]	; 0x76
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d04d      	beq.n	800659e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006508:	2b01      	cmp	r3, #1
 800650a:	d11c      	bne.n	8006546 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f993 3077 	ldrsb.w	r3, [r3, #119]	; 0x77
 8006518:	429a      	cmp	r2, r3
 800651a:	da05      	bge.n	8006528 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f993 2077 	ldrsb.w	r2, [r3, #119]	; 0x77
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f993 3078 	ldrsb.w	r3, [r3, #120]	; 0x78
 8006534:	429a      	cmp	r2, r3
 8006536:	dd32      	ble.n	800659e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f993 2078 	ldrsb.w	r2, [r3, #120]	; 0x78
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8006544:	e02b      	b.n	800659e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f993 3082 	ldrsb.w	r3, [r3, #130]	; 0x82
 800654c:	461a      	mov	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8006554:	4619      	mov	r1, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 800655c:	440b      	add	r3, r1
 800655e:	429a      	cmp	r2, r3
 8006560:	da0d      	bge.n	800657e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8006568:	b2da      	uxtb	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8006570:	b2db      	uxtb	r3, r3
 8006572:	4413      	add	r3, r2
 8006574:	b2db      	uxtb	r3, r3
 8006576:	b25a      	sxtb	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 800658a:	429a      	cmp	r2, r3
 800658c:	dd07      	ble.n	800659e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f993 2074 	ldrsb.w	r2, [r3, #116]	; 0x74
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800659a:	e000      	b.n	800659e <u8g2_UpdateRefHeight+0xce>
    return;
 800659c:	bf00      	nop
  }  
}
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr

080065a6 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b083      	sub	sp, #12
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  return 0;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bc80      	pop	{r7}
 80065b8:	4770      	bx	lr
	...

080065bc <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a03      	ldr	r2, [pc, #12]	; (80065d4 <u8g2_SetFontPosBaseline+0x18>)
 80065c8:	655a      	str	r2, [r3, #84]	; 0x54
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bc80      	pop	{r7}
 80065d2:	4770      	bx	lr
 80065d4:	080065a7 	.word	0x080065a7

080065d8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d00b      	beq.n	8006604 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	651a      	str	r2, [r3, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	3368      	adds	r3, #104	; 0x68
 80065f6:	6839      	ldr	r1, [r7, #0]
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fabb 	bl	8005b74 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7ff ff66 	bl	80064d0 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8006604:	bf00      	nop
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	4611      	mov	r1, r2
 8006618:	461a      	mov	r2, r3
 800661a:	460b      	mov	r3, r1
 800661c:	71fb      	strb	r3, [r7, #7]
 800661e:	4613      	mov	r3, r2
 8006620:	71bb      	strb	r3, [r7, #6]
  u8g2_uint_t a = *ap;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b;
  b  = a;
 8006628:	7dfb      	ldrb	r3, [r7, #23]
 800662a:	75bb      	strb	r3, [r7, #22]
  b += *len;
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	781a      	ldrb	r2, [r3, #0]
 8006630:	7dbb      	ldrb	r3, [r7, #22]
 8006632:	4413      	add	r3, r2
 8006634:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8006636:	7dfa      	ldrb	r2, [r7, #23]
 8006638:	7dbb      	ldrb	r3, [r7, #22]
 800663a:	429a      	cmp	r2, r3
 800663c:	d90b      	bls.n	8006656 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800663e:	7dfa      	ldrb	r2, [r7, #23]
 8006640:	79bb      	ldrb	r3, [r7, #6]
 8006642:	429a      	cmp	r2, r3
 8006644:	d205      	bcs.n	8006652 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8006646:	79bb      	ldrb	r3, [r7, #6]
 8006648:	75bb      	strb	r3, [r7, #22]
      b--;
 800664a:	7dbb      	ldrb	r3, [r7, #22]
 800664c:	3b01      	subs	r3, #1
 800664e:	75bb      	strb	r3, [r7, #22]
 8006650:	e001      	b.n	8006656 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8006652:	79fb      	ldrb	r3, [r7, #7]
 8006654:	75fb      	strb	r3, [r7, #23]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8006656:	7dfa      	ldrb	r2, [r7, #23]
 8006658:	79bb      	ldrb	r3, [r7, #6]
 800665a:	429a      	cmp	r2, r3
 800665c:	d301      	bcc.n	8006662 <u8g2_clip_intersection2+0x56>
    return 0;
 800665e:	2300      	movs	r3, #0
 8006660:	e01c      	b.n	800669c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8006662:	7dba      	ldrb	r2, [r7, #22]
 8006664:	79fb      	ldrb	r3, [r7, #7]
 8006666:	429a      	cmp	r2, r3
 8006668:	d801      	bhi.n	800666e <u8g2_clip_intersection2+0x62>
    return 0;
 800666a:	2300      	movs	r3, #0
 800666c:	e016      	b.n	800669c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800666e:	7dfa      	ldrb	r2, [r7, #23]
 8006670:	79fb      	ldrb	r3, [r7, #7]
 8006672:	429a      	cmp	r2, r3
 8006674:	d201      	bcs.n	800667a <u8g2_clip_intersection2+0x6e>
    a = c;
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	75fb      	strb	r3, [r7, #23]
  if ( b > d )
 800667a:	7dba      	ldrb	r2, [r7, #22]
 800667c:	79bb      	ldrb	r3, [r7, #6]
 800667e:	429a      	cmp	r2, r3
 8006680:	d901      	bls.n	8006686 <u8g2_clip_intersection2+0x7a>
    b = d;
 8006682:	79bb      	ldrb	r3, [r7, #6]
 8006684:	75bb      	strb	r3, [r7, #22]
  
  *ap = a;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	7dfa      	ldrb	r2, [r7, #23]
 800668a:	701a      	strb	r2, [r3, #0]
  b -= a;
 800668c:	7dba      	ldrb	r2, [r7, #22]
 800668e:	7dfb      	ldrb	r3, [r7, #23]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	75bb      	strb	r3, [r7, #22]
  *len = b;
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	7dba      	ldrb	r2, [r7, #22]
 8006698:	701a      	strb	r2, [r3, #0]
  return 1;
 800669a:	2301      	movs	r3, #1
}
 800669c:	4618      	mov	r0, r3
 800669e:	371c      	adds	r7, #28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bc80      	pop	{r7}
 80066a4:	4770      	bx	lr

080066a6 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80066a6:	b590      	push	{r4, r7, lr}
 80066a8:	b085      	sub	sp, #20
 80066aa:	af02      	add	r7, sp, #8
 80066ac:	6078      	str	r0, [r7, #4]
 80066ae:	4608      	mov	r0, r1
 80066b0:	4611      	mov	r1, r2
 80066b2:	461a      	mov	r2, r3
 80066b4:	4603      	mov	r3, r0
 80066b6:	70fb      	strb	r3, [r7, #3]
 80066b8:	460b      	mov	r3, r1
 80066ba:	70bb      	strb	r3, [r7, #2]
 80066bc:	4613      	mov	r3, r2
 80066be:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066c6:	78ba      	ldrb	r2, [r7, #2]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80066d0:	7878      	ldrb	r0, [r7, #1]
 80066d2:	78ba      	ldrb	r2, [r7, #2]
 80066d4:	78f9      	ldrb	r1, [r7, #3]
 80066d6:	7e3b      	ldrb	r3, [r7, #24]
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	4603      	mov	r3, r0
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	47a0      	blx	r4
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd90      	pop	{r4, r7, pc}

080066e8 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80066e8:	b590      	push	{r4, r7, lr}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af02      	add	r7, sp, #8
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	4608      	mov	r0, r1
 80066f2:	4611      	mov	r1, r2
 80066f4:	461a      	mov	r2, r3
 80066f6:	4603      	mov	r3, r0
 80066f8:	70fb      	strb	r3, [r7, #3]
 80066fa:	460b      	mov	r3, r1
 80066fc:	70bb      	strb	r3, [r7, #2]
 80066fe:	4613      	mov	r3, r2
 8006700:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006708:	2b00      	cmp	r3, #0
 800670a:	d06d      	beq.n	80067e8 <u8g2_DrawHVLine+0x100>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800670c:	787b      	ldrb	r3, [r7, #1]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d06a      	beq.n	80067e8 <u8g2_DrawHVLine+0x100>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8006712:	787b      	ldrb	r3, [r7, #1]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d918      	bls.n	800674a <u8g2_DrawHVLine+0x62>
      {
	if ( dir == 2 )
 8006718:	7e3b      	ldrb	r3, [r7, #24]
 800671a:	2b02      	cmp	r3, #2
 800671c:	d109      	bne.n	8006732 <u8g2_DrawHVLine+0x4a>
	{
	  x -= len;
 800671e:	78fa      	ldrb	r2, [r7, #3]
 8006720:	787b      	ldrb	r3, [r7, #1]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	b2db      	uxtb	r3, r3
 8006726:	70fb      	strb	r3, [r7, #3]
	  x++;
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	3301      	adds	r3, #1
 800672c:	b2db      	uxtb	r3, r3
 800672e:	70fb      	strb	r3, [r7, #3]
 8006730:	e00b      	b.n	800674a <u8g2_DrawHVLine+0x62>
	}
	else if ( dir == 3 )
 8006732:	7e3b      	ldrb	r3, [r7, #24]
 8006734:	2b03      	cmp	r3, #3
 8006736:	d108      	bne.n	800674a <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
 8006738:	78ba      	ldrb	r2, [r7, #2]
 800673a:	787b      	ldrb	r3, [r7, #1]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	b2db      	uxtb	r3, r3
 8006740:	70bb      	strb	r3, [r7, #2]
	  y++;
 8006742:	78bb      	ldrb	r3, [r7, #2]
 8006744:	3301      	adds	r3, #1
 8006746:	b2db      	uxtb	r3, r3
 8006748:	70bb      	strb	r3, [r7, #2]
	}
      }
      dir &= 1;  
 800674a:	7e3b      	ldrb	r3, [r7, #24]
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	763b      	strb	r3, [r7, #24]
      
      /* clip against the user window */
      if ( dir == 0 )
 8006752:	7e3b      	ldrb	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d119      	bne.n	800678c <u8g2_DrawHVLine+0xa4>
      {
	if ( y < u8g2->user_y0 )
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 800675e:	78bb      	ldrb	r3, [r7, #2]
 8006760:	429a      	cmp	r2, r3
 8006762:	d838      	bhi.n	80067d6 <u8g2_DrawHVLine+0xee>
	  return;
	if ( y >= u8g2->user_y1 )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800676a:	78bb      	ldrb	r3, [r7, #2]
 800676c:	429a      	cmp	r2, r3
 800676e:	d934      	bls.n	80067da <u8g2_DrawHVLine+0xf2>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800677c:	1c79      	adds	r1, r7, #1
 800677e:	1cf8      	adds	r0, r7, #3
 8006780:	f7ff ff44 	bl	800660c <u8g2_clip_intersection2>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d119      	bne.n	80067be <u8g2_DrawHVLine+0xd6>
	  return;
 800678a:	e02d      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006792:	78fb      	ldrb	r3, [r7, #3]
 8006794:	429a      	cmp	r2, r3
 8006796:	d822      	bhi.n	80067de <u8g2_DrawHVLine+0xf6>
	  return;
	if ( x >= u8g2->user_x1 )
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800679e:	78fb      	ldrb	r3, [r7, #3]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d91e      	bls.n	80067e2 <u8g2_DrawHVLine+0xfa>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80067b0:	1c79      	adds	r1, r7, #1
 80067b2:	1cb8      	adds	r0, r7, #2
 80067b4:	f7ff ff2a 	bl	800660c <u8g2_clip_intersection2>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d013      	beq.n	80067e6 <u8g2_DrawHVLine+0xfe>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c2:	689c      	ldr	r4, [r3, #8]
 80067c4:	78f9      	ldrb	r1, [r7, #3]
 80067c6:	78ba      	ldrb	r2, [r7, #2]
 80067c8:	7878      	ldrb	r0, [r7, #1]
 80067ca:	7e3b      	ldrb	r3, [r7, #24]
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	4603      	mov	r3, r0
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	47a0      	blx	r4
 80067d4:	e008      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
	  return;
 80067d6:	bf00      	nop
 80067d8:	e006      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
	  return;
 80067da:	bf00      	nop
 80067dc:	e004      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
	  return;
 80067de:	bf00      	nop
 80067e0:	e002      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
	  return;
 80067e2:	bf00      	nop
 80067e4:	e000      	b.n	80067e8 <u8g2_DrawHVLine+0x100>
	  return;
 80067e6:	bf00      	nop
    }
}
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd90      	pop	{r4, r7, pc}

080067ee <u8g2_DrawPixel>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b084      	sub	sp, #16
 80067f2:	af02      	add	r7, sp, #8
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	460b      	mov	r3, r1
 80067f8:	70fb      	strb	r3, [r7, #3]
 80067fa:	4613      	mov	r3, r2
 80067fc:	70bb      	strb	r3, [r7, #2]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006804:	78ba      	ldrb	r2, [r7, #2]
 8006806:	429a      	cmp	r2, r3
 8006808:	d31a      	bcc.n	8006840 <u8g2_DrawPixel+0x52>
    return;
  if ( y >= u8g2->user_y1 )
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006810:	78ba      	ldrb	r2, [r7, #2]
 8006812:	429a      	cmp	r2, r3
 8006814:	d216      	bcs.n	8006844 <u8g2_DrawPixel+0x56>
    return;
  if ( x < u8g2->user_x0 )
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800681c:	78fa      	ldrb	r2, [r7, #3]
 800681e:	429a      	cmp	r2, r3
 8006820:	d312      	bcc.n	8006848 <u8g2_DrawPixel+0x5a>
    return;
  if ( x >= u8g2->user_x1 )
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006828:	78fa      	ldrb	r2, [r7, #3]
 800682a:	429a      	cmp	r2, r3
 800682c:	d20e      	bcs.n	800684c <u8g2_DrawPixel+0x5e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800682e:	78ba      	ldrb	r2, [r7, #2]
 8006830:	78f9      	ldrb	r1, [r7, #3]
 8006832:	2300      	movs	r3, #0
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	2301      	movs	r3, #1
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7ff ff55 	bl	80066e8 <u8g2_DrawHVLine>
 800683e:	e006      	b.n	800684e <u8g2_DrawPixel+0x60>
    return;
 8006840:	bf00      	nop
 8006842:	e004      	b.n	800684e <u8g2_DrawPixel+0x60>
    return;
 8006844:	bf00      	nop
 8006846:	e002      	b.n	800684e <u8g2_DrawPixel+0x60>
    return;
 8006848:	bf00      	nop
 800684a:	e000      	b.n	800684e <u8g2_DrawPixel+0x60>
    return;
 800684c:	bf00      	nop
}
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	78fa      	ldrb	r2, [r7, #3]
 8006864:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  if ( color >= 3 )
 8006868:	78fb      	ldrb	r3, [r7, #3]
 800686a:	2b02      	cmp	r3, #2
 800686c:	d903      	bls.n	8006876 <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	bc80      	pop	{r7}
 800687e:	4770      	bx	lr

08006880 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8006880:	b490      	push	{r4, r7}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	4604      	mov	r4, r0
 8006888:	4608      	mov	r0, r1
 800688a:	4611      	mov	r1, r2
 800688c:	461a      	mov	r2, r3
 800688e:	4623      	mov	r3, r4
 8006890:	71fb      	strb	r3, [r7, #7]
 8006892:	4603      	mov	r3, r0
 8006894:	71bb      	strb	r3, [r7, #6]
 8006896:	460b      	mov	r3, r1
 8006898:	717b      	strb	r3, [r7, #5]
 800689a:	4613      	mov	r3, r2
 800689c:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 800689e:	797a      	ldrb	r2, [r7, #5]
 80068a0:	79bb      	ldrb	r3, [r7, #6]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d20d      	bcs.n	80068c2 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80068a6:	793a      	ldrb	r2, [r7, #4]
 80068a8:	79fb      	ldrb	r3, [r7, #7]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d901      	bls.n	80068b2 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e014      	b.n	80068dc <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80068b2:	797a      	ldrb	r2, [r7, #5]
 80068b4:	793b      	ldrb	r3, [r7, #4]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d901      	bls.n	80068be <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e00e      	b.n	80068dc <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80068be:	2300      	movs	r3, #0
 80068c0:	e00c      	b.n	80068dc <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80068c2:	793a      	ldrb	r2, [r7, #4]
 80068c4:	79fb      	ldrb	r3, [r7, #7]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d907      	bls.n	80068da <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80068ca:	797a      	ldrb	r2, [r7, #5]
 80068cc:	793b      	ldrb	r3, [r7, #4]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d901      	bls.n	80068d6 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e002      	b.n	80068dc <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80068d6:	2300      	movs	r3, #0
 80068d8:	e000      	b.n	80068dc <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80068da:	2300      	movs	r3, #0
    }
  }
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3708      	adds	r7, #8
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bc90      	pop	{r4, r7}
 80068e4:	4770      	bx	lr

080068e6 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b082      	sub	sp, #8
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
 80068ee:	4608      	mov	r0, r1
 80068f0:	4611      	mov	r1, r2
 80068f2:	461a      	mov	r2, r3
 80068f4:	4603      	mov	r3, r0
 80068f6:	70fb      	strb	r3, [r7, #3]
 80068f8:	460b      	mov	r3, r1
 80068fa:	70bb      	strb	r3, [r7, #2]
 80068fc:	4613      	mov	r3, r2
 80068fe:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 0047 	ldrb.w	r0, [r3, #71]	; 0x47
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 800690c:	7c3b      	ldrb	r3, [r7, #16]
 800690e:	78ba      	ldrb	r2, [r7, #2]
 8006910:	f7ff ffb6 	bl	8006880 <u8g2_is_intersection_decision_tree>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <u8g2_IsIntersection+0x38>
    return 0; 
 800691a:	2300      	movs	r3, #0
 800691c:	e00a      	b.n	8006934 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 0045 	ldrb.w	r0, [r3, #69]	; 0x45
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
 800692a:	787b      	ldrb	r3, [r7, #1]
 800692c:	78fa      	ldrb	r2, [r7, #3]
 800692e:	f7ff ffa7 	bl	8006880 <u8g2_is_intersection_decision_tree>
 8006932:	4603      	mov	r3, r0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3708      	adds	r7, #8
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	4608      	mov	r0, r1
 8006946:	4611      	mov	r1, r2
 8006948:	461a      	mov	r2, r3
 800694a:	4603      	mov	r3, r0
 800694c:	70fb      	strb	r3, [r7, #3]
 800694e:	460b      	mov	r3, r1
 8006950:	70bb      	strb	r3, [r7, #2]
 8006952:	4613      	mov	r3, r2
 8006954:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 8006956:	2300      	movs	r3, #0
 8006958:	727b      	strb	r3, [r7, #9]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 800695a:	78fa      	ldrb	r2, [r7, #3]
 800695c:	787b      	ldrb	r3, [r7, #1]
 800695e:	429a      	cmp	r2, r3
 8006960:	d904      	bls.n	800696c <u8g2_DrawLine+0x30>
 8006962:	78fa      	ldrb	r2, [r7, #3]
 8006964:	787b      	ldrb	r3, [r7, #1]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	737b      	strb	r3, [r7, #13]
 800696a:	e003      	b.n	8006974 <u8g2_DrawLine+0x38>
 800696c:	787a      	ldrb	r2, [r7, #1]
 800696e:	78fb      	ldrb	r3, [r7, #3]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	737b      	strb	r3, [r7, #13]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8006974:	78ba      	ldrb	r2, [r7, #2]
 8006976:	7e3b      	ldrb	r3, [r7, #24]
 8006978:	429a      	cmp	r2, r3
 800697a:	d904      	bls.n	8006986 <u8g2_DrawLine+0x4a>
 800697c:	78ba      	ldrb	r2, [r7, #2]
 800697e:	7e3b      	ldrb	r3, [r7, #24]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	733b      	strb	r3, [r7, #12]
 8006984:	e003      	b.n	800698e <u8g2_DrawLine+0x52>
 8006986:	7e3a      	ldrb	r2, [r7, #24]
 8006988:	78bb      	ldrb	r3, [r7, #2]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	733b      	strb	r3, [r7, #12]

  if ( dy > dx ) 
 800698e:	7b3a      	ldrb	r2, [r7, #12]
 8006990:	7b7b      	ldrb	r3, [r7, #13]
 8006992:	429a      	cmp	r2, r3
 8006994:	d913      	bls.n	80069be <u8g2_DrawLine+0x82>
  {
    swapxy = 1;
 8006996:	2301      	movs	r3, #1
 8006998:	727b      	strb	r3, [r7, #9]
    tmp = dx; dx =dy; dy = tmp;
 800699a:	7b7b      	ldrb	r3, [r7, #13]
 800699c:	723b      	strb	r3, [r7, #8]
 800699e:	7b3b      	ldrb	r3, [r7, #12]
 80069a0:	737b      	strb	r3, [r7, #13]
 80069a2:	7a3b      	ldrb	r3, [r7, #8]
 80069a4:	733b      	strb	r3, [r7, #12]
    tmp = x1; x1 =y1; y1 = tmp;
 80069a6:	78fb      	ldrb	r3, [r7, #3]
 80069a8:	723b      	strb	r3, [r7, #8]
 80069aa:	78bb      	ldrb	r3, [r7, #2]
 80069ac:	70fb      	strb	r3, [r7, #3]
 80069ae:	7a3b      	ldrb	r3, [r7, #8]
 80069b0:	70bb      	strb	r3, [r7, #2]
    tmp = x2; x2 =y2; y2 = tmp;
 80069b2:	787b      	ldrb	r3, [r7, #1]
 80069b4:	723b      	strb	r3, [r7, #8]
 80069b6:	7e3b      	ldrb	r3, [r7, #24]
 80069b8:	707b      	strb	r3, [r7, #1]
 80069ba:	7a3b      	ldrb	r3, [r7, #8]
 80069bc:	763b      	strb	r3, [r7, #24]
  }
  if ( x1 > x2 ) 
 80069be:	78fa      	ldrb	r2, [r7, #3]
 80069c0:	787b      	ldrb	r3, [r7, #1]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d90b      	bls.n	80069de <u8g2_DrawLine+0xa2>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 80069c6:	78fb      	ldrb	r3, [r7, #3]
 80069c8:	723b      	strb	r3, [r7, #8]
 80069ca:	787b      	ldrb	r3, [r7, #1]
 80069cc:	70fb      	strb	r3, [r7, #3]
 80069ce:	7a3b      	ldrb	r3, [r7, #8]
 80069d0:	707b      	strb	r3, [r7, #1]
    tmp = y1; y1 =y2; y2 = tmp;
 80069d2:	78bb      	ldrb	r3, [r7, #2]
 80069d4:	723b      	strb	r3, [r7, #8]
 80069d6:	7e3b      	ldrb	r3, [r7, #24]
 80069d8:	70bb      	strb	r3, [r7, #2]
 80069da:	7a3b      	ldrb	r3, [r7, #8]
 80069dc:	763b      	strb	r3, [r7, #24]
  }
  err = dx >> 1;
 80069de:	7b7b      	ldrb	r3, [r7, #13]
 80069e0:	085b      	lsrs	r3, r3, #1
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	72fb      	strb	r3, [r7, #11]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 80069e6:	7e3a      	ldrb	r2, [r7, #24]
 80069e8:	78bb      	ldrb	r3, [r7, #2]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d902      	bls.n	80069f4 <u8g2_DrawLine+0xb8>
 80069ee:	2301      	movs	r3, #1
 80069f0:	72bb      	strb	r3, [r7, #10]
 80069f2:	e001      	b.n	80069f8 <u8g2_DrawLine+0xbc>
 80069f4:	23ff      	movs	r3, #255	; 0xff
 80069f6:	72bb      	strb	r3, [r7, #10]
  y = y1;
 80069f8:	78bb      	ldrb	r3, [r7, #2]
 80069fa:	73bb      	strb	r3, [r7, #14]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
 80069fc:	787b      	ldrb	r3, [r7, #1]
 80069fe:	2bff      	cmp	r3, #255	; 0xff
 8006a00:	d102      	bne.n	8006a08 <u8g2_DrawLine+0xcc>
    x2--;
 8006a02:	787b      	ldrb	r3, [r7, #1]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	707b      	strb	r3, [r7, #1]
#else
  if ( x2 == 0xffff )
    x2--;
#endif

  for( x = x1; x <= x2; x++ )
 8006a08:	78fb      	ldrb	r3, [r7, #3]
 8006a0a:	73fb      	strb	r3, [r7, #15]
 8006a0c:	e024      	b.n	8006a58 <u8g2_DrawLine+0x11c>
  {
    if ( swapxy == 0 ) 
 8006a0e:	7a7b      	ldrb	r3, [r7, #9]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d106      	bne.n	8006a22 <u8g2_DrawLine+0xe6>
      u8g2_DrawPixel(u8g2, x, y); 
 8006a14:	7bba      	ldrb	r2, [r7, #14]
 8006a16:	7bfb      	ldrb	r3, [r7, #15]
 8006a18:	4619      	mov	r1, r3
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7ff fee7 	bl	80067ee <u8g2_DrawPixel>
 8006a20:	e005      	b.n	8006a2e <u8g2_DrawLine+0xf2>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 8006a22:	7bfa      	ldrb	r2, [r7, #15]
 8006a24:	7bbb      	ldrb	r3, [r7, #14]
 8006a26:	4619      	mov	r1, r3
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7ff fee0 	bl	80067ee <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 8006a2e:	7afa      	ldrb	r2, [r7, #11]
 8006a30:	7b3b      	ldrb	r3, [r7, #12]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	72fb      	strb	r3, [r7, #11]
    if ( err < 0 ) 
 8006a38:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	da08      	bge.n	8006a52 <u8g2_DrawLine+0x116>
    {
      y += (u8g2_uint_t)ystep;
 8006a40:	7aba      	ldrb	r2, [r7, #10]
 8006a42:	7bbb      	ldrb	r3, [r7, #14]
 8006a44:	4413      	add	r3, r2
 8006a46:	73bb      	strb	r3, [r7, #14]
      err += (u8g2_uint_t)dx;
 8006a48:	7afa      	ldrb	r2, [r7, #11]
 8006a4a:	7b7b      	ldrb	r3, [r7, #13]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	72fb      	strb	r3, [r7, #11]
  for( x = x1; x <= x2; x++ )
 8006a52:	7bfb      	ldrb	r3, [r7, #15]
 8006a54:	3301      	adds	r3, #1
 8006a56:	73fb      	strb	r3, [r7, #15]
 8006a58:	7bfa      	ldrb	r2, [r7, #15]
 8006a5a:	787b      	ldrb	r3, [r7, #1]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d9d6      	bls.n	8006a0e <u8g2_DrawLine+0xd2>
    }
  }
}
 8006a60:	bf00      	nop
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	4608      	mov	r0, r1
 8006a72:	4611      	mov	r1, r2
 8006a74:	461a      	mov	r2, r3
 8006a76:	4603      	mov	r3, r0
 8006a78:	70fb      	strb	r3, [r7, #3]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	70bb      	strb	r3, [r7, #2]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8006a82:	78bb      	ldrb	r3, [r7, #2]
 8006a84:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8006a86:	7cfb      	ldrb	r3, [r7, #19]
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8006a92:	7c3a      	ldrb	r2, [r7, #16]
 8006a94:	7cfb      	ldrb	r3, [r7, #19]
 8006a96:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9a:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d801      	bhi.n	8006ab2 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8006aae:	7c3b      	ldrb	r3, [r7, #16]
 8006ab0:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d001      	beq.n	8006ac0 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8006abc:	7c3b      	ldrb	r3, [r7, #16]
 8006abe:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8006ac0:	78bb      	ldrb	r3, [r7, #2]
 8006ac2:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8006ac4:	89fb      	ldrh	r3, [r7, #14]
 8006ac6:	f023 0307 	bic.w	r3, r3, #7
 8006aca:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	7c1b      	ldrb	r3, [r3, #16]
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	89fa      	ldrh	r2, [r7, #14]
 8006ad6:	fb02 f303 	mul.w	r3, r2, r3
 8006ada:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae0:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8006ae2:	89fb      	ldrh	r3, [r7, #14]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]
  ptr += x;
 8006aea:	78fb      	ldrb	r3, [r7, #3]
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	4413      	add	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8006af2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d117      	bne.n	8006b2a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	781a      	ldrb	r2, [r3, #0]
 8006afe:	7cbb      	ldrb	r3, [r7, #18]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	b2da      	uxtb	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	781a      	ldrb	r2, [r3, #0]
 8006b0c:	7c7b      	ldrb	r3, [r7, #17]
 8006b0e:	4053      	eors	r3, r2
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	701a      	strb	r2, [r3, #0]
	ptr++;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	617b      	str	r3, [r7, #20]
	len--;
 8006b1c:	787b      	ldrb	r3, [r7, #1]
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 8006b22:	787b      	ldrb	r3, [r7, #1]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1e8      	bne.n	8006afa <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8006b28:	e039      	b.n	8006b9e <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	781a      	ldrb	r2, [r3, #0]
 8006b2e:	7cbb      	ldrb	r3, [r7, #18]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	781a      	ldrb	r2, [r3, #0]
 8006b3c:	7c7b      	ldrb	r3, [r7, #17]
 8006b3e:	4053      	eors	r3, r2
 8006b40:	b2da      	uxtb	r2, r3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8006b46:	7cfb      	ldrb	r3, [r7, #19]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8006b4c:	7cfb      	ldrb	r3, [r7, #19]
 8006b4e:	f003 0307 	and.w	r3, r3, #7
 8006b52:	74fb      	strb	r3, [r7, #19]
      len--;
 8006b54:	787b      	ldrb	r3, [r7, #1]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8006b5a:	7cfb      	ldrb	r3, [r7, #19]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d115      	bne.n	8006b8c <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b66:	461a      	mov	r2, r3
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d801      	bhi.n	8006b7c <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d008      	beq.n	8006b98 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8006b86:	2301      	movs	r3, #1
 8006b88:	747b      	strb	r3, [r7, #17]
 8006b8a:	e005      	b.n	8006b98 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8006b8c:	7cbb      	ldrb	r3, [r7, #18]
 8006b8e:	005b      	lsls	r3, r3, #1
 8006b90:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8006b92:	7c7b      	ldrb	r3, [r7, #17]
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8006b98:	787b      	ldrb	r3, [r7, #1]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1c5      	bne.n	8006b2a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr

08006ba8 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  u8g2->clip_y0 = 0;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	22ff      	movs	r2, #255	; 0xff
 8006bc4:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	22ff      	movs	r2, #255	; 0xff
 8006bcc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  u8g2->cb->update_page_win(u8g2);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	4798      	blx	r3
}
 8006bda:	bf00      	nop
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b084      	sub	sp, #16
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	60f8      	str	r0, [r7, #12]
 8006bea:	60b9      	str	r1, [r7, #8]
 8006bec:	603b      	str	r3, [r7, #0]
 8006bee:	4613      	mov	r3, r2
 8006bf0:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	651a      	str	r2, [r3, #80]	; 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	631a      	str	r2, [r3, #48]	; 0x30
  
  u8g2->tile_buf_ptr = buf;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	639a      	str	r2, [r3, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	79fa      	ldrb	r2, [r7, #7]
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  u8g2->tile_curr_row = 0;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
  u8g2->bitmap_transparency = 0;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
  
  u8g2->draw_color = 1;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  u8g2->is_auto_page_clear = 1;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
  
  u8g2->cb = u8g2_cb;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	69ba      	ldr	r2, [r7, #24]
 8006c38:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f7ff ffaf 	bl	8006ba8 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f7ff fcb6 	bl	80065bc <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 8006c58:	bf00      	nop
 8006c5a:	3710      	adds	r7, #16
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c74:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006c76:	7bfb      	ldrb	r3, [r7, #15]
 8006c78:	00db      	lsls	r3, r3, #3
 8006c7a:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	7bfa      	ldrb	r2, [r7, #15]
 8006c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  
  t = display_info->tile_width;
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	7c1b      	ldrb	r3, [r3, #16]
 8006c88:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8006c8a:	7bfb      	ldrb	r3, [r7, #15]
 8006c8c:	2b1f      	cmp	r3, #31
 8006c8e:	d901      	bls.n	8006c94 <u8g2_update_dimension_common+0x34>
    t = 31;
 8006c90:	231f      	movs	r3, #31
 8006c92:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 8006c94:	7bfb      	ldrb	r3, [r7, #15]
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	7bfa      	ldrb	r2, [r7, #15]
 8006c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_curr_row;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ca8:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
 8006cac:	00db      	lsls	r3, r3, #3
 8006cae:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	7bfa      	ldrb	r2, [r7, #15]
 8006cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  t = u8g2->tile_buf_height;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cbe:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8006cc0:	7bfb      	ldrb	r3, [r7, #15]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
 8006cc8:	4413      	add	r3, r2
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	7c52      	ldrb	r2, [r2, #17]
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	dd06      	ble.n	8006ce0 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	7c5a      	ldrb	r2, [r3, #17]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->buf_y1 = u8g2->buf_y0;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8006d04:	7bfb      	ldrb	r3, [r7, #15]
 8006d06:	4413      	add	r3, r2
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	22f0      	movs	r2, #240	; 0xf0
 8006d14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if ( display_info->pixel_width <= 240 )
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	8a9b      	ldrh	r3, [r3, #20]
 8006d1c:	2bf0      	cmp	r3, #240	; 0xf0
 8006d1e:	d805      	bhi.n	8006d2c <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	8a9b      	ldrh	r3, [r3, #20]
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->height = display_info->pixel_height;
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	8adb      	ldrh	r3, [r3, #22]
 8006d30:	b2da      	uxtb	r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
#endif

}
 8006d38:	bf00      	nop
 8006d3a:	3714      	adds	r7, #20
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bc80      	pop	{r7}
 8006d40:	4770      	bx	lr

08006d42 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8006d42:	b580      	push	{r7, lr}
 8006d44:	b084      	sub	sp, #16
 8006d46:	af02      	add	r7, sp, #8
 8006d48:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	4603      	mov	r3, r0
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7ff fdbd 	bl	80068e6 <u8g2_IsIntersection>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d104      	bne.n	8006d7c <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8006d7a:	e03b      	b.n	8006df4 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d205      	bcs.n	8006da0 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d905      	bls.n	8006dbc <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d205      	bcs.n	8006dd8 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d905      	bls.n	8006df4 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8006df4:	bf00      	nop
 8006df6:	3708      	adds	r7, #8
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f7ff ff2b 	bl	8006c60 <u8g2_update_dimension_common>
}
 8006e0a:	bf00      	nop
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b082      	sub	sp, #8
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  
  u8g2->user_y0 = u8g2->buf_y0;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->user_y1 = u8g2->buf_y1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7ff ff7b 	bl	8006d42 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8006e4c:	bf00      	nop
 8006e4e:	3708      	adds	r7, #8
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af02      	add	r7, sp, #8
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	4608      	mov	r0, r1
 8006e5e:	4611      	mov	r1, r2
 8006e60:	461a      	mov	r2, r3
 8006e62:	4603      	mov	r3, r0
 8006e64:	70fb      	strb	r3, [r7, #3]
 8006e66:	460b      	mov	r3, r1
 8006e68:	70bb      	strb	r3, [r7, #2]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8006e6e:	7878      	ldrb	r0, [r7, #1]
 8006e70:	78ba      	ldrb	r2, [r7, #2]
 8006e72:	78f9      	ldrb	r1, [r7, #3]
 8006e74:	7c3b      	ldrb	r3, [r7, #16]
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	4603      	mov	r3, r0
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7ff fc13 	bl	80066a6 <u8g2_draw_hv_line_2dir>
}
 8006e80:	bf00      	nop
 8006e82:	3708      	adds	r7, #8
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bc80      	pop	{r7}
 8006ea0:	4770      	bx	lr

08006ea2 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	460b      	mov	r3, r1
 8006eac:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8006eae:	78fb      	ldrb	r3, [r7, #3]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d002      	beq.n	8006eba <u8x8_ascii_next+0x18>
 8006eb4:	78fb      	ldrb	r3, [r7, #3]
 8006eb6:	2b0a      	cmp	r3, #10
 8006eb8:	d102      	bne.n	8006ec0 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8006eba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ebe:	e001      	b.n	8006ec4 <u8x8_ascii_next+0x22>
  return b;
 8006ec0:	78fb      	ldrb	r3, [r7, #3]
 8006ec2:	b29b      	uxth	r3, r3
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bc80      	pop	{r7}
 8006ecc:	4770      	bx	lr

08006ece <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006ece:	b590      	push	{r4, r7, lr}
 8006ed0:	b085      	sub	sp, #20
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	60f8      	str	r0, [r7, #12]
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	607a      	str	r2, [r7, #4]
 8006eda:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	691c      	ldr	r4, [r3, #16]
 8006ee0:	7afa      	ldrb	r2, [r7, #11]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2117      	movs	r1, #23
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	47a0      	blx	r4
 8006eea:	4603      	mov	r3, r0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3714      	adds	r7, #20
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd90      	pop	{r4, r7, pc}

08006ef4 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	460b      	mov	r3, r1
 8006efe:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8006f00:	1cfb      	adds	r3, r7, #3
 8006f02:	461a      	mov	r2, r3
 8006f04:	2101      	movs	r1, #1
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7ff ffe1 	bl	8006ece <u8x8_byte_SendBytes>
 8006f0c:	4603      	mov	r3, r0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3708      	adds	r7, #8
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 8006f16:	b590      	push	{r4, r7, lr}
 8006f18:	b083      	sub	sp, #12
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	691c      	ldr	r4, [r3, #16]
 8006f22:	2300      	movs	r3, #0
 8006f24:	2200      	movs	r2, #0
 8006f26:	2118      	movs	r1, #24
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	47a0      	blx	r4
 8006f2c:	4603      	mov	r3, r0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd90      	pop	{r4, r7, pc}

08006f36 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 8006f36:	b590      	push	{r4, r7, lr}
 8006f38:	b083      	sub	sp, #12
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	691c      	ldr	r4, [r3, #16]
 8006f42:	2300      	movs	r3, #0
 8006f44:	2200      	movs	r2, #0
 8006f46:	2119      	movs	r1, #25
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	47a0      	blx	r4
 8006f4c:	4603      	mov	r3, r0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd90      	pop	{r4, r7, pc}

08006f56 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8006f56:	b590      	push	{r4, r7, lr}
 8006f58:	b083      	sub	sp, #12
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	460b      	mov	r3, r1
 8006f60:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68dc      	ldr	r4, [r3, #12]
 8006f66:	78fa      	ldrb	r2, [r7, #3]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	2115      	movs	r1, #21
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	47a0      	blx	r4
 8006f70:	4603      	mov	r3, r0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	370c      	adds	r7, #12
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd90      	pop	{r4, r7, pc}

08006f7a <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8006f7a:	b590      	push	{r4, r7, lr}
 8006f7c:	b083      	sub	sp, #12
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
 8006f82:	460b      	mov	r3, r1
 8006f84:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68dc      	ldr	r4, [r3, #12]
 8006f8a:	78fa      	ldrb	r2, [r7, #3]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	2116      	movs	r1, #22
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	47a0      	blx	r4
 8006f94:	4603      	mov	r3, r0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd90      	pop	{r4, r7, pc}

08006f9e <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006f9e:	b590      	push	{r4, r7, lr}
 8006fa0:	b085      	sub	sp, #20
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	60f8      	str	r0, [r7, #12]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	607a      	str	r2, [r7, #4]
 8006faa:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	68dc      	ldr	r4, [r3, #12]
 8006fb0:	7afa      	ldrb	r2, [r7, #11]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2117      	movs	r1, #23
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	47a0      	blx	r4
 8006fba:	4603      	mov	r3, r0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd90      	pop	{r4, r7, pc}

08006fc4 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8006fc4:	b590      	push	{r4, r7, lr}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68dc      	ldr	r4, [r3, #12]
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	2118      	movs	r1, #24
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	47a0      	blx	r4
 8006fda:	4603      	mov	r3, r0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd90      	pop	{r4, r7, pc}

08006fe4 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8006fe4:	b590      	push	{r4, r7, lr}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	68dc      	ldr	r4, [r3, #12]
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	2119      	movs	r1, #25
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	47a0      	blx	r4
 8006ffa:	4603      	mov	r3, r0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	bd90      	pop	{r4, r7, pc}

08007004 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8007004:	b590      	push	{r4, r7, lr}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	73fb      	strb	r3, [r7, #15]
    data++;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	3301      	adds	r3, #1
 8007018:	603b      	str	r3, [r7, #0]
    switch( cmd )
 800701a:	7bfb      	ldrb	r3, [r7, #15]
 800701c:	2b17      	cmp	r3, #23
 800701e:	d017      	beq.n	8007050 <u8x8_cad_SendSequence+0x4c>
 8007020:	2b17      	cmp	r3, #23
 8007022:	dc02      	bgt.n	800702a <u8x8_cad_SendSequence+0x26>
 8007024:	2b15      	cmp	r3, #21
 8007026:	db37      	blt.n	8007098 <u8x8_cad_SendSequence+0x94>
 8007028:	e004      	b.n	8007034 <u8x8_cad_SendSequence+0x30>
 800702a:	2b19      	cmp	r3, #25
 800702c:	dd1e      	ble.n	800706c <u8x8_cad_SendSequence+0x68>
 800702e:	2bfe      	cmp	r3, #254	; 0xfe
 8007030:	d024      	beq.n	800707c <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8007032:	e031      	b.n	8007098 <u8x8_cad_SendSequence+0x94>
	  v = *data;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68dc      	ldr	r4, [r3, #12]
 800703e:	7bba      	ldrb	r2, [r7, #14]
 8007040:	7bf9      	ldrb	r1, [r7, #15]
 8007042:	2300      	movs	r3, #0
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	47a0      	blx	r4
	  data++;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	3301      	adds	r3, #1
 800704c:	603b      	str	r3, [r7, #0]
	  break;
 800704e:	e022      	b.n	8007096 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8007056:	f107 030e 	add.w	r3, r7, #14
 800705a:	461a      	mov	r2, r3
 800705c:	2101      	movs	r1, #1
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7ff ff9d 	bl	8006f9e <u8x8_cad_SendData>
	  data++;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	3301      	adds	r3, #1
 8007068:	603b      	str	r3, [r7, #0]
	  break;
 800706a:	e014      	b.n	8007096 <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68dc      	ldr	r4, [r3, #12]
 8007070:	7bf9      	ldrb	r1, [r7, #15]
 8007072:	2300      	movs	r3, #0
 8007074:	2200      	movs	r2, #0
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	47a0      	blx	r4
	  break;
 800707a:	e00c      	b.n	8007096 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8007082:	7bbb      	ldrb	r3, [r7, #14]
 8007084:	461a      	mov	r2, r3
 8007086:	2129      	movs	r1, #41	; 0x29
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 fa35 	bl	80074f8 <u8x8_gpio_call>
	  data++;
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	3301      	adds	r3, #1
 8007092:	603b      	str	r3, [r7, #0]
	  break;
 8007094:	bf00      	nop
    cmd = *data;
 8007096:	e7ba      	b.n	800700e <u8x8_cad_SendSequence+0xa>
	return;
 8007098:	bf00      	nop
    }
  }
}
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	bd90      	pop	{r4, r7, pc}

080070a0 <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 80070a0:	b590      	push	{r4, r7, lr}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	460b      	mov	r3, r1
 80070aa:	607a      	str	r2, [r7, #4]
 80070ac:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 80070ae:	68f8      	ldr	r0, [r7, #12]
 80070b0:	f7ff ff31 	bl	8006f16 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 80070b4:	2140      	movs	r1, #64	; 0x40
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f7ff ff1c 	bl	8006ef4 <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	691c      	ldr	r4, [r3, #16]
 80070c0:	7afa      	ldrb	r2, [r7, #11]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2117      	movs	r1, #23
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f7ff ff33 	bl	8006f36 <u8x8_byte_EndTransfer>
}
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd90      	pop	{r4, r7, pc}

080070d8 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80070d8:	b590      	push	{r4, r7, lr}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	607b      	str	r3, [r7, #4]
 80070e2:	460b      	mov	r3, r1
 80070e4:	72fb      	strb	r3, [r7, #11]
 80070e6:	4613      	mov	r3, r2
 80070e8:	72bb      	strb	r3, [r7, #10]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 80070ea:	7afb      	ldrb	r3, [r7, #11]
 80070ec:	3b14      	subs	r3, #20
 80070ee:	2b05      	cmp	r3, #5
 80070f0:	d86e      	bhi.n	80071d0 <u8x8_cad_ssd13xx_fast_i2c+0xf8>
 80070f2:	a201      	add	r2, pc, #4	; (adr r2, 80070f8 <u8x8_cad_ssd13xx_fast_i2c+0x20>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	0800718f 	.word	0x0800718f
 80070fc:	08007111 	.word	0x08007111
 8007100:	0800713f 	.word	0x0800713f
 8007104:	0800714b 	.word	0x0800714b
 8007108:	080071b3 	.word	0x080071b3
 800710c:	080071bb 	.word	0x080071bb
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 8007110:	4b33      	ldr	r3, [pc, #204]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d002      	beq.n	800711e <u8x8_cad_ssd13xx_fast_i2c+0x46>
	 u8x8_byte_EndTransfer(u8x8); 
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff ff0c 	bl	8006f36 <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f7ff fef9 	bl	8006f16 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 8007124:	2100      	movs	r1, #0
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f7ff fee4 	bl	8006ef4 <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800712c:	7abb      	ldrb	r3, [r7, #10]
 800712e:	4619      	mov	r1, r3
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f7ff fedf 	bl	8006ef4 <u8x8_byte_SendByte>
      in_transfer = 1;
 8007136:	4b2a      	ldr	r3, [pc, #168]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8007138:	2201      	movs	r2, #1
 800713a:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 800713c:	e04a      	b.n	80071d4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 800713e:	7abb      	ldrb	r3, [r7, #10]
 8007140:	4619      	mov	r1, r3
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f7ff fed6 	bl	8006ef4 <u8x8_byte_SendByte>
      break;      
 8007148:	e044      	b.n	80071d4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 800714a:	4b25      	ldr	r3, [pc, #148]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d002      	beq.n	8007158 <u8x8_cad_ssd13xx_fast_i2c+0x80>
	u8x8_byte_EndTransfer(u8x8); 
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f7ff feef 	bl	8006f36 <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800715c:	e00a      	b.n	8007174 <u8x8_cad_ssd13xx_fast_i2c+0x9c>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	2118      	movs	r1, #24
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7ff ff9c 	bl	80070a0 <u8x8_i2c_data_transfer>
	arg_int-=24;
 8007168:	7abb      	ldrb	r3, [r7, #10]
 800716a:	3b18      	subs	r3, #24
 800716c:	72bb      	strb	r3, [r7, #10]
	p+=24;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	3318      	adds	r3, #24
 8007172:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8007174:	7abb      	ldrb	r3, [r7, #10]
 8007176:	2b18      	cmp	r3, #24
 8007178:	d8f1      	bhi.n	800715e <u8x8_cad_ssd13xx_fast_i2c+0x86>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 800717a:	7abb      	ldrb	r3, [r7, #10]
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	4619      	mov	r1, r3
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f7ff ff8d 	bl	80070a0 <u8x8_i2c_data_transfer>
      in_transfer = 0;
 8007186:	4b16      	ldr	r3, [pc, #88]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8007188:	2200      	movs	r2, #0
 800718a:	701a      	strb	r2, [r3, #0]
      break;
 800718c:	e022      	b.n	80071d4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007194:	2bff      	cmp	r3, #255	; 0xff
 8007196:	d103      	bne.n	80071a0 <u8x8_cad_ssd13xx_fast_i2c+0xc8>
	u8x8->i2c_address = 0x078;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2278      	movs	r2, #120	; 0x78
 800719c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	691c      	ldr	r4, [r3, #16]
 80071a4:	7aba      	ldrb	r2, [r7, #10]
 80071a6:	7af9      	ldrb	r1, [r7, #11]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	47a0      	blx	r4
 80071ae:	4603      	mov	r3, r0
 80071b0:	e011      	b.n	80071d6 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 80071b2:	4b0b      	ldr	r3, [pc, #44]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	701a      	strb	r2, [r3, #0]
      break;
 80071b8:	e00c      	b.n	80071d4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 80071ba:	4b09      	ldr	r3, [pc, #36]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <u8x8_cad_ssd13xx_fast_i2c+0xf0>
	u8x8_byte_EndTransfer(u8x8); 
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f7ff feb7 	bl	8006f36 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 80071c8:	4b05      	ldr	r3, [pc, #20]	; (80071e0 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80071ca:	2200      	movs	r2, #0
 80071cc:	701a      	strb	r2, [r3, #0]
      break;
 80071ce:	e001      	b.n	80071d4 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    default:
      return 0;
 80071d0:	2300      	movs	r3, #0
 80071d2:	e000      	b.n	80071d6 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
  }
  return 1;
 80071d4:	2301      	movs	r3, #1
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	371c      	adds	r7, #28
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd90      	pop	{r4, r7, pc}
 80071de:	bf00      	nop
 80071e0:	200006ac 	.word	0x200006ac

080071e4 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END()             			/* end of sequence */
};


static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	607b      	str	r3, [r7, #4]
 80071ee:	460b      	mov	r3, r1
 80071f0:	72fb      	strb	r3, [r7, #11]
 80071f2:	4613      	mov	r3, r2
 80071f4:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80071f6:	7afb      	ldrb	r3, [r7, #11]
 80071f8:	3b0b      	subs	r3, #11
 80071fa:	2b04      	cmp	r3, #4
 80071fc:	f200 808a 	bhi.w	8007314 <u8x8_d_ssd1306_sh1106_generic+0x130>
 8007200:	a201      	add	r2, pc, #4	; (adr r2, 8007208 <u8x8_d_ssd1306_sh1106_generic+0x24>)
 8007202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007206:	bf00      	nop
 8007208:	0800721d 	.word	0x0800721d
 800720c:	08007315 	.word	0x08007315
 8007210:	08007237 	.word	0x08007237
 8007214:	08007269 	.word	0x08007269
 8007218:	08007289 	.word	0x08007289
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800721c:	7abb      	ldrb	r3, [r7, #10]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d104      	bne.n	800722c <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 8007222:	4940      	ldr	r1, [pc, #256]	; (8007324 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f7ff feed 	bl	8007004 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 800722a:	e075      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 800722c:	493e      	ldr	r1, [pc, #248]	; (8007328 <u8x8_d_ssd1306_sh1106_generic+0x144>)
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7ff fee8 	bl	8007004 <u8x8_cad_SendSequence>
      break;
 8007234:	e070      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8007236:	7abb      	ldrb	r3, [r7, #10]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10a      	bne.n	8007252 <u8x8_d_ssd1306_sh1106_generic+0x6e>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 800723c:	493b      	ldr	r1, [pc, #236]	; (800732c <u8x8_d_ssd1306_sh1106_generic+0x148>)
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f7ff fee0 	bl	8007004 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	7c9a      	ldrb	r2, [r3, #18]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8007250:	e062      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 8007252:	4937      	ldr	r1, [pc, #220]	; (8007330 <u8x8_d_ssd1306_sh1106_generic+0x14c>)
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f7ff fed5 	bl	8007004 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	7cda      	ldrb	r2, [r3, #19]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8007266:	e057      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f7ff feab 	bl	8006fc4 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800726e:	2181      	movs	r1, #129	; 0x81
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f7ff fe70 	bl	8006f56 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8007276:	7abb      	ldrb	r3, [r7, #10]
 8007278:	4619      	mov	r1, r3
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f7ff fe7d 	bl	8006f7a <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f7ff feaf 	bl	8006fe4 <u8x8_cad_EndTransfer>
      break;
 8007286:	e047      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f7ff fe9b 	bl	8006fc4 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	795b      	ldrb	r3, [r3, #5]
 8007292:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8007294:	7dfb      	ldrb	r3, [r7, #23]
 8007296:	00db      	lsls	r3, r3, #3
 8007298:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80072a0:	7dfb      	ldrb	r3, [r7, #23]
 80072a2:	4413      	add	r3, r2
 80072a4:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 80072a6:	2140      	movs	r1, #64	; 0x40
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f7ff fe54 	bl	8006f56 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
 80072b0:	091b      	lsrs	r3, r3, #4
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	f043 0310 	orr.w	r3, r3, #16
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	4619      	mov	r1, r3
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f7ff fe4a 	bl	8006f56 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 80072c2:	7dfb      	ldrb	r3, [r7, #23]
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	4619      	mov	r1, r3
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f7ff fe54 	bl	8006f7a <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	799b      	ldrb	r3, [r3, #6]
 80072d6:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	4619      	mov	r1, r3
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f7ff fe4b 	bl	8006f7a <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	791b      	ldrb	r3, [r3, #4]
 80072e8:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 80072f0:	7dbb      	ldrb	r3, [r7, #22]
 80072f2:	00db      	lsls	r3, r3, #3
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	4619      	mov	r1, r3
 80072fa:	68f8      	ldr	r0, [r7, #12]
 80072fc:	f7ff fe4f 	bl	8006f9e <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8007300:	7abb      	ldrb	r3, [r7, #10]
 8007302:	3b01      	subs	r3, #1
 8007304:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8007306:	7abb      	ldrb	r3, [r7, #10]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1eb      	bne.n	80072e4 <u8x8_d_ssd1306_sh1106_generic+0x100>
      
      u8x8_cad_EndTransfer(u8x8);
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f7ff fe69 	bl	8006fe4 <u8x8_cad_EndTransfer>
      break;
 8007312:	e001      	b.n	8007318 <u8x8_d_ssd1306_sh1106_generic+0x134>
    default:
      return 0;
 8007314:	2300      	movs	r3, #0
 8007316:	e000      	b.n	800731a <u8x8_d_ssd1306_sh1106_generic+0x136>
  }
  return 1;
 8007318:	2301      	movs	r3, #1
}
 800731a:	4618      	mov	r0, r3
 800731c:	3718      	adds	r7, #24
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	08009e9c 	.word	0x08009e9c
 8007328:	08009ea4 	.word	0x08009ea4
 800732c:	08009eac 	.word	0x08009eac
 8007330:	08009eb4 	.word	0x08009eb4

08007334 <u8x8_d_ssd1306_128x64_vcomh0>:
  }
  return 1;
}

uint8_t u8x8_d_ssd1306_128x64_vcomh0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	607b      	str	r3, [r7, #4]
 800733e:	460b      	mov	r3, r1
 8007340:	72fb      	strb	r3, [r7, #11]
 8007342:	4613      	mov	r3, r2
 8007344:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 8007346:	7aba      	ldrb	r2, [r7, #10]
 8007348:	7af9      	ldrb	r1, [r7, #11]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f7ff ff49 	bl	80071e4 <u8x8_d_ssd1306_sh1106_generic>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <u8x8_d_ssd1306_128x64_vcomh0+0x28>
    return 1;
 8007358:	2301      	movs	r3, #1
 800735a:	e014      	b.n	8007386 <u8x8_d_ssd1306_128x64_vcomh0+0x52>
  
  switch(msg)
 800735c:	7afb      	ldrb	r3, [r7, #11]
 800735e:	2b09      	cmp	r3, #9
 8007360:	d009      	beq.n	8007376 <u8x8_d_ssd1306_128x64_vcomh0+0x42>
 8007362:	2b0a      	cmp	r3, #10
 8007364:	d10c      	bne.n	8007380 <u8x8_d_ssd1306_128x64_vcomh0+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 f829 	bl	80073be <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_vcomh0_init_seq);    
 800736c:	4908      	ldr	r1, [pc, #32]	; (8007390 <u8x8_d_ssd1306_128x64_vcomh0+0x5c>)
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff fe48 	bl	8007004 <u8x8_cad_SendSequence>
      break;
 8007374:	e006      	b.n	8007384 <u8x8_d_ssd1306_128x64_vcomh0+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 8007376:	4907      	ldr	r1, [pc, #28]	; (8007394 <u8x8_d_ssd1306_128x64_vcomh0+0x60>)
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f000 f80d 	bl	8007398 <u8x8_d_helper_display_setup_memory>
      break;
 800737e:	e001      	b.n	8007384 <u8x8_d_ssd1306_128x64_vcomh0+0x50>
    default:
      return 0;
 8007380:	2300      	movs	r3, #0
 8007382:	e000      	b.n	8007386 <u8x8_d_ssd1306_128x64_vcomh0+0x52>
  }
  return 1;
 8007384:	2301      	movs	r3, #1
}
 8007386:	4618      	mov	r0, r3
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	08009e64 	.word	0x08009e64
 8007394:	08009ebc 	.word	0x08009ebc

08007398 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	7c9a      	ldrb	r2, [r3, #18]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bc80      	pop	{r7}
 80073bc:	4770      	bx	lr

080073be <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80073be:	b590      	push	{r4, r7, lr}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	695c      	ldr	r4, [r3, #20]
 80073ca:	2300      	movs	r3, #0
 80073cc:	2200      	movs	r2, #0
 80073ce:	2128      	movs	r1, #40	; 0x28
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68dc      	ldr	r4, [r3, #12]
 80073d8:	2300      	movs	r3, #0
 80073da:	2200      	movs	r2, #0
 80073dc:	2114      	movs	r1, #20
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80073e2:	2201      	movs	r2, #1
 80073e4:	214b      	movs	r1, #75	; 0x4b
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 f886 	bl	80074f8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	791b      	ldrb	r3, [r3, #4]
 80073f2:	461a      	mov	r2, r3
 80073f4:	2129      	movs	r1, #41	; 0x29
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f87e 	bl	80074f8 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80073fc:	2200      	movs	r2, #0
 80073fe:	214b      	movs	r1, #75	; 0x4b
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f879 	bl	80074f8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	791b      	ldrb	r3, [r3, #4]
 800740c:	461a      	mov	r2, r3
 800740e:	2129      	movs	r1, #41	; 0x29
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f871 	bl	80074f8 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8007416:	2201      	movs	r2, #1
 8007418:	214b      	movs	r1, #75	; 0x4b
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 f86c 	bl	80074f8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	795b      	ldrb	r3, [r3, #5]
 8007426:	461a      	mov	r2, r3
 8007428:	2129      	movs	r1, #41	; 0x29
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f864 	bl	80074f8 <u8x8_gpio_call>
}    
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	bd90      	pop	{r4, r7, pc}

08007438 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8007438:	b590      	push	{r4, r7, lr}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	4608      	mov	r0, r1
 8007442:	4611      	mov	r1, r2
 8007444:	461a      	mov	r2, r3
 8007446:	4603      	mov	r3, r0
 8007448:	70fb      	strb	r3, [r7, #3]
 800744a:	460b      	mov	r3, r1
 800744c:	70bb      	strb	r3, [r7, #2]
 800744e:	4613      	mov	r3, r2
 8007450:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8007456:	78bb      	ldrb	r3, [r7, #2]
 8007458:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 800745a:	787b      	ldrb	r3, [r7, #1]
 800745c:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	689c      	ldr	r4, [r3, #8]
 8007466:	f107 0308 	add.w	r3, r7, #8
 800746a:	2201      	movs	r2, #1
 800746c:	210f      	movs	r1, #15
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	47a0      	blx	r4
 8007472:	4603      	mov	r3, r0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3714      	adds	r7, #20
 8007478:	46bd      	mov	sp, r7
 800747a:	bd90      	pop	{r4, r7, pc}

0800747c <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800747c:	b590      	push	{r4, r7, lr}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689c      	ldr	r4, [r3, #8]
 8007488:	2300      	movs	r3, #0
 800748a:	2200      	movs	r2, #0
 800748c:	2109      	movs	r1, #9
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	47a0      	blx	r4
}
 8007492:	bf00      	nop
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	bd90      	pop	{r4, r7, pc}

0800749a <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800749a:	b590      	push	{r4, r7, lr}
 800749c:	b083      	sub	sp, #12
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	689c      	ldr	r4, [r3, #8]
 80074a6:	2300      	movs	r3, #0
 80074a8:	2200      	movs	r2, #0
 80074aa:	210a      	movs	r1, #10
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	47a0      	blx	r4
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd90      	pop	{r4, r7, pc}

080074b8 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80074b8:	b590      	push	{r4, r7, lr}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689c      	ldr	r4, [r3, #8]
 80074c8:	78fa      	ldrb	r2, [r7, #3]
 80074ca:	2300      	movs	r3, #0
 80074cc:	210b      	movs	r1, #11
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	47a0      	blx	r4
}
 80074d2:	bf00      	nop
 80074d4:	370c      	adds	r7, #12
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd90      	pop	{r4, r7, pc}

080074da <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80074da:	b590      	push	{r4, r7, lr}
 80074dc:	b083      	sub	sp, #12
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	689c      	ldr	r4, [r3, #8]
 80074e6:	2300      	movs	r3, #0
 80074e8:	2200      	movs	r2, #0
 80074ea:	2110      	movs	r1, #16
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	47a0      	blx	r4
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd90      	pop	{r4, r7, pc}

080074f8 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80074f8:	b590      	push	{r4, r7, lr}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	460b      	mov	r3, r1
 8007502:	70fb      	strb	r3, [r7, #3]
 8007504:	4613      	mov	r3, r2
 8007506:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	695c      	ldr	r4, [r3, #20]
 800750c:	78ba      	ldrb	r2, [r7, #2]
 800750e:	78f9      	ldrb	r1, [r7, #3]
 8007510:	2300      	movs	r3, #0
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	47a0      	blx	r4
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	bd90      	pop	{r4, r7, pc}

0800751e <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800751e:	b480      	push	{r7}
 8007520:	b085      	sub	sp, #20
 8007522:	af00      	add	r7, sp, #0
 8007524:	60f8      	str	r0, [r7, #12]
 8007526:	607b      	str	r3, [r7, #4]
 8007528:	460b      	mov	r3, r1
 800752a:	72fb      	strb	r3, [r7, #11]
 800752c:	4613      	mov	r3, r2
 800752e:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	bc80      	pop	{r7}
 800753a:	4770      	bx	lr

0800753c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a13      	ldr	r2, [pc, #76]	; (800759c <u8x8_SetupDefaults+0x60>)
 800754e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a12      	ldr	r2, [pc, #72]	; (800759c <u8x8_SetupDefaults+0x60>)
 8007554:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a10      	ldr	r2, [pc, #64]	; (800759c <u8x8_SetupDefaults+0x60>)
 800755a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a0f      	ldr	r2, [pc, #60]	; (800759c <u8x8_SetupDefaults+0x60>)
 8007560:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    u8x8->device_address = 0;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    u8x8->bus_clock = 0;		/* issue 769 */
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	22ff      	movs	r2, #255	; 0xff
 8007584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	22ff      	movs	r2, #255	; 0xff
 800758c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	bc80      	pop	{r7}
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	0800751f 	.word	0x0800751f

080075a0 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
 80075ac:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff ffc4 	bl	800753c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	683a      	ldr	r2, [r7, #0]
 80075c4:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80075cc:	68f8      	ldr	r0, [r7, #12]
 80075ce:	f7ff ff55 	bl	800747c <u8x8_SetupMemory>
}
 80075d2:	bf00      	nop
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <__errno>:
 80075dc:	4b01      	ldr	r3, [pc, #4]	; (80075e4 <__errno+0x8>)
 80075de:	6818      	ldr	r0, [r3, #0]
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	2000000c 	.word	0x2000000c

080075e8 <__libc_init_array>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	2500      	movs	r5, #0
 80075ec:	4e0c      	ldr	r6, [pc, #48]	; (8007620 <__libc_init_array+0x38>)
 80075ee:	4c0d      	ldr	r4, [pc, #52]	; (8007624 <__libc_init_array+0x3c>)
 80075f0:	1ba4      	subs	r4, r4, r6
 80075f2:	10a4      	asrs	r4, r4, #2
 80075f4:	42a5      	cmp	r5, r4
 80075f6:	d109      	bne.n	800760c <__libc_init_array+0x24>
 80075f8:	f002 f860 	bl	80096bc <_init>
 80075fc:	2500      	movs	r5, #0
 80075fe:	4e0a      	ldr	r6, [pc, #40]	; (8007628 <__libc_init_array+0x40>)
 8007600:	4c0a      	ldr	r4, [pc, #40]	; (800762c <__libc_init_array+0x44>)
 8007602:	1ba4      	subs	r4, r4, r6
 8007604:	10a4      	asrs	r4, r4, #2
 8007606:	42a5      	cmp	r5, r4
 8007608:	d105      	bne.n	8007616 <__libc_init_array+0x2e>
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007610:	4798      	blx	r3
 8007612:	3501      	adds	r5, #1
 8007614:	e7ee      	b.n	80075f4 <__libc_init_array+0xc>
 8007616:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800761a:	4798      	blx	r3
 800761c:	3501      	adds	r5, #1
 800761e:	e7f2      	b.n	8007606 <__libc_init_array+0x1e>
 8007620:	0800a190 	.word	0x0800a190
 8007624:	0800a190 	.word	0x0800a190
 8007628:	0800a190 	.word	0x0800a190
 800762c:	0800a198 	.word	0x0800a198

08007630 <memset>:
 8007630:	4603      	mov	r3, r0
 8007632:	4402      	add	r2, r0
 8007634:	4293      	cmp	r3, r2
 8007636:	d100      	bne.n	800763a <memset+0xa>
 8007638:	4770      	bx	lr
 800763a:	f803 1b01 	strb.w	r1, [r3], #1
 800763e:	e7f9      	b.n	8007634 <memset+0x4>

08007640 <__cvt>:
 8007640:	2b00      	cmp	r3, #0
 8007642:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007646:	461e      	mov	r6, r3
 8007648:	bfbb      	ittet	lt
 800764a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800764e:	461e      	movlt	r6, r3
 8007650:	2300      	movge	r3, #0
 8007652:	232d      	movlt	r3, #45	; 0x2d
 8007654:	b088      	sub	sp, #32
 8007656:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007658:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800765c:	f027 0720 	bic.w	r7, r7, #32
 8007660:	2f46      	cmp	r7, #70	; 0x46
 8007662:	4614      	mov	r4, r2
 8007664:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007666:	700b      	strb	r3, [r1, #0]
 8007668:	d004      	beq.n	8007674 <__cvt+0x34>
 800766a:	2f45      	cmp	r7, #69	; 0x45
 800766c:	d100      	bne.n	8007670 <__cvt+0x30>
 800766e:	3501      	adds	r5, #1
 8007670:	2302      	movs	r3, #2
 8007672:	e000      	b.n	8007676 <__cvt+0x36>
 8007674:	2303      	movs	r3, #3
 8007676:	aa07      	add	r2, sp, #28
 8007678:	9204      	str	r2, [sp, #16]
 800767a:	aa06      	add	r2, sp, #24
 800767c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007680:	e9cd 3500 	strd	r3, r5, [sp]
 8007684:	4622      	mov	r2, r4
 8007686:	4633      	mov	r3, r6
 8007688:	f000 fcda 	bl	8008040 <_dtoa_r>
 800768c:	2f47      	cmp	r7, #71	; 0x47
 800768e:	4680      	mov	r8, r0
 8007690:	d102      	bne.n	8007698 <__cvt+0x58>
 8007692:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007694:	07db      	lsls	r3, r3, #31
 8007696:	d526      	bpl.n	80076e6 <__cvt+0xa6>
 8007698:	2f46      	cmp	r7, #70	; 0x46
 800769a:	eb08 0905 	add.w	r9, r8, r5
 800769e:	d111      	bne.n	80076c4 <__cvt+0x84>
 80076a0:	f898 3000 	ldrb.w	r3, [r8]
 80076a4:	2b30      	cmp	r3, #48	; 0x30
 80076a6:	d10a      	bne.n	80076be <__cvt+0x7e>
 80076a8:	2200      	movs	r2, #0
 80076aa:	2300      	movs	r3, #0
 80076ac:	4620      	mov	r0, r4
 80076ae:	4631      	mov	r1, r6
 80076b0:	f7f9 f97a 	bl	80009a8 <__aeabi_dcmpeq>
 80076b4:	b918      	cbnz	r0, 80076be <__cvt+0x7e>
 80076b6:	f1c5 0501 	rsb	r5, r5, #1
 80076ba:	f8ca 5000 	str.w	r5, [sl]
 80076be:	f8da 3000 	ldr.w	r3, [sl]
 80076c2:	4499      	add	r9, r3
 80076c4:	2200      	movs	r2, #0
 80076c6:	2300      	movs	r3, #0
 80076c8:	4620      	mov	r0, r4
 80076ca:	4631      	mov	r1, r6
 80076cc:	f7f9 f96c 	bl	80009a8 <__aeabi_dcmpeq>
 80076d0:	b938      	cbnz	r0, 80076e2 <__cvt+0xa2>
 80076d2:	2230      	movs	r2, #48	; 0x30
 80076d4:	9b07      	ldr	r3, [sp, #28]
 80076d6:	454b      	cmp	r3, r9
 80076d8:	d205      	bcs.n	80076e6 <__cvt+0xa6>
 80076da:	1c59      	adds	r1, r3, #1
 80076dc:	9107      	str	r1, [sp, #28]
 80076de:	701a      	strb	r2, [r3, #0]
 80076e0:	e7f8      	b.n	80076d4 <__cvt+0x94>
 80076e2:	f8cd 901c 	str.w	r9, [sp, #28]
 80076e6:	4640      	mov	r0, r8
 80076e8:	9b07      	ldr	r3, [sp, #28]
 80076ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80076ec:	eba3 0308 	sub.w	r3, r3, r8
 80076f0:	6013      	str	r3, [r2, #0]
 80076f2:	b008      	add	sp, #32
 80076f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080076f8 <__exponent>:
 80076f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076fa:	2900      	cmp	r1, #0
 80076fc:	bfb4      	ite	lt
 80076fe:	232d      	movlt	r3, #45	; 0x2d
 8007700:	232b      	movge	r3, #43	; 0x2b
 8007702:	4604      	mov	r4, r0
 8007704:	bfb8      	it	lt
 8007706:	4249      	neglt	r1, r1
 8007708:	2909      	cmp	r1, #9
 800770a:	f804 2b02 	strb.w	r2, [r4], #2
 800770e:	7043      	strb	r3, [r0, #1]
 8007710:	dd21      	ble.n	8007756 <__exponent+0x5e>
 8007712:	f10d 0307 	add.w	r3, sp, #7
 8007716:	461f      	mov	r7, r3
 8007718:	260a      	movs	r6, #10
 800771a:	fb91 f5f6 	sdiv	r5, r1, r6
 800771e:	fb06 1115 	mls	r1, r6, r5, r1
 8007722:	2d09      	cmp	r5, #9
 8007724:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8007728:	f803 1c01 	strb.w	r1, [r3, #-1]
 800772c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007730:	4629      	mov	r1, r5
 8007732:	dc09      	bgt.n	8007748 <__exponent+0x50>
 8007734:	3130      	adds	r1, #48	; 0x30
 8007736:	3b02      	subs	r3, #2
 8007738:	f802 1c01 	strb.w	r1, [r2, #-1]
 800773c:	42bb      	cmp	r3, r7
 800773e:	4622      	mov	r2, r4
 8007740:	d304      	bcc.n	800774c <__exponent+0x54>
 8007742:	1a10      	subs	r0, r2, r0
 8007744:	b003      	add	sp, #12
 8007746:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007748:	4613      	mov	r3, r2
 800774a:	e7e6      	b.n	800771a <__exponent+0x22>
 800774c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007750:	f804 2b01 	strb.w	r2, [r4], #1
 8007754:	e7f2      	b.n	800773c <__exponent+0x44>
 8007756:	2330      	movs	r3, #48	; 0x30
 8007758:	4419      	add	r1, r3
 800775a:	7083      	strb	r3, [r0, #2]
 800775c:	1d02      	adds	r2, r0, #4
 800775e:	70c1      	strb	r1, [r0, #3]
 8007760:	e7ef      	b.n	8007742 <__exponent+0x4a>
	...

08007764 <_printf_float>:
 8007764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	b091      	sub	sp, #68	; 0x44
 800776a:	460c      	mov	r4, r1
 800776c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800776e:	4693      	mov	fp, r2
 8007770:	461e      	mov	r6, r3
 8007772:	4605      	mov	r5, r0
 8007774:	f001 fa18 	bl	8008ba8 <_localeconv_r>
 8007778:	6803      	ldr	r3, [r0, #0]
 800777a:	4618      	mov	r0, r3
 800777c:	9309      	str	r3, [sp, #36]	; 0x24
 800777e:	f7f8 fce7 	bl	8000150 <strlen>
 8007782:	2300      	movs	r3, #0
 8007784:	930e      	str	r3, [sp, #56]	; 0x38
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	900a      	str	r0, [sp, #40]	; 0x28
 800778a:	3307      	adds	r3, #7
 800778c:	f023 0307 	bic.w	r3, r3, #7
 8007790:	f103 0208 	add.w	r2, r3, #8
 8007794:	f894 8018 	ldrb.w	r8, [r4, #24]
 8007798:	f8d4 a000 	ldr.w	sl, [r4]
 800779c:	603a      	str	r2, [r7, #0]
 800779e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80077a6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80077aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80077b0:	f04f 32ff 	mov.w	r2, #4294967295
 80077b4:	4ba6      	ldr	r3, [pc, #664]	; (8007a50 <_printf_float+0x2ec>)
 80077b6:	4638      	mov	r0, r7
 80077b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077ba:	f7f9 f927 	bl	8000a0c <__aeabi_dcmpun>
 80077be:	bb68      	cbnz	r0, 800781c <_printf_float+0xb8>
 80077c0:	f04f 32ff 	mov.w	r2, #4294967295
 80077c4:	4ba2      	ldr	r3, [pc, #648]	; (8007a50 <_printf_float+0x2ec>)
 80077c6:	4638      	mov	r0, r7
 80077c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077ca:	f7f9 f901 	bl	80009d0 <__aeabi_dcmple>
 80077ce:	bb28      	cbnz	r0, 800781c <_printf_float+0xb8>
 80077d0:	2200      	movs	r2, #0
 80077d2:	2300      	movs	r3, #0
 80077d4:	4638      	mov	r0, r7
 80077d6:	4649      	mov	r1, r9
 80077d8:	f7f9 f8f0 	bl	80009bc <__aeabi_dcmplt>
 80077dc:	b110      	cbz	r0, 80077e4 <_printf_float+0x80>
 80077de:	232d      	movs	r3, #45	; 0x2d
 80077e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077e4:	4f9b      	ldr	r7, [pc, #620]	; (8007a54 <_printf_float+0x2f0>)
 80077e6:	4b9c      	ldr	r3, [pc, #624]	; (8007a58 <_printf_float+0x2f4>)
 80077e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077ec:	bf98      	it	ls
 80077ee:	461f      	movls	r7, r3
 80077f0:	2303      	movs	r3, #3
 80077f2:	f04f 0900 	mov.w	r9, #0
 80077f6:	6123      	str	r3, [r4, #16]
 80077f8:	f02a 0304 	bic.w	r3, sl, #4
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	9600      	str	r6, [sp, #0]
 8007800:	465b      	mov	r3, fp
 8007802:	aa0f      	add	r2, sp, #60	; 0x3c
 8007804:	4621      	mov	r1, r4
 8007806:	4628      	mov	r0, r5
 8007808:	f000 f9e2 	bl	8007bd0 <_printf_common>
 800780c:	3001      	adds	r0, #1
 800780e:	f040 8090 	bne.w	8007932 <_printf_float+0x1ce>
 8007812:	f04f 30ff 	mov.w	r0, #4294967295
 8007816:	b011      	add	sp, #68	; 0x44
 8007818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800781c:	463a      	mov	r2, r7
 800781e:	464b      	mov	r3, r9
 8007820:	4638      	mov	r0, r7
 8007822:	4649      	mov	r1, r9
 8007824:	f7f9 f8f2 	bl	8000a0c <__aeabi_dcmpun>
 8007828:	b110      	cbz	r0, 8007830 <_printf_float+0xcc>
 800782a:	4f8c      	ldr	r7, [pc, #560]	; (8007a5c <_printf_float+0x2f8>)
 800782c:	4b8c      	ldr	r3, [pc, #560]	; (8007a60 <_printf_float+0x2fc>)
 800782e:	e7db      	b.n	80077e8 <_printf_float+0x84>
 8007830:	6863      	ldr	r3, [r4, #4]
 8007832:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8007836:	1c59      	adds	r1, r3, #1
 8007838:	a80d      	add	r0, sp, #52	; 0x34
 800783a:	a90e      	add	r1, sp, #56	; 0x38
 800783c:	d140      	bne.n	80078c0 <_printf_float+0x15c>
 800783e:	2306      	movs	r3, #6
 8007840:	6063      	str	r3, [r4, #4]
 8007842:	f04f 0c00 	mov.w	ip, #0
 8007846:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800784a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800784e:	6863      	ldr	r3, [r4, #4]
 8007850:	6022      	str	r2, [r4, #0]
 8007852:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	463a      	mov	r2, r7
 800785a:	464b      	mov	r3, r9
 800785c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8007860:	4628      	mov	r0, r5
 8007862:	f7ff feed 	bl	8007640 <__cvt>
 8007866:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800786a:	2b47      	cmp	r3, #71	; 0x47
 800786c:	4607      	mov	r7, r0
 800786e:	d109      	bne.n	8007884 <_printf_float+0x120>
 8007870:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007872:	1cd8      	adds	r0, r3, #3
 8007874:	db02      	blt.n	800787c <_printf_float+0x118>
 8007876:	6862      	ldr	r2, [r4, #4]
 8007878:	4293      	cmp	r3, r2
 800787a:	dd47      	ble.n	800790c <_printf_float+0x1a8>
 800787c:	f1a8 0802 	sub.w	r8, r8, #2
 8007880:	fa5f f888 	uxtb.w	r8, r8
 8007884:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8007888:	990d      	ldr	r1, [sp, #52]	; 0x34
 800788a:	d824      	bhi.n	80078d6 <_printf_float+0x172>
 800788c:	3901      	subs	r1, #1
 800788e:	4642      	mov	r2, r8
 8007890:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007894:	910d      	str	r1, [sp, #52]	; 0x34
 8007896:	f7ff ff2f 	bl	80076f8 <__exponent>
 800789a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800789c:	4681      	mov	r9, r0
 800789e:	1813      	adds	r3, r2, r0
 80078a0:	2a01      	cmp	r2, #1
 80078a2:	6123      	str	r3, [r4, #16]
 80078a4:	dc02      	bgt.n	80078ac <_printf_float+0x148>
 80078a6:	6822      	ldr	r2, [r4, #0]
 80078a8:	07d1      	lsls	r1, r2, #31
 80078aa:	d501      	bpl.n	80078b0 <_printf_float+0x14c>
 80078ac:	3301      	adds	r3, #1
 80078ae:	6123      	str	r3, [r4, #16]
 80078b0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0a2      	beq.n	80077fe <_printf_float+0x9a>
 80078b8:	232d      	movs	r3, #45	; 0x2d
 80078ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078be:	e79e      	b.n	80077fe <_printf_float+0x9a>
 80078c0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80078c4:	f000 816e 	beq.w	8007ba4 <_printf_float+0x440>
 80078c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80078cc:	d1b9      	bne.n	8007842 <_printf_float+0xde>
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1b7      	bne.n	8007842 <_printf_float+0xde>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e7b4      	b.n	8007840 <_printf_float+0xdc>
 80078d6:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80078da:	d119      	bne.n	8007910 <_printf_float+0x1ac>
 80078dc:	2900      	cmp	r1, #0
 80078de:	6863      	ldr	r3, [r4, #4]
 80078e0:	dd0c      	ble.n	80078fc <_printf_float+0x198>
 80078e2:	6121      	str	r1, [r4, #16]
 80078e4:	b913      	cbnz	r3, 80078ec <_printf_float+0x188>
 80078e6:	6822      	ldr	r2, [r4, #0]
 80078e8:	07d2      	lsls	r2, r2, #31
 80078ea:	d502      	bpl.n	80078f2 <_printf_float+0x18e>
 80078ec:	3301      	adds	r3, #1
 80078ee:	440b      	add	r3, r1
 80078f0:	6123      	str	r3, [r4, #16]
 80078f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078f4:	f04f 0900 	mov.w	r9, #0
 80078f8:	65a3      	str	r3, [r4, #88]	; 0x58
 80078fa:	e7d9      	b.n	80078b0 <_printf_float+0x14c>
 80078fc:	b913      	cbnz	r3, 8007904 <_printf_float+0x1a0>
 80078fe:	6822      	ldr	r2, [r4, #0]
 8007900:	07d0      	lsls	r0, r2, #31
 8007902:	d501      	bpl.n	8007908 <_printf_float+0x1a4>
 8007904:	3302      	adds	r3, #2
 8007906:	e7f3      	b.n	80078f0 <_printf_float+0x18c>
 8007908:	2301      	movs	r3, #1
 800790a:	e7f1      	b.n	80078f0 <_printf_float+0x18c>
 800790c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8007910:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007914:	4293      	cmp	r3, r2
 8007916:	db05      	blt.n	8007924 <_printf_float+0x1c0>
 8007918:	6822      	ldr	r2, [r4, #0]
 800791a:	6123      	str	r3, [r4, #16]
 800791c:	07d1      	lsls	r1, r2, #31
 800791e:	d5e8      	bpl.n	80078f2 <_printf_float+0x18e>
 8007920:	3301      	adds	r3, #1
 8007922:	e7e5      	b.n	80078f0 <_printf_float+0x18c>
 8007924:	2b00      	cmp	r3, #0
 8007926:	bfcc      	ite	gt
 8007928:	2301      	movgt	r3, #1
 800792a:	f1c3 0302 	rsble	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	e7de      	b.n	80078f0 <_printf_float+0x18c>
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	055a      	lsls	r2, r3, #21
 8007936:	d407      	bmi.n	8007948 <_printf_float+0x1e4>
 8007938:	6923      	ldr	r3, [r4, #16]
 800793a:	463a      	mov	r2, r7
 800793c:	4659      	mov	r1, fp
 800793e:	4628      	mov	r0, r5
 8007940:	47b0      	blx	r6
 8007942:	3001      	adds	r0, #1
 8007944:	d129      	bne.n	800799a <_printf_float+0x236>
 8007946:	e764      	b.n	8007812 <_printf_float+0xae>
 8007948:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800794c:	f240 80d7 	bls.w	8007afe <_printf_float+0x39a>
 8007950:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007954:	2200      	movs	r2, #0
 8007956:	2300      	movs	r3, #0
 8007958:	f7f9 f826 	bl	80009a8 <__aeabi_dcmpeq>
 800795c:	b388      	cbz	r0, 80079c2 <_printf_float+0x25e>
 800795e:	2301      	movs	r3, #1
 8007960:	4a40      	ldr	r2, [pc, #256]	; (8007a64 <_printf_float+0x300>)
 8007962:	4659      	mov	r1, fp
 8007964:	4628      	mov	r0, r5
 8007966:	47b0      	blx	r6
 8007968:	3001      	adds	r0, #1
 800796a:	f43f af52 	beq.w	8007812 <_printf_float+0xae>
 800796e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007972:	429a      	cmp	r2, r3
 8007974:	db02      	blt.n	800797c <_printf_float+0x218>
 8007976:	6823      	ldr	r3, [r4, #0]
 8007978:	07d8      	lsls	r0, r3, #31
 800797a:	d50e      	bpl.n	800799a <_printf_float+0x236>
 800797c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007980:	4659      	mov	r1, fp
 8007982:	4628      	mov	r0, r5
 8007984:	47b0      	blx	r6
 8007986:	3001      	adds	r0, #1
 8007988:	f43f af43 	beq.w	8007812 <_printf_float+0xae>
 800798c:	2700      	movs	r7, #0
 800798e:	f104 081a 	add.w	r8, r4, #26
 8007992:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007994:	3b01      	subs	r3, #1
 8007996:	42bb      	cmp	r3, r7
 8007998:	dc09      	bgt.n	80079ae <_printf_float+0x24a>
 800799a:	6823      	ldr	r3, [r4, #0]
 800799c:	079f      	lsls	r7, r3, #30
 800799e:	f100 80fd 	bmi.w	8007b9c <_printf_float+0x438>
 80079a2:	68e0      	ldr	r0, [r4, #12]
 80079a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80079a6:	4298      	cmp	r0, r3
 80079a8:	bfb8      	it	lt
 80079aa:	4618      	movlt	r0, r3
 80079ac:	e733      	b.n	8007816 <_printf_float+0xb2>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4642      	mov	r2, r8
 80079b2:	4659      	mov	r1, fp
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b0      	blx	r6
 80079b8:	3001      	adds	r0, #1
 80079ba:	f43f af2a 	beq.w	8007812 <_printf_float+0xae>
 80079be:	3701      	adds	r7, #1
 80079c0:	e7e7      	b.n	8007992 <_printf_float+0x22e>
 80079c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	dc2b      	bgt.n	8007a20 <_printf_float+0x2bc>
 80079c8:	2301      	movs	r3, #1
 80079ca:	4a26      	ldr	r2, [pc, #152]	; (8007a64 <_printf_float+0x300>)
 80079cc:	4659      	mov	r1, fp
 80079ce:	4628      	mov	r0, r5
 80079d0:	47b0      	blx	r6
 80079d2:	3001      	adds	r0, #1
 80079d4:	f43f af1d 	beq.w	8007812 <_printf_float+0xae>
 80079d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079da:	b923      	cbnz	r3, 80079e6 <_printf_float+0x282>
 80079dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079de:	b913      	cbnz	r3, 80079e6 <_printf_float+0x282>
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	07d9      	lsls	r1, r3, #31
 80079e4:	d5d9      	bpl.n	800799a <_printf_float+0x236>
 80079e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079ea:	4659      	mov	r1, fp
 80079ec:	4628      	mov	r0, r5
 80079ee:	47b0      	blx	r6
 80079f0:	3001      	adds	r0, #1
 80079f2:	f43f af0e 	beq.w	8007812 <_printf_float+0xae>
 80079f6:	f04f 0800 	mov.w	r8, #0
 80079fa:	f104 091a 	add.w	r9, r4, #26
 80079fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a00:	425b      	negs	r3, r3
 8007a02:	4543      	cmp	r3, r8
 8007a04:	dc01      	bgt.n	8007a0a <_printf_float+0x2a6>
 8007a06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a08:	e797      	b.n	800793a <_printf_float+0x1d6>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	464a      	mov	r2, r9
 8007a0e:	4659      	mov	r1, fp
 8007a10:	4628      	mov	r0, r5
 8007a12:	47b0      	blx	r6
 8007a14:	3001      	adds	r0, #1
 8007a16:	f43f aefc 	beq.w	8007812 <_printf_float+0xae>
 8007a1a:	f108 0801 	add.w	r8, r8, #1
 8007a1e:	e7ee      	b.n	80079fe <_printf_float+0x29a>
 8007a20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a24:	429a      	cmp	r2, r3
 8007a26:	bfa8      	it	ge
 8007a28:	461a      	movge	r2, r3
 8007a2a:	2a00      	cmp	r2, #0
 8007a2c:	4690      	mov	r8, r2
 8007a2e:	dd07      	ble.n	8007a40 <_printf_float+0x2dc>
 8007a30:	4613      	mov	r3, r2
 8007a32:	4659      	mov	r1, fp
 8007a34:	463a      	mov	r2, r7
 8007a36:	4628      	mov	r0, r5
 8007a38:	47b0      	blx	r6
 8007a3a:	3001      	adds	r0, #1
 8007a3c:	f43f aee9 	beq.w	8007812 <_printf_float+0xae>
 8007a40:	f104 031a 	add.w	r3, r4, #26
 8007a44:	f04f 0a00 	mov.w	sl, #0
 8007a48:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8007a4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a4e:	e015      	b.n	8007a7c <_printf_float+0x318>
 8007a50:	7fefffff 	.word	0x7fefffff
 8007a54:	08009ed8 	.word	0x08009ed8
 8007a58:	08009ed4 	.word	0x08009ed4
 8007a5c:	08009ee0 	.word	0x08009ee0
 8007a60:	08009edc 	.word	0x08009edc
 8007a64:	08009ee4 	.word	0x08009ee4
 8007a68:	2301      	movs	r3, #1
 8007a6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a6c:	4659      	mov	r1, fp
 8007a6e:	4628      	mov	r0, r5
 8007a70:	47b0      	blx	r6
 8007a72:	3001      	adds	r0, #1
 8007a74:	f43f aecd 	beq.w	8007812 <_printf_float+0xae>
 8007a78:	f10a 0a01 	add.w	sl, sl, #1
 8007a7c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8007a80:	eba9 0308 	sub.w	r3, r9, r8
 8007a84:	4553      	cmp	r3, sl
 8007a86:	dcef      	bgt.n	8007a68 <_printf_float+0x304>
 8007a88:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	444f      	add	r7, r9
 8007a90:	db14      	blt.n	8007abc <_printf_float+0x358>
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	07da      	lsls	r2, r3, #31
 8007a96:	d411      	bmi.n	8007abc <_printf_float+0x358>
 8007a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a9a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007a9c:	eba3 0209 	sub.w	r2, r3, r9
 8007aa0:	eba3 0901 	sub.w	r9, r3, r1
 8007aa4:	4591      	cmp	r9, r2
 8007aa6:	bfa8      	it	ge
 8007aa8:	4691      	movge	r9, r2
 8007aaa:	f1b9 0f00 	cmp.w	r9, #0
 8007aae:	dc0d      	bgt.n	8007acc <_printf_float+0x368>
 8007ab0:	2700      	movs	r7, #0
 8007ab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ab6:	f104 081a 	add.w	r8, r4, #26
 8007aba:	e018      	b.n	8007aee <_printf_float+0x38a>
 8007abc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ac0:	4659      	mov	r1, fp
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b0      	blx	r6
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	d1e6      	bne.n	8007a98 <_printf_float+0x334>
 8007aca:	e6a2      	b.n	8007812 <_printf_float+0xae>
 8007acc:	464b      	mov	r3, r9
 8007ace:	463a      	mov	r2, r7
 8007ad0:	4659      	mov	r1, fp
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	47b0      	blx	r6
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	d1ea      	bne.n	8007ab0 <_printf_float+0x34c>
 8007ada:	e69a      	b.n	8007812 <_printf_float+0xae>
 8007adc:	2301      	movs	r3, #1
 8007ade:	4642      	mov	r2, r8
 8007ae0:	4659      	mov	r1, fp
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	47b0      	blx	r6
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	f43f ae93 	beq.w	8007812 <_printf_float+0xae>
 8007aec:	3701      	adds	r7, #1
 8007aee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007af2:	1a9b      	subs	r3, r3, r2
 8007af4:	eba3 0309 	sub.w	r3, r3, r9
 8007af8:	42bb      	cmp	r3, r7
 8007afa:	dcef      	bgt.n	8007adc <_printf_float+0x378>
 8007afc:	e74d      	b.n	800799a <_printf_float+0x236>
 8007afe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b00:	2a01      	cmp	r2, #1
 8007b02:	dc01      	bgt.n	8007b08 <_printf_float+0x3a4>
 8007b04:	07db      	lsls	r3, r3, #31
 8007b06:	d538      	bpl.n	8007b7a <_printf_float+0x416>
 8007b08:	2301      	movs	r3, #1
 8007b0a:	463a      	mov	r2, r7
 8007b0c:	4659      	mov	r1, fp
 8007b0e:	4628      	mov	r0, r5
 8007b10:	47b0      	blx	r6
 8007b12:	3001      	adds	r0, #1
 8007b14:	f43f ae7d 	beq.w	8007812 <_printf_float+0xae>
 8007b18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b1c:	4659      	mov	r1, fp
 8007b1e:	4628      	mov	r0, r5
 8007b20:	47b0      	blx	r6
 8007b22:	3001      	adds	r0, #1
 8007b24:	f107 0701 	add.w	r7, r7, #1
 8007b28:	f43f ae73 	beq.w	8007812 <_printf_float+0xae>
 8007b2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b32:	2200      	movs	r2, #0
 8007b34:	f103 38ff 	add.w	r8, r3, #4294967295
 8007b38:	2300      	movs	r3, #0
 8007b3a:	f7f8 ff35 	bl	80009a8 <__aeabi_dcmpeq>
 8007b3e:	b9c0      	cbnz	r0, 8007b72 <_printf_float+0x40e>
 8007b40:	4643      	mov	r3, r8
 8007b42:	463a      	mov	r2, r7
 8007b44:	4659      	mov	r1, fp
 8007b46:	4628      	mov	r0, r5
 8007b48:	47b0      	blx	r6
 8007b4a:	3001      	adds	r0, #1
 8007b4c:	d10d      	bne.n	8007b6a <_printf_float+0x406>
 8007b4e:	e660      	b.n	8007812 <_printf_float+0xae>
 8007b50:	2301      	movs	r3, #1
 8007b52:	4642      	mov	r2, r8
 8007b54:	4659      	mov	r1, fp
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b0      	blx	r6
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	f43f ae59 	beq.w	8007812 <_printf_float+0xae>
 8007b60:	3701      	adds	r7, #1
 8007b62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b64:	3b01      	subs	r3, #1
 8007b66:	42bb      	cmp	r3, r7
 8007b68:	dcf2      	bgt.n	8007b50 <_printf_float+0x3ec>
 8007b6a:	464b      	mov	r3, r9
 8007b6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b70:	e6e4      	b.n	800793c <_printf_float+0x1d8>
 8007b72:	2700      	movs	r7, #0
 8007b74:	f104 081a 	add.w	r8, r4, #26
 8007b78:	e7f3      	b.n	8007b62 <_printf_float+0x3fe>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e7e1      	b.n	8007b42 <_printf_float+0x3de>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	4642      	mov	r2, r8
 8007b82:	4659      	mov	r1, fp
 8007b84:	4628      	mov	r0, r5
 8007b86:	47b0      	blx	r6
 8007b88:	3001      	adds	r0, #1
 8007b8a:	f43f ae42 	beq.w	8007812 <_printf_float+0xae>
 8007b8e:	3701      	adds	r7, #1
 8007b90:	68e3      	ldr	r3, [r4, #12]
 8007b92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b94:	1a9b      	subs	r3, r3, r2
 8007b96:	42bb      	cmp	r3, r7
 8007b98:	dcf1      	bgt.n	8007b7e <_printf_float+0x41a>
 8007b9a:	e702      	b.n	80079a2 <_printf_float+0x23e>
 8007b9c:	2700      	movs	r7, #0
 8007b9e:	f104 0819 	add.w	r8, r4, #25
 8007ba2:	e7f5      	b.n	8007b90 <_printf_float+0x42c>
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f43f ae94 	beq.w	80078d2 <_printf_float+0x16e>
 8007baa:	f04f 0c00 	mov.w	ip, #0
 8007bae:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8007bb2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8007bb6:	6022      	str	r2, [r4, #0]
 8007bb8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8007bbc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	463a      	mov	r2, r7
 8007bc4:	464b      	mov	r3, r9
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	f7ff fd3a 	bl	8007640 <__cvt>
 8007bcc:	4607      	mov	r7, r0
 8007bce:	e64f      	b.n	8007870 <_printf_float+0x10c>

08007bd0 <_printf_common>:
 8007bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd4:	4691      	mov	r9, r2
 8007bd6:	461f      	mov	r7, r3
 8007bd8:	688a      	ldr	r2, [r1, #8]
 8007bda:	690b      	ldr	r3, [r1, #16]
 8007bdc:	4606      	mov	r6, r0
 8007bde:	4293      	cmp	r3, r2
 8007be0:	bfb8      	it	lt
 8007be2:	4613      	movlt	r3, r2
 8007be4:	f8c9 3000 	str.w	r3, [r9]
 8007be8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007bec:	460c      	mov	r4, r1
 8007bee:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007bf2:	b112      	cbz	r2, 8007bfa <_printf_common+0x2a>
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	f8c9 3000 	str.w	r3, [r9]
 8007bfa:	6823      	ldr	r3, [r4, #0]
 8007bfc:	0699      	lsls	r1, r3, #26
 8007bfe:	bf42      	ittt	mi
 8007c00:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007c04:	3302      	addmi	r3, #2
 8007c06:	f8c9 3000 	strmi.w	r3, [r9]
 8007c0a:	6825      	ldr	r5, [r4, #0]
 8007c0c:	f015 0506 	ands.w	r5, r5, #6
 8007c10:	d107      	bne.n	8007c22 <_printf_common+0x52>
 8007c12:	f104 0a19 	add.w	sl, r4, #25
 8007c16:	68e3      	ldr	r3, [r4, #12]
 8007c18:	f8d9 2000 	ldr.w	r2, [r9]
 8007c1c:	1a9b      	subs	r3, r3, r2
 8007c1e:	42ab      	cmp	r3, r5
 8007c20:	dc29      	bgt.n	8007c76 <_printf_common+0xa6>
 8007c22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007c26:	6822      	ldr	r2, [r4, #0]
 8007c28:	3300      	adds	r3, #0
 8007c2a:	bf18      	it	ne
 8007c2c:	2301      	movne	r3, #1
 8007c2e:	0692      	lsls	r2, r2, #26
 8007c30:	d42e      	bmi.n	8007c90 <_printf_common+0xc0>
 8007c32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c36:	4639      	mov	r1, r7
 8007c38:	4630      	mov	r0, r6
 8007c3a:	47c0      	blx	r8
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	d021      	beq.n	8007c84 <_printf_common+0xb4>
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	68e5      	ldr	r5, [r4, #12]
 8007c44:	f003 0306 	and.w	r3, r3, #6
 8007c48:	2b04      	cmp	r3, #4
 8007c4a:	bf18      	it	ne
 8007c4c:	2500      	movne	r5, #0
 8007c4e:	f8d9 2000 	ldr.w	r2, [r9]
 8007c52:	f04f 0900 	mov.w	r9, #0
 8007c56:	bf08      	it	eq
 8007c58:	1aad      	subeq	r5, r5, r2
 8007c5a:	68a3      	ldr	r3, [r4, #8]
 8007c5c:	6922      	ldr	r2, [r4, #16]
 8007c5e:	bf08      	it	eq
 8007c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c64:	4293      	cmp	r3, r2
 8007c66:	bfc4      	itt	gt
 8007c68:	1a9b      	subgt	r3, r3, r2
 8007c6a:	18ed      	addgt	r5, r5, r3
 8007c6c:	341a      	adds	r4, #26
 8007c6e:	454d      	cmp	r5, r9
 8007c70:	d11a      	bne.n	8007ca8 <_printf_common+0xd8>
 8007c72:	2000      	movs	r0, #0
 8007c74:	e008      	b.n	8007c88 <_printf_common+0xb8>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4652      	mov	r2, sl
 8007c7a:	4639      	mov	r1, r7
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	47c0      	blx	r8
 8007c80:	3001      	adds	r0, #1
 8007c82:	d103      	bne.n	8007c8c <_printf_common+0xbc>
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c8c:	3501      	adds	r5, #1
 8007c8e:	e7c2      	b.n	8007c16 <_printf_common+0x46>
 8007c90:	2030      	movs	r0, #48	; 0x30
 8007c92:	18e1      	adds	r1, r4, r3
 8007c94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c98:	1c5a      	adds	r2, r3, #1
 8007c9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c9e:	4422      	add	r2, r4
 8007ca0:	3302      	adds	r3, #2
 8007ca2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ca6:	e7c4      	b.n	8007c32 <_printf_common+0x62>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	4622      	mov	r2, r4
 8007cac:	4639      	mov	r1, r7
 8007cae:	4630      	mov	r0, r6
 8007cb0:	47c0      	blx	r8
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	d0e6      	beq.n	8007c84 <_printf_common+0xb4>
 8007cb6:	f109 0901 	add.w	r9, r9, #1
 8007cba:	e7d8      	b.n	8007c6e <_printf_common+0x9e>

08007cbc <_printf_i>:
 8007cbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007cc0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007cc4:	460c      	mov	r4, r1
 8007cc6:	7e09      	ldrb	r1, [r1, #24]
 8007cc8:	b085      	sub	sp, #20
 8007cca:	296e      	cmp	r1, #110	; 0x6e
 8007ccc:	4617      	mov	r7, r2
 8007cce:	4606      	mov	r6, r0
 8007cd0:	4698      	mov	r8, r3
 8007cd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007cd4:	f000 80b3 	beq.w	8007e3e <_printf_i+0x182>
 8007cd8:	d822      	bhi.n	8007d20 <_printf_i+0x64>
 8007cda:	2963      	cmp	r1, #99	; 0x63
 8007cdc:	d036      	beq.n	8007d4c <_printf_i+0x90>
 8007cde:	d80a      	bhi.n	8007cf6 <_printf_i+0x3a>
 8007ce0:	2900      	cmp	r1, #0
 8007ce2:	f000 80b9 	beq.w	8007e58 <_printf_i+0x19c>
 8007ce6:	2958      	cmp	r1, #88	; 0x58
 8007ce8:	f000 8083 	beq.w	8007df2 <_printf_i+0x136>
 8007cec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cf0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007cf4:	e032      	b.n	8007d5c <_printf_i+0xa0>
 8007cf6:	2964      	cmp	r1, #100	; 0x64
 8007cf8:	d001      	beq.n	8007cfe <_printf_i+0x42>
 8007cfa:	2969      	cmp	r1, #105	; 0x69
 8007cfc:	d1f6      	bne.n	8007cec <_printf_i+0x30>
 8007cfe:	6820      	ldr	r0, [r4, #0]
 8007d00:	6813      	ldr	r3, [r2, #0]
 8007d02:	0605      	lsls	r5, r0, #24
 8007d04:	f103 0104 	add.w	r1, r3, #4
 8007d08:	d52a      	bpl.n	8007d60 <_printf_i+0xa4>
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6011      	str	r1, [r2, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	da03      	bge.n	8007d1a <_printf_i+0x5e>
 8007d12:	222d      	movs	r2, #45	; 0x2d
 8007d14:	425b      	negs	r3, r3
 8007d16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007d1a:	486f      	ldr	r0, [pc, #444]	; (8007ed8 <_printf_i+0x21c>)
 8007d1c:	220a      	movs	r2, #10
 8007d1e:	e039      	b.n	8007d94 <_printf_i+0xd8>
 8007d20:	2973      	cmp	r1, #115	; 0x73
 8007d22:	f000 809d 	beq.w	8007e60 <_printf_i+0x1a4>
 8007d26:	d808      	bhi.n	8007d3a <_printf_i+0x7e>
 8007d28:	296f      	cmp	r1, #111	; 0x6f
 8007d2a:	d020      	beq.n	8007d6e <_printf_i+0xb2>
 8007d2c:	2970      	cmp	r1, #112	; 0x70
 8007d2e:	d1dd      	bne.n	8007cec <_printf_i+0x30>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	f043 0320 	orr.w	r3, r3, #32
 8007d36:	6023      	str	r3, [r4, #0]
 8007d38:	e003      	b.n	8007d42 <_printf_i+0x86>
 8007d3a:	2975      	cmp	r1, #117	; 0x75
 8007d3c:	d017      	beq.n	8007d6e <_printf_i+0xb2>
 8007d3e:	2978      	cmp	r1, #120	; 0x78
 8007d40:	d1d4      	bne.n	8007cec <_printf_i+0x30>
 8007d42:	2378      	movs	r3, #120	; 0x78
 8007d44:	4865      	ldr	r0, [pc, #404]	; (8007edc <_printf_i+0x220>)
 8007d46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d4a:	e055      	b.n	8007df8 <_printf_i+0x13c>
 8007d4c:	6813      	ldr	r3, [r2, #0]
 8007d4e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d52:	1d19      	adds	r1, r3, #4
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	6011      	str	r1, [r2, #0]
 8007d58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e08c      	b.n	8007e7a <_printf_i+0x1be>
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d66:	6011      	str	r1, [r2, #0]
 8007d68:	bf18      	it	ne
 8007d6a:	b21b      	sxthne	r3, r3
 8007d6c:	e7cf      	b.n	8007d0e <_printf_i+0x52>
 8007d6e:	6813      	ldr	r3, [r2, #0]
 8007d70:	6825      	ldr	r5, [r4, #0]
 8007d72:	1d18      	adds	r0, r3, #4
 8007d74:	6010      	str	r0, [r2, #0]
 8007d76:	0628      	lsls	r0, r5, #24
 8007d78:	d501      	bpl.n	8007d7e <_printf_i+0xc2>
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	e002      	b.n	8007d84 <_printf_i+0xc8>
 8007d7e:	0668      	lsls	r0, r5, #25
 8007d80:	d5fb      	bpl.n	8007d7a <_printf_i+0xbe>
 8007d82:	881b      	ldrh	r3, [r3, #0]
 8007d84:	296f      	cmp	r1, #111	; 0x6f
 8007d86:	bf14      	ite	ne
 8007d88:	220a      	movne	r2, #10
 8007d8a:	2208      	moveq	r2, #8
 8007d8c:	4852      	ldr	r0, [pc, #328]	; (8007ed8 <_printf_i+0x21c>)
 8007d8e:	2100      	movs	r1, #0
 8007d90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d94:	6865      	ldr	r5, [r4, #4]
 8007d96:	2d00      	cmp	r5, #0
 8007d98:	60a5      	str	r5, [r4, #8]
 8007d9a:	f2c0 8095 	blt.w	8007ec8 <_printf_i+0x20c>
 8007d9e:	6821      	ldr	r1, [r4, #0]
 8007da0:	f021 0104 	bic.w	r1, r1, #4
 8007da4:	6021      	str	r1, [r4, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d13d      	bne.n	8007e26 <_printf_i+0x16a>
 8007daa:	2d00      	cmp	r5, #0
 8007dac:	f040 808e 	bne.w	8007ecc <_printf_i+0x210>
 8007db0:	4665      	mov	r5, ip
 8007db2:	2a08      	cmp	r2, #8
 8007db4:	d10b      	bne.n	8007dce <_printf_i+0x112>
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	07db      	lsls	r3, r3, #31
 8007dba:	d508      	bpl.n	8007dce <_printf_i+0x112>
 8007dbc:	6923      	ldr	r3, [r4, #16]
 8007dbe:	6862      	ldr	r2, [r4, #4]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	bfde      	ittt	le
 8007dc4:	2330      	movle	r3, #48	; 0x30
 8007dc6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007dca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007dce:	ebac 0305 	sub.w	r3, ip, r5
 8007dd2:	6123      	str	r3, [r4, #16]
 8007dd4:	f8cd 8000 	str.w	r8, [sp]
 8007dd8:	463b      	mov	r3, r7
 8007dda:	aa03      	add	r2, sp, #12
 8007ddc:	4621      	mov	r1, r4
 8007dde:	4630      	mov	r0, r6
 8007de0:	f7ff fef6 	bl	8007bd0 <_printf_common>
 8007de4:	3001      	adds	r0, #1
 8007de6:	d14d      	bne.n	8007e84 <_printf_i+0x1c8>
 8007de8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dec:	b005      	add	sp, #20
 8007dee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007df2:	4839      	ldr	r0, [pc, #228]	; (8007ed8 <_printf_i+0x21c>)
 8007df4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007df8:	6813      	ldr	r3, [r2, #0]
 8007dfa:	6821      	ldr	r1, [r4, #0]
 8007dfc:	1d1d      	adds	r5, r3, #4
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6015      	str	r5, [r2, #0]
 8007e02:	060a      	lsls	r2, r1, #24
 8007e04:	d50b      	bpl.n	8007e1e <_printf_i+0x162>
 8007e06:	07ca      	lsls	r2, r1, #31
 8007e08:	bf44      	itt	mi
 8007e0a:	f041 0120 	orrmi.w	r1, r1, #32
 8007e0e:	6021      	strmi	r1, [r4, #0]
 8007e10:	b91b      	cbnz	r3, 8007e1a <_printf_i+0x15e>
 8007e12:	6822      	ldr	r2, [r4, #0]
 8007e14:	f022 0220 	bic.w	r2, r2, #32
 8007e18:	6022      	str	r2, [r4, #0]
 8007e1a:	2210      	movs	r2, #16
 8007e1c:	e7b7      	b.n	8007d8e <_printf_i+0xd2>
 8007e1e:	064d      	lsls	r5, r1, #25
 8007e20:	bf48      	it	mi
 8007e22:	b29b      	uxthmi	r3, r3
 8007e24:	e7ef      	b.n	8007e06 <_printf_i+0x14a>
 8007e26:	4665      	mov	r5, ip
 8007e28:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e2c:	fb02 3311 	mls	r3, r2, r1, r3
 8007e30:	5cc3      	ldrb	r3, [r0, r3]
 8007e32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007e36:	460b      	mov	r3, r1
 8007e38:	2900      	cmp	r1, #0
 8007e3a:	d1f5      	bne.n	8007e28 <_printf_i+0x16c>
 8007e3c:	e7b9      	b.n	8007db2 <_printf_i+0xf6>
 8007e3e:	6813      	ldr	r3, [r2, #0]
 8007e40:	6825      	ldr	r5, [r4, #0]
 8007e42:	1d18      	adds	r0, r3, #4
 8007e44:	6961      	ldr	r1, [r4, #20]
 8007e46:	6010      	str	r0, [r2, #0]
 8007e48:	0628      	lsls	r0, r5, #24
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	d501      	bpl.n	8007e52 <_printf_i+0x196>
 8007e4e:	6019      	str	r1, [r3, #0]
 8007e50:	e002      	b.n	8007e58 <_printf_i+0x19c>
 8007e52:	066a      	lsls	r2, r5, #25
 8007e54:	d5fb      	bpl.n	8007e4e <_printf_i+0x192>
 8007e56:	8019      	strh	r1, [r3, #0]
 8007e58:	2300      	movs	r3, #0
 8007e5a:	4665      	mov	r5, ip
 8007e5c:	6123      	str	r3, [r4, #16]
 8007e5e:	e7b9      	b.n	8007dd4 <_printf_i+0x118>
 8007e60:	6813      	ldr	r3, [r2, #0]
 8007e62:	1d19      	adds	r1, r3, #4
 8007e64:	6011      	str	r1, [r2, #0]
 8007e66:	681d      	ldr	r5, [r3, #0]
 8007e68:	6862      	ldr	r2, [r4, #4]
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f000 feb1 	bl	8008bd4 <memchr>
 8007e72:	b108      	cbz	r0, 8007e78 <_printf_i+0x1bc>
 8007e74:	1b40      	subs	r0, r0, r5
 8007e76:	6060      	str	r0, [r4, #4]
 8007e78:	6863      	ldr	r3, [r4, #4]
 8007e7a:	6123      	str	r3, [r4, #16]
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e82:	e7a7      	b.n	8007dd4 <_printf_i+0x118>
 8007e84:	6923      	ldr	r3, [r4, #16]
 8007e86:	462a      	mov	r2, r5
 8007e88:	4639      	mov	r1, r7
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	47c0      	blx	r8
 8007e8e:	3001      	adds	r0, #1
 8007e90:	d0aa      	beq.n	8007de8 <_printf_i+0x12c>
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	079b      	lsls	r3, r3, #30
 8007e96:	d413      	bmi.n	8007ec0 <_printf_i+0x204>
 8007e98:	68e0      	ldr	r0, [r4, #12]
 8007e9a:	9b03      	ldr	r3, [sp, #12]
 8007e9c:	4298      	cmp	r0, r3
 8007e9e:	bfb8      	it	lt
 8007ea0:	4618      	movlt	r0, r3
 8007ea2:	e7a3      	b.n	8007dec <_printf_i+0x130>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	464a      	mov	r2, r9
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	4630      	mov	r0, r6
 8007eac:	47c0      	blx	r8
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d09a      	beq.n	8007de8 <_printf_i+0x12c>
 8007eb2:	3501      	adds	r5, #1
 8007eb4:	68e3      	ldr	r3, [r4, #12]
 8007eb6:	9a03      	ldr	r2, [sp, #12]
 8007eb8:	1a9b      	subs	r3, r3, r2
 8007eba:	42ab      	cmp	r3, r5
 8007ebc:	dcf2      	bgt.n	8007ea4 <_printf_i+0x1e8>
 8007ebe:	e7eb      	b.n	8007e98 <_printf_i+0x1dc>
 8007ec0:	2500      	movs	r5, #0
 8007ec2:	f104 0919 	add.w	r9, r4, #25
 8007ec6:	e7f5      	b.n	8007eb4 <_printf_i+0x1f8>
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1ac      	bne.n	8007e26 <_printf_i+0x16a>
 8007ecc:	7803      	ldrb	r3, [r0, #0]
 8007ece:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ed2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ed6:	e76c      	b.n	8007db2 <_printf_i+0xf6>
 8007ed8:	08009ee6 	.word	0x08009ee6
 8007edc:	08009ef7 	.word	0x08009ef7

08007ee0 <siprintf>:
 8007ee0:	b40e      	push	{r1, r2, r3}
 8007ee2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ee6:	b500      	push	{lr}
 8007ee8:	b09c      	sub	sp, #112	; 0x70
 8007eea:	ab1d      	add	r3, sp, #116	; 0x74
 8007eec:	9002      	str	r0, [sp, #8]
 8007eee:	9006      	str	r0, [sp, #24]
 8007ef0:	9107      	str	r1, [sp, #28]
 8007ef2:	9104      	str	r1, [sp, #16]
 8007ef4:	4808      	ldr	r0, [pc, #32]	; (8007f18 <siprintf+0x38>)
 8007ef6:	4909      	ldr	r1, [pc, #36]	; (8007f1c <siprintf+0x3c>)
 8007ef8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007efc:	9105      	str	r1, [sp, #20]
 8007efe:	6800      	ldr	r0, [r0, #0]
 8007f00:	a902      	add	r1, sp, #8
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	f001 fa6a 	bl	80093dc <_svfiprintf_r>
 8007f08:	2200      	movs	r2, #0
 8007f0a:	9b02      	ldr	r3, [sp, #8]
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	b01c      	add	sp, #112	; 0x70
 8007f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f14:	b003      	add	sp, #12
 8007f16:	4770      	bx	lr
 8007f18:	2000000c 	.word	0x2000000c
 8007f1c:	ffff0208 	.word	0xffff0208

08007f20 <quorem>:
 8007f20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f24:	6903      	ldr	r3, [r0, #16]
 8007f26:	690c      	ldr	r4, [r1, #16]
 8007f28:	4680      	mov	r8, r0
 8007f2a:	42a3      	cmp	r3, r4
 8007f2c:	f2c0 8084 	blt.w	8008038 <quorem+0x118>
 8007f30:	3c01      	subs	r4, #1
 8007f32:	f101 0714 	add.w	r7, r1, #20
 8007f36:	f100 0614 	add.w	r6, r0, #20
 8007f3a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007f3e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007f42:	3501      	adds	r5, #1
 8007f44:	fbb0 f5f5 	udiv	r5, r0, r5
 8007f48:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007f4c:	eb06 030c 	add.w	r3, r6, ip
 8007f50:	eb07 090c 	add.w	r9, r7, ip
 8007f54:	9301      	str	r3, [sp, #4]
 8007f56:	b39d      	cbz	r5, 8007fc0 <quorem+0xa0>
 8007f58:	f04f 0a00 	mov.w	sl, #0
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	46b6      	mov	lr, r6
 8007f60:	46d3      	mov	fp, sl
 8007f62:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f66:	b293      	uxth	r3, r2
 8007f68:	fb05 a303 	mla	r3, r5, r3, sl
 8007f6c:	0c12      	lsrs	r2, r2, #16
 8007f6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f72:	fb05 a202 	mla	r2, r5, r2, sl
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	ebab 0303 	sub.w	r3, fp, r3
 8007f7c:	f8de b000 	ldr.w	fp, [lr]
 8007f80:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007f84:	fa1f fb8b 	uxth.w	fp, fp
 8007f88:	445b      	add	r3, fp
 8007f8a:	fa1f fb82 	uxth.w	fp, r2
 8007f8e:	f8de 2000 	ldr.w	r2, [lr]
 8007f92:	4581      	cmp	r9, r0
 8007f94:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007f98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fa2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007fa6:	f84e 3b04 	str.w	r3, [lr], #4
 8007faa:	d2da      	bcs.n	8007f62 <quorem+0x42>
 8007fac:	f856 300c 	ldr.w	r3, [r6, ip]
 8007fb0:	b933      	cbnz	r3, 8007fc0 <quorem+0xa0>
 8007fb2:	9b01      	ldr	r3, [sp, #4]
 8007fb4:	3b04      	subs	r3, #4
 8007fb6:	429e      	cmp	r6, r3
 8007fb8:	461a      	mov	r2, r3
 8007fba:	d331      	bcc.n	8008020 <quorem+0x100>
 8007fbc:	f8c8 4010 	str.w	r4, [r8, #16]
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	f001 f835 	bl	8009030 <__mcmp>
 8007fc6:	2800      	cmp	r0, #0
 8007fc8:	db26      	blt.n	8008018 <quorem+0xf8>
 8007fca:	4630      	mov	r0, r6
 8007fcc:	f04f 0c00 	mov.w	ip, #0
 8007fd0:	3501      	adds	r5, #1
 8007fd2:	f857 1b04 	ldr.w	r1, [r7], #4
 8007fd6:	f8d0 e000 	ldr.w	lr, [r0]
 8007fda:	b28b      	uxth	r3, r1
 8007fdc:	ebac 0303 	sub.w	r3, ip, r3
 8007fe0:	fa1f f28e 	uxth.w	r2, lr
 8007fe4:	4413      	add	r3, r2
 8007fe6:	0c0a      	lsrs	r2, r1, #16
 8007fe8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007fec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ff6:	45b9      	cmp	r9, r7
 8007ff8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ffc:	f840 3b04 	str.w	r3, [r0], #4
 8008000:	d2e7      	bcs.n	8007fd2 <quorem+0xb2>
 8008002:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008006:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800800a:	b92a      	cbnz	r2, 8008018 <quorem+0xf8>
 800800c:	3b04      	subs	r3, #4
 800800e:	429e      	cmp	r6, r3
 8008010:	461a      	mov	r2, r3
 8008012:	d30b      	bcc.n	800802c <quorem+0x10c>
 8008014:	f8c8 4010 	str.w	r4, [r8, #16]
 8008018:	4628      	mov	r0, r5
 800801a:	b003      	add	sp, #12
 800801c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008020:	6812      	ldr	r2, [r2, #0]
 8008022:	3b04      	subs	r3, #4
 8008024:	2a00      	cmp	r2, #0
 8008026:	d1c9      	bne.n	8007fbc <quorem+0x9c>
 8008028:	3c01      	subs	r4, #1
 800802a:	e7c4      	b.n	8007fb6 <quorem+0x96>
 800802c:	6812      	ldr	r2, [r2, #0]
 800802e:	3b04      	subs	r3, #4
 8008030:	2a00      	cmp	r2, #0
 8008032:	d1ef      	bne.n	8008014 <quorem+0xf4>
 8008034:	3c01      	subs	r4, #1
 8008036:	e7ea      	b.n	800800e <quorem+0xee>
 8008038:	2000      	movs	r0, #0
 800803a:	e7ee      	b.n	800801a <quorem+0xfa>
 800803c:	0000      	movs	r0, r0
	...

08008040 <_dtoa_r>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	4616      	mov	r6, r2
 8008046:	461f      	mov	r7, r3
 8008048:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800804a:	b095      	sub	sp, #84	; 0x54
 800804c:	4604      	mov	r4, r0
 800804e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8008052:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008056:	b93d      	cbnz	r5, 8008068 <_dtoa_r+0x28>
 8008058:	2010      	movs	r0, #16
 800805a:	f000 fdb3 	bl	8008bc4 <malloc>
 800805e:	6260      	str	r0, [r4, #36]	; 0x24
 8008060:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008064:	6005      	str	r5, [r0, #0]
 8008066:	60c5      	str	r5, [r0, #12]
 8008068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800806a:	6819      	ldr	r1, [r3, #0]
 800806c:	b151      	cbz	r1, 8008084 <_dtoa_r+0x44>
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	2301      	movs	r3, #1
 8008072:	4093      	lsls	r3, r2
 8008074:	604a      	str	r2, [r1, #4]
 8008076:	608b      	str	r3, [r1, #8]
 8008078:	4620      	mov	r0, r4
 800807a:	f000 fdf8 	bl	8008c6e <_Bfree>
 800807e:	2200      	movs	r2, #0
 8008080:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008082:	601a      	str	r2, [r3, #0]
 8008084:	1e3b      	subs	r3, r7, #0
 8008086:	bfaf      	iteee	ge
 8008088:	2300      	movge	r3, #0
 800808a:	2201      	movlt	r2, #1
 800808c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008090:	9303      	strlt	r3, [sp, #12]
 8008092:	bfac      	ite	ge
 8008094:	f8c8 3000 	strge.w	r3, [r8]
 8008098:	f8c8 2000 	strlt.w	r2, [r8]
 800809c:	4bae      	ldr	r3, [pc, #696]	; (8008358 <_dtoa_r+0x318>)
 800809e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80080a2:	ea33 0308 	bics.w	r3, r3, r8
 80080a6:	d11b      	bne.n	80080e0 <_dtoa_r+0xa0>
 80080a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80080ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080ae:	6013      	str	r3, [r2, #0]
 80080b0:	9b02      	ldr	r3, [sp, #8]
 80080b2:	b923      	cbnz	r3, 80080be <_dtoa_r+0x7e>
 80080b4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80080b8:	2800      	cmp	r0, #0
 80080ba:	f000 8545 	beq.w	8008b48 <_dtoa_r+0xb08>
 80080be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080c0:	b953      	cbnz	r3, 80080d8 <_dtoa_r+0x98>
 80080c2:	4ba6      	ldr	r3, [pc, #664]	; (800835c <_dtoa_r+0x31c>)
 80080c4:	e021      	b.n	800810a <_dtoa_r+0xca>
 80080c6:	4ba6      	ldr	r3, [pc, #664]	; (8008360 <_dtoa_r+0x320>)
 80080c8:	9306      	str	r3, [sp, #24]
 80080ca:	3308      	adds	r3, #8
 80080cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80080ce:	6013      	str	r3, [r2, #0]
 80080d0:	9806      	ldr	r0, [sp, #24]
 80080d2:	b015      	add	sp, #84	; 0x54
 80080d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d8:	4ba0      	ldr	r3, [pc, #640]	; (800835c <_dtoa_r+0x31c>)
 80080da:	9306      	str	r3, [sp, #24]
 80080dc:	3303      	adds	r3, #3
 80080de:	e7f5      	b.n	80080cc <_dtoa_r+0x8c>
 80080e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80080e4:	2200      	movs	r2, #0
 80080e6:	2300      	movs	r3, #0
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	f7f8 fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80080f0:	4682      	mov	sl, r0
 80080f2:	b160      	cbz	r0, 800810e <_dtoa_r+0xce>
 80080f4:	2301      	movs	r3, #1
 80080f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080f8:	6013      	str	r3, [r2, #0]
 80080fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 8520 	beq.w	8008b42 <_dtoa_r+0xb02>
 8008102:	4b98      	ldr	r3, [pc, #608]	; (8008364 <_dtoa_r+0x324>)
 8008104:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008106:	6013      	str	r3, [r2, #0]
 8008108:	3b01      	subs	r3, #1
 800810a:	9306      	str	r3, [sp, #24]
 800810c:	e7e0      	b.n	80080d0 <_dtoa_r+0x90>
 800810e:	ab12      	add	r3, sp, #72	; 0x48
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	ab13      	add	r3, sp, #76	; 0x4c
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	4632      	mov	r2, r6
 8008118:	463b      	mov	r3, r7
 800811a:	4620      	mov	r0, r4
 800811c:	f001 f800 	bl	8009120 <__d2b>
 8008120:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008124:	4683      	mov	fp, r0
 8008126:	2d00      	cmp	r5, #0
 8008128:	d07d      	beq.n	8008226 <_dtoa_r+0x1e6>
 800812a:	46b0      	mov	r8, r6
 800812c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008130:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8008134:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8008138:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800813c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8008140:	2200      	movs	r2, #0
 8008142:	4b89      	ldr	r3, [pc, #548]	; (8008368 <_dtoa_r+0x328>)
 8008144:	4640      	mov	r0, r8
 8008146:	4649      	mov	r1, r9
 8008148:	f7f8 f80e 	bl	8000168 <__aeabi_dsub>
 800814c:	a37c      	add	r3, pc, #496	; (adr r3, 8008340 <_dtoa_r+0x300>)
 800814e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008152:	f7f8 f9c1 	bl	80004d8 <__aeabi_dmul>
 8008156:	a37c      	add	r3, pc, #496	; (adr r3, 8008348 <_dtoa_r+0x308>)
 8008158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815c:	f7f8 f806 	bl	800016c <__adddf3>
 8008160:	4606      	mov	r6, r0
 8008162:	4628      	mov	r0, r5
 8008164:	460f      	mov	r7, r1
 8008166:	f7f8 f94d 	bl	8000404 <__aeabi_i2d>
 800816a:	a379      	add	r3, pc, #484	; (adr r3, 8008350 <_dtoa_r+0x310>)
 800816c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008170:	f7f8 f9b2 	bl	80004d8 <__aeabi_dmul>
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	4630      	mov	r0, r6
 800817a:	4639      	mov	r1, r7
 800817c:	f7f7 fff6 	bl	800016c <__adddf3>
 8008180:	4606      	mov	r6, r0
 8008182:	460f      	mov	r7, r1
 8008184:	f7f8 fc58 	bl	8000a38 <__aeabi_d2iz>
 8008188:	2200      	movs	r2, #0
 800818a:	4682      	mov	sl, r0
 800818c:	2300      	movs	r3, #0
 800818e:	4630      	mov	r0, r6
 8008190:	4639      	mov	r1, r7
 8008192:	f7f8 fc13 	bl	80009bc <__aeabi_dcmplt>
 8008196:	b148      	cbz	r0, 80081ac <_dtoa_r+0x16c>
 8008198:	4650      	mov	r0, sl
 800819a:	f7f8 f933 	bl	8000404 <__aeabi_i2d>
 800819e:	4632      	mov	r2, r6
 80081a0:	463b      	mov	r3, r7
 80081a2:	f7f8 fc01 	bl	80009a8 <__aeabi_dcmpeq>
 80081a6:	b908      	cbnz	r0, 80081ac <_dtoa_r+0x16c>
 80081a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ac:	f1ba 0f16 	cmp.w	sl, #22
 80081b0:	d85a      	bhi.n	8008268 <_dtoa_r+0x228>
 80081b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081b6:	496d      	ldr	r1, [pc, #436]	; (800836c <_dtoa_r+0x32c>)
 80081b8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80081bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081c0:	f7f8 fc1a 	bl	80009f8 <__aeabi_dcmpgt>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d051      	beq.n	800826c <_dtoa_r+0x22c>
 80081c8:	2300      	movs	r3, #0
 80081ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ce:	930d      	str	r3, [sp, #52]	; 0x34
 80081d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081d2:	1b5d      	subs	r5, r3, r5
 80081d4:	1e6b      	subs	r3, r5, #1
 80081d6:	9307      	str	r3, [sp, #28]
 80081d8:	bf43      	ittte	mi
 80081da:	2300      	movmi	r3, #0
 80081dc:	f1c5 0901 	rsbmi	r9, r5, #1
 80081e0:	9307      	strmi	r3, [sp, #28]
 80081e2:	f04f 0900 	movpl.w	r9, #0
 80081e6:	f1ba 0f00 	cmp.w	sl, #0
 80081ea:	db41      	blt.n	8008270 <_dtoa_r+0x230>
 80081ec:	9b07      	ldr	r3, [sp, #28]
 80081ee:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80081f2:	4453      	add	r3, sl
 80081f4:	9307      	str	r3, [sp, #28]
 80081f6:	2300      	movs	r3, #0
 80081f8:	9308      	str	r3, [sp, #32]
 80081fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081fc:	2b09      	cmp	r3, #9
 80081fe:	f200 808f 	bhi.w	8008320 <_dtoa_r+0x2e0>
 8008202:	2b05      	cmp	r3, #5
 8008204:	bfc4      	itt	gt
 8008206:	3b04      	subgt	r3, #4
 8008208:	931e      	strgt	r3, [sp, #120]	; 0x78
 800820a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800820c:	bfc8      	it	gt
 800820e:	2500      	movgt	r5, #0
 8008210:	f1a3 0302 	sub.w	r3, r3, #2
 8008214:	bfd8      	it	le
 8008216:	2501      	movle	r5, #1
 8008218:	2b03      	cmp	r3, #3
 800821a:	f200 808d 	bhi.w	8008338 <_dtoa_r+0x2f8>
 800821e:	e8df f003 	tbb	[pc, r3]
 8008222:	7d7b      	.short	0x7d7b
 8008224:	6f2f      	.short	0x6f2f
 8008226:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800822a:	441d      	add	r5, r3
 800822c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008230:	2820      	cmp	r0, #32
 8008232:	dd13      	ble.n	800825c <_dtoa_r+0x21c>
 8008234:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008238:	9b02      	ldr	r3, [sp, #8]
 800823a:	fa08 f800 	lsl.w	r8, r8, r0
 800823e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008242:	fa23 f000 	lsr.w	r0, r3, r0
 8008246:	ea48 0000 	orr.w	r0, r8, r0
 800824a:	f7f8 f8cb 	bl	80003e4 <__aeabi_ui2d>
 800824e:	2301      	movs	r3, #1
 8008250:	4680      	mov	r8, r0
 8008252:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8008256:	3d01      	subs	r5, #1
 8008258:	9310      	str	r3, [sp, #64]	; 0x40
 800825a:	e771      	b.n	8008140 <_dtoa_r+0x100>
 800825c:	9b02      	ldr	r3, [sp, #8]
 800825e:	f1c0 0020 	rsb	r0, r0, #32
 8008262:	fa03 f000 	lsl.w	r0, r3, r0
 8008266:	e7f0      	b.n	800824a <_dtoa_r+0x20a>
 8008268:	2301      	movs	r3, #1
 800826a:	e7b0      	b.n	80081ce <_dtoa_r+0x18e>
 800826c:	900d      	str	r0, [sp, #52]	; 0x34
 800826e:	e7af      	b.n	80081d0 <_dtoa_r+0x190>
 8008270:	f1ca 0300 	rsb	r3, sl, #0
 8008274:	9308      	str	r3, [sp, #32]
 8008276:	2300      	movs	r3, #0
 8008278:	eba9 090a 	sub.w	r9, r9, sl
 800827c:	930c      	str	r3, [sp, #48]	; 0x30
 800827e:	e7bc      	b.n	80081fa <_dtoa_r+0x1ba>
 8008280:	2301      	movs	r3, #1
 8008282:	9309      	str	r3, [sp, #36]	; 0x24
 8008284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008286:	2b00      	cmp	r3, #0
 8008288:	dd74      	ble.n	8008374 <_dtoa_r+0x334>
 800828a:	4698      	mov	r8, r3
 800828c:	9304      	str	r3, [sp, #16]
 800828e:	2200      	movs	r2, #0
 8008290:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008292:	6072      	str	r2, [r6, #4]
 8008294:	2204      	movs	r2, #4
 8008296:	f102 0014 	add.w	r0, r2, #20
 800829a:	4298      	cmp	r0, r3
 800829c:	6871      	ldr	r1, [r6, #4]
 800829e:	d96e      	bls.n	800837e <_dtoa_r+0x33e>
 80082a0:	4620      	mov	r0, r4
 80082a2:	f000 fcb0 	bl	8008c06 <_Balloc>
 80082a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082a8:	6030      	str	r0, [r6, #0]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f1b8 0f0e 	cmp.w	r8, #14
 80082b0:	9306      	str	r3, [sp, #24]
 80082b2:	f200 80ed 	bhi.w	8008490 <_dtoa_r+0x450>
 80082b6:	2d00      	cmp	r5, #0
 80082b8:	f000 80ea 	beq.w	8008490 <_dtoa_r+0x450>
 80082bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082c0:	f1ba 0f00 	cmp.w	sl, #0
 80082c4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80082c8:	dd77      	ble.n	80083ba <_dtoa_r+0x37a>
 80082ca:	4a28      	ldr	r2, [pc, #160]	; (800836c <_dtoa_r+0x32c>)
 80082cc:	f00a 030f 	and.w	r3, sl, #15
 80082d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80082d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80082d8:	06f0      	lsls	r0, r6, #27
 80082da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80082e2:	d568      	bpl.n	80083b6 <_dtoa_r+0x376>
 80082e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80082e8:	4b21      	ldr	r3, [pc, #132]	; (8008370 <_dtoa_r+0x330>)
 80082ea:	2503      	movs	r5, #3
 80082ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082f0:	f7f8 fa1c 	bl	800072c <__aeabi_ddiv>
 80082f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082f8:	f006 060f 	and.w	r6, r6, #15
 80082fc:	4f1c      	ldr	r7, [pc, #112]	; (8008370 <_dtoa_r+0x330>)
 80082fe:	e04f      	b.n	80083a0 <_dtoa_r+0x360>
 8008300:	2301      	movs	r3, #1
 8008302:	9309      	str	r3, [sp, #36]	; 0x24
 8008304:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008306:	4453      	add	r3, sl
 8008308:	f103 0801 	add.w	r8, r3, #1
 800830c:	9304      	str	r3, [sp, #16]
 800830e:	4643      	mov	r3, r8
 8008310:	2b01      	cmp	r3, #1
 8008312:	bfb8      	it	lt
 8008314:	2301      	movlt	r3, #1
 8008316:	e7ba      	b.n	800828e <_dtoa_r+0x24e>
 8008318:	2300      	movs	r3, #0
 800831a:	e7b2      	b.n	8008282 <_dtoa_r+0x242>
 800831c:	2300      	movs	r3, #0
 800831e:	e7f0      	b.n	8008302 <_dtoa_r+0x2c2>
 8008320:	2501      	movs	r5, #1
 8008322:	2300      	movs	r3, #0
 8008324:	9509      	str	r5, [sp, #36]	; 0x24
 8008326:	931e      	str	r3, [sp, #120]	; 0x78
 8008328:	f04f 33ff 	mov.w	r3, #4294967295
 800832c:	2200      	movs	r2, #0
 800832e:	9304      	str	r3, [sp, #16]
 8008330:	4698      	mov	r8, r3
 8008332:	2312      	movs	r3, #18
 8008334:	921f      	str	r2, [sp, #124]	; 0x7c
 8008336:	e7aa      	b.n	800828e <_dtoa_r+0x24e>
 8008338:	2301      	movs	r3, #1
 800833a:	9309      	str	r3, [sp, #36]	; 0x24
 800833c:	e7f4      	b.n	8008328 <_dtoa_r+0x2e8>
 800833e:	bf00      	nop
 8008340:	636f4361 	.word	0x636f4361
 8008344:	3fd287a7 	.word	0x3fd287a7
 8008348:	8b60c8b3 	.word	0x8b60c8b3
 800834c:	3fc68a28 	.word	0x3fc68a28
 8008350:	509f79fb 	.word	0x509f79fb
 8008354:	3fd34413 	.word	0x3fd34413
 8008358:	7ff00000 	.word	0x7ff00000
 800835c:	08009f11 	.word	0x08009f11
 8008360:	08009f08 	.word	0x08009f08
 8008364:	08009ee5 	.word	0x08009ee5
 8008368:	3ff80000 	.word	0x3ff80000
 800836c:	08009fa0 	.word	0x08009fa0
 8008370:	08009f78 	.word	0x08009f78
 8008374:	2301      	movs	r3, #1
 8008376:	9304      	str	r3, [sp, #16]
 8008378:	4698      	mov	r8, r3
 800837a:	461a      	mov	r2, r3
 800837c:	e7da      	b.n	8008334 <_dtoa_r+0x2f4>
 800837e:	3101      	adds	r1, #1
 8008380:	6071      	str	r1, [r6, #4]
 8008382:	0052      	lsls	r2, r2, #1
 8008384:	e787      	b.n	8008296 <_dtoa_r+0x256>
 8008386:	07f1      	lsls	r1, r6, #31
 8008388:	d508      	bpl.n	800839c <_dtoa_r+0x35c>
 800838a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800838e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008392:	f7f8 f8a1 	bl	80004d8 <__aeabi_dmul>
 8008396:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800839a:	3501      	adds	r5, #1
 800839c:	1076      	asrs	r6, r6, #1
 800839e:	3708      	adds	r7, #8
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	d1f0      	bne.n	8008386 <_dtoa_r+0x346>
 80083a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80083a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083ac:	f7f8 f9be 	bl	800072c <__aeabi_ddiv>
 80083b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083b4:	e01b      	b.n	80083ee <_dtoa_r+0x3ae>
 80083b6:	2502      	movs	r5, #2
 80083b8:	e7a0      	b.n	80082fc <_dtoa_r+0x2bc>
 80083ba:	f000 80a4 	beq.w	8008506 <_dtoa_r+0x4c6>
 80083be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80083c2:	f1ca 0600 	rsb	r6, sl, #0
 80083c6:	4ba0      	ldr	r3, [pc, #640]	; (8008648 <_dtoa_r+0x608>)
 80083c8:	f006 020f 	and.w	r2, r6, #15
 80083cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d4:	f7f8 f880 	bl	80004d8 <__aeabi_dmul>
 80083d8:	2502      	movs	r5, #2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083e0:	4f9a      	ldr	r7, [pc, #616]	; (800864c <_dtoa_r+0x60c>)
 80083e2:	1136      	asrs	r6, r6, #4
 80083e4:	2e00      	cmp	r6, #0
 80083e6:	f040 8083 	bne.w	80084f0 <_dtoa_r+0x4b0>
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1e0      	bne.n	80083b0 <_dtoa_r+0x370>
 80083ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 808a 	beq.w	800850a <_dtoa_r+0x4ca>
 80083f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083fa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80083fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008402:	2200      	movs	r2, #0
 8008404:	4b92      	ldr	r3, [pc, #584]	; (8008650 <_dtoa_r+0x610>)
 8008406:	f7f8 fad9 	bl	80009bc <__aeabi_dcmplt>
 800840a:	2800      	cmp	r0, #0
 800840c:	d07d      	beq.n	800850a <_dtoa_r+0x4ca>
 800840e:	f1b8 0f00 	cmp.w	r8, #0
 8008412:	d07a      	beq.n	800850a <_dtoa_r+0x4ca>
 8008414:	9b04      	ldr	r3, [sp, #16]
 8008416:	2b00      	cmp	r3, #0
 8008418:	dd36      	ble.n	8008488 <_dtoa_r+0x448>
 800841a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800841e:	2200      	movs	r2, #0
 8008420:	4b8c      	ldr	r3, [pc, #560]	; (8008654 <_dtoa_r+0x614>)
 8008422:	f7f8 f859 	bl	80004d8 <__aeabi_dmul>
 8008426:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800842a:	9e04      	ldr	r6, [sp, #16]
 800842c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8008430:	3501      	adds	r5, #1
 8008432:	4628      	mov	r0, r5
 8008434:	f7f7 ffe6 	bl	8000404 <__aeabi_i2d>
 8008438:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800843c:	f7f8 f84c 	bl	80004d8 <__aeabi_dmul>
 8008440:	2200      	movs	r2, #0
 8008442:	4b85      	ldr	r3, [pc, #532]	; (8008658 <_dtoa_r+0x618>)
 8008444:	f7f7 fe92 	bl	800016c <__adddf3>
 8008448:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800844c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008450:	950b      	str	r5, [sp, #44]	; 0x2c
 8008452:	2e00      	cmp	r6, #0
 8008454:	d15c      	bne.n	8008510 <_dtoa_r+0x4d0>
 8008456:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800845a:	2200      	movs	r2, #0
 800845c:	4b7f      	ldr	r3, [pc, #508]	; (800865c <_dtoa_r+0x61c>)
 800845e:	f7f7 fe83 	bl	8000168 <__aeabi_dsub>
 8008462:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008464:	462b      	mov	r3, r5
 8008466:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800846a:	f7f8 fac5 	bl	80009f8 <__aeabi_dcmpgt>
 800846e:	2800      	cmp	r0, #0
 8008470:	f040 8281 	bne.w	8008976 <_dtoa_r+0x936>
 8008474:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800847a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800847e:	f7f8 fa9d 	bl	80009bc <__aeabi_dcmplt>
 8008482:	2800      	cmp	r0, #0
 8008484:	f040 8275 	bne.w	8008972 <_dtoa_r+0x932>
 8008488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800848c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008490:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008492:	2b00      	cmp	r3, #0
 8008494:	f2c0 814b 	blt.w	800872e <_dtoa_r+0x6ee>
 8008498:	f1ba 0f0e 	cmp.w	sl, #14
 800849c:	f300 8147 	bgt.w	800872e <_dtoa_r+0x6ee>
 80084a0:	4b69      	ldr	r3, [pc, #420]	; (8008648 <_dtoa_r+0x608>)
 80084a2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80084a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f280 80d7 	bge.w	8008664 <_dtoa_r+0x624>
 80084b6:	f1b8 0f00 	cmp.w	r8, #0
 80084ba:	f300 80d3 	bgt.w	8008664 <_dtoa_r+0x624>
 80084be:	f040 8257 	bne.w	8008970 <_dtoa_r+0x930>
 80084c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084c6:	2200      	movs	r2, #0
 80084c8:	4b64      	ldr	r3, [pc, #400]	; (800865c <_dtoa_r+0x61c>)
 80084ca:	f7f8 f805 	bl	80004d8 <__aeabi_dmul>
 80084ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084d2:	f7f8 fa87 	bl	80009e4 <__aeabi_dcmpge>
 80084d6:	4646      	mov	r6, r8
 80084d8:	4647      	mov	r7, r8
 80084da:	2800      	cmp	r0, #0
 80084dc:	f040 822d 	bne.w	800893a <_dtoa_r+0x8fa>
 80084e0:	9b06      	ldr	r3, [sp, #24]
 80084e2:	9a06      	ldr	r2, [sp, #24]
 80084e4:	1c5d      	adds	r5, r3, #1
 80084e6:	2331      	movs	r3, #49	; 0x31
 80084e8:	f10a 0a01 	add.w	sl, sl, #1
 80084ec:	7013      	strb	r3, [r2, #0]
 80084ee:	e228      	b.n	8008942 <_dtoa_r+0x902>
 80084f0:	07f2      	lsls	r2, r6, #31
 80084f2:	d505      	bpl.n	8008500 <_dtoa_r+0x4c0>
 80084f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084f8:	f7f7 ffee 	bl	80004d8 <__aeabi_dmul>
 80084fc:	2301      	movs	r3, #1
 80084fe:	3501      	adds	r5, #1
 8008500:	1076      	asrs	r6, r6, #1
 8008502:	3708      	adds	r7, #8
 8008504:	e76e      	b.n	80083e4 <_dtoa_r+0x3a4>
 8008506:	2502      	movs	r5, #2
 8008508:	e771      	b.n	80083ee <_dtoa_r+0x3ae>
 800850a:	4657      	mov	r7, sl
 800850c:	4646      	mov	r6, r8
 800850e:	e790      	b.n	8008432 <_dtoa_r+0x3f2>
 8008510:	4b4d      	ldr	r3, [pc, #308]	; (8008648 <_dtoa_r+0x608>)
 8008512:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008516:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800851a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851c:	2b00      	cmp	r3, #0
 800851e:	d048      	beq.n	80085b2 <_dtoa_r+0x572>
 8008520:	4602      	mov	r2, r0
 8008522:	460b      	mov	r3, r1
 8008524:	2000      	movs	r0, #0
 8008526:	494e      	ldr	r1, [pc, #312]	; (8008660 <_dtoa_r+0x620>)
 8008528:	f7f8 f900 	bl	800072c <__aeabi_ddiv>
 800852c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008530:	f7f7 fe1a 	bl	8000168 <__aeabi_dsub>
 8008534:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008538:	9d06      	ldr	r5, [sp, #24]
 800853a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800853e:	f7f8 fa7b 	bl	8000a38 <__aeabi_d2iz>
 8008542:	9011      	str	r0, [sp, #68]	; 0x44
 8008544:	f7f7 ff5e 	bl	8000404 <__aeabi_i2d>
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008550:	f7f7 fe0a 	bl	8000168 <__aeabi_dsub>
 8008554:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800855a:	3330      	adds	r3, #48	; 0x30
 800855c:	f805 3b01 	strb.w	r3, [r5], #1
 8008560:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008564:	f7f8 fa2a 	bl	80009bc <__aeabi_dcmplt>
 8008568:	2800      	cmp	r0, #0
 800856a:	d163      	bne.n	8008634 <_dtoa_r+0x5f4>
 800856c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008570:	2000      	movs	r0, #0
 8008572:	4937      	ldr	r1, [pc, #220]	; (8008650 <_dtoa_r+0x610>)
 8008574:	f7f7 fdf8 	bl	8000168 <__aeabi_dsub>
 8008578:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800857c:	f7f8 fa1e 	bl	80009bc <__aeabi_dcmplt>
 8008580:	2800      	cmp	r0, #0
 8008582:	f040 80b5 	bne.w	80086f0 <_dtoa_r+0x6b0>
 8008586:	9b06      	ldr	r3, [sp, #24]
 8008588:	1aeb      	subs	r3, r5, r3
 800858a:	429e      	cmp	r6, r3
 800858c:	f77f af7c 	ble.w	8008488 <_dtoa_r+0x448>
 8008590:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008594:	2200      	movs	r2, #0
 8008596:	4b2f      	ldr	r3, [pc, #188]	; (8008654 <_dtoa_r+0x614>)
 8008598:	f7f7 ff9e 	bl	80004d8 <__aeabi_dmul>
 800859c:	2200      	movs	r2, #0
 800859e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80085a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085a6:	4b2b      	ldr	r3, [pc, #172]	; (8008654 <_dtoa_r+0x614>)
 80085a8:	f7f7 ff96 	bl	80004d8 <__aeabi_dmul>
 80085ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085b0:	e7c3      	b.n	800853a <_dtoa_r+0x4fa>
 80085b2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80085b6:	f7f7 ff8f 	bl	80004d8 <__aeabi_dmul>
 80085ba:	9b06      	ldr	r3, [sp, #24]
 80085bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80085c0:	199d      	adds	r5, r3, r6
 80085c2:	461e      	mov	r6, r3
 80085c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c8:	f7f8 fa36 	bl	8000a38 <__aeabi_d2iz>
 80085cc:	9011      	str	r0, [sp, #68]	; 0x44
 80085ce:	f7f7 ff19 	bl	8000404 <__aeabi_i2d>
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085da:	f7f7 fdc5 	bl	8000168 <__aeabi_dsub>
 80085de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085e4:	3330      	adds	r3, #48	; 0x30
 80085e6:	f806 3b01 	strb.w	r3, [r6], #1
 80085ea:	42ae      	cmp	r6, r5
 80085ec:	f04f 0200 	mov.w	r2, #0
 80085f0:	d124      	bne.n	800863c <_dtoa_r+0x5fc>
 80085f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80085f6:	4b1a      	ldr	r3, [pc, #104]	; (8008660 <_dtoa_r+0x620>)
 80085f8:	f7f7 fdb8 	bl	800016c <__adddf3>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008604:	f7f8 f9f8 	bl	80009f8 <__aeabi_dcmpgt>
 8008608:	2800      	cmp	r0, #0
 800860a:	d171      	bne.n	80086f0 <_dtoa_r+0x6b0>
 800860c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008610:	2000      	movs	r0, #0
 8008612:	4913      	ldr	r1, [pc, #76]	; (8008660 <_dtoa_r+0x620>)
 8008614:	f7f7 fda8 	bl	8000168 <__aeabi_dsub>
 8008618:	4602      	mov	r2, r0
 800861a:	460b      	mov	r3, r1
 800861c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008620:	f7f8 f9cc 	bl	80009bc <__aeabi_dcmplt>
 8008624:	2800      	cmp	r0, #0
 8008626:	f43f af2f 	beq.w	8008488 <_dtoa_r+0x448>
 800862a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800862e:	1e6a      	subs	r2, r5, #1
 8008630:	2b30      	cmp	r3, #48	; 0x30
 8008632:	d001      	beq.n	8008638 <_dtoa_r+0x5f8>
 8008634:	46ba      	mov	sl, r7
 8008636:	e04a      	b.n	80086ce <_dtoa_r+0x68e>
 8008638:	4615      	mov	r5, r2
 800863a:	e7f6      	b.n	800862a <_dtoa_r+0x5ea>
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <_dtoa_r+0x614>)
 800863e:	f7f7 ff4b 	bl	80004d8 <__aeabi_dmul>
 8008642:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008646:	e7bd      	b.n	80085c4 <_dtoa_r+0x584>
 8008648:	08009fa0 	.word	0x08009fa0
 800864c:	08009f78 	.word	0x08009f78
 8008650:	3ff00000 	.word	0x3ff00000
 8008654:	40240000 	.word	0x40240000
 8008658:	401c0000 	.word	0x401c0000
 800865c:	40140000 	.word	0x40140000
 8008660:	3fe00000 	.word	0x3fe00000
 8008664:	9d06      	ldr	r5, [sp, #24]
 8008666:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800866a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800866e:	4630      	mov	r0, r6
 8008670:	4639      	mov	r1, r7
 8008672:	f7f8 f85b 	bl	800072c <__aeabi_ddiv>
 8008676:	f7f8 f9df 	bl	8000a38 <__aeabi_d2iz>
 800867a:	4681      	mov	r9, r0
 800867c:	f7f7 fec2 	bl	8000404 <__aeabi_i2d>
 8008680:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008684:	f7f7 ff28 	bl	80004d8 <__aeabi_dmul>
 8008688:	4602      	mov	r2, r0
 800868a:	460b      	mov	r3, r1
 800868c:	4630      	mov	r0, r6
 800868e:	4639      	mov	r1, r7
 8008690:	f7f7 fd6a 	bl	8000168 <__aeabi_dsub>
 8008694:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8008698:	f805 6b01 	strb.w	r6, [r5], #1
 800869c:	9e06      	ldr	r6, [sp, #24]
 800869e:	4602      	mov	r2, r0
 80086a0:	1bae      	subs	r6, r5, r6
 80086a2:	45b0      	cmp	r8, r6
 80086a4:	460b      	mov	r3, r1
 80086a6:	d135      	bne.n	8008714 <_dtoa_r+0x6d4>
 80086a8:	f7f7 fd60 	bl	800016c <__adddf3>
 80086ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086b0:	4606      	mov	r6, r0
 80086b2:	460f      	mov	r7, r1
 80086b4:	f7f8 f9a0 	bl	80009f8 <__aeabi_dcmpgt>
 80086b8:	b9c8      	cbnz	r0, 80086ee <_dtoa_r+0x6ae>
 80086ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086be:	4630      	mov	r0, r6
 80086c0:	4639      	mov	r1, r7
 80086c2:	f7f8 f971 	bl	80009a8 <__aeabi_dcmpeq>
 80086c6:	b110      	cbz	r0, 80086ce <_dtoa_r+0x68e>
 80086c8:	f019 0f01 	tst.w	r9, #1
 80086cc:	d10f      	bne.n	80086ee <_dtoa_r+0x6ae>
 80086ce:	4659      	mov	r1, fp
 80086d0:	4620      	mov	r0, r4
 80086d2:	f000 facc 	bl	8008c6e <_Bfree>
 80086d6:	2300      	movs	r3, #0
 80086d8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086da:	702b      	strb	r3, [r5, #0]
 80086dc:	f10a 0301 	add.w	r3, sl, #1
 80086e0:	6013      	str	r3, [r2, #0]
 80086e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f43f acf3 	beq.w	80080d0 <_dtoa_r+0x90>
 80086ea:	601d      	str	r5, [r3, #0]
 80086ec:	e4f0      	b.n	80080d0 <_dtoa_r+0x90>
 80086ee:	4657      	mov	r7, sl
 80086f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80086f4:	1e6b      	subs	r3, r5, #1
 80086f6:	2a39      	cmp	r2, #57	; 0x39
 80086f8:	d106      	bne.n	8008708 <_dtoa_r+0x6c8>
 80086fa:	9a06      	ldr	r2, [sp, #24]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d107      	bne.n	8008710 <_dtoa_r+0x6d0>
 8008700:	2330      	movs	r3, #48	; 0x30
 8008702:	7013      	strb	r3, [r2, #0]
 8008704:	4613      	mov	r3, r2
 8008706:	3701      	adds	r7, #1
 8008708:	781a      	ldrb	r2, [r3, #0]
 800870a:	3201      	adds	r2, #1
 800870c:	701a      	strb	r2, [r3, #0]
 800870e:	e791      	b.n	8008634 <_dtoa_r+0x5f4>
 8008710:	461d      	mov	r5, r3
 8008712:	e7ed      	b.n	80086f0 <_dtoa_r+0x6b0>
 8008714:	2200      	movs	r2, #0
 8008716:	4b99      	ldr	r3, [pc, #612]	; (800897c <_dtoa_r+0x93c>)
 8008718:	f7f7 fede 	bl	80004d8 <__aeabi_dmul>
 800871c:	2200      	movs	r2, #0
 800871e:	2300      	movs	r3, #0
 8008720:	4606      	mov	r6, r0
 8008722:	460f      	mov	r7, r1
 8008724:	f7f8 f940 	bl	80009a8 <__aeabi_dcmpeq>
 8008728:	2800      	cmp	r0, #0
 800872a:	d09e      	beq.n	800866a <_dtoa_r+0x62a>
 800872c:	e7cf      	b.n	80086ce <_dtoa_r+0x68e>
 800872e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008730:	2a00      	cmp	r2, #0
 8008732:	f000 8088 	beq.w	8008846 <_dtoa_r+0x806>
 8008736:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008738:	2a01      	cmp	r2, #1
 800873a:	dc6d      	bgt.n	8008818 <_dtoa_r+0x7d8>
 800873c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800873e:	2a00      	cmp	r2, #0
 8008740:	d066      	beq.n	8008810 <_dtoa_r+0x7d0>
 8008742:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008746:	464d      	mov	r5, r9
 8008748:	9e08      	ldr	r6, [sp, #32]
 800874a:	9a07      	ldr	r2, [sp, #28]
 800874c:	2101      	movs	r1, #1
 800874e:	441a      	add	r2, r3
 8008750:	4620      	mov	r0, r4
 8008752:	4499      	add	r9, r3
 8008754:	9207      	str	r2, [sp, #28]
 8008756:	f000 fb2a 	bl	8008dae <__i2b>
 800875a:	4607      	mov	r7, r0
 800875c:	2d00      	cmp	r5, #0
 800875e:	dd0b      	ble.n	8008778 <_dtoa_r+0x738>
 8008760:	9b07      	ldr	r3, [sp, #28]
 8008762:	2b00      	cmp	r3, #0
 8008764:	dd08      	ble.n	8008778 <_dtoa_r+0x738>
 8008766:	42ab      	cmp	r3, r5
 8008768:	bfa8      	it	ge
 800876a:	462b      	movge	r3, r5
 800876c:	9a07      	ldr	r2, [sp, #28]
 800876e:	eba9 0903 	sub.w	r9, r9, r3
 8008772:	1aed      	subs	r5, r5, r3
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	9307      	str	r3, [sp, #28]
 8008778:	9b08      	ldr	r3, [sp, #32]
 800877a:	b1eb      	cbz	r3, 80087b8 <_dtoa_r+0x778>
 800877c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800877e:	2b00      	cmp	r3, #0
 8008780:	d065      	beq.n	800884e <_dtoa_r+0x80e>
 8008782:	b18e      	cbz	r6, 80087a8 <_dtoa_r+0x768>
 8008784:	4639      	mov	r1, r7
 8008786:	4632      	mov	r2, r6
 8008788:	4620      	mov	r0, r4
 800878a:	f000 fbaf 	bl	8008eec <__pow5mult>
 800878e:	465a      	mov	r2, fp
 8008790:	4601      	mov	r1, r0
 8008792:	4607      	mov	r7, r0
 8008794:	4620      	mov	r0, r4
 8008796:	f000 fb13 	bl	8008dc0 <__multiply>
 800879a:	4659      	mov	r1, fp
 800879c:	900a      	str	r0, [sp, #40]	; 0x28
 800879e:	4620      	mov	r0, r4
 80087a0:	f000 fa65 	bl	8008c6e <_Bfree>
 80087a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a6:	469b      	mov	fp, r3
 80087a8:	9b08      	ldr	r3, [sp, #32]
 80087aa:	1b9a      	subs	r2, r3, r6
 80087ac:	d004      	beq.n	80087b8 <_dtoa_r+0x778>
 80087ae:	4659      	mov	r1, fp
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 fb9b 	bl	8008eec <__pow5mult>
 80087b6:	4683      	mov	fp, r0
 80087b8:	2101      	movs	r1, #1
 80087ba:	4620      	mov	r0, r4
 80087bc:	f000 faf7 	bl	8008dae <__i2b>
 80087c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087c2:	4606      	mov	r6, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 81c6 	beq.w	8008b56 <_dtoa_r+0xb16>
 80087ca:	461a      	mov	r2, r3
 80087cc:	4601      	mov	r1, r0
 80087ce:	4620      	mov	r0, r4
 80087d0:	f000 fb8c 	bl	8008eec <__pow5mult>
 80087d4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80087d6:	4606      	mov	r6, r0
 80087d8:	2b01      	cmp	r3, #1
 80087da:	dc3e      	bgt.n	800885a <_dtoa_r+0x81a>
 80087dc:	9b02      	ldr	r3, [sp, #8]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d137      	bne.n	8008852 <_dtoa_r+0x812>
 80087e2:	9b03      	ldr	r3, [sp, #12]
 80087e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d134      	bne.n	8008856 <_dtoa_r+0x816>
 80087ec:	9b03      	ldr	r3, [sp, #12]
 80087ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087f2:	0d1b      	lsrs	r3, r3, #20
 80087f4:	051b      	lsls	r3, r3, #20
 80087f6:	b12b      	cbz	r3, 8008804 <_dtoa_r+0x7c4>
 80087f8:	9b07      	ldr	r3, [sp, #28]
 80087fa:	f109 0901 	add.w	r9, r9, #1
 80087fe:	3301      	adds	r3, #1
 8008800:	9307      	str	r3, [sp, #28]
 8008802:	2301      	movs	r3, #1
 8008804:	9308      	str	r3, [sp, #32]
 8008806:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008808:	2b00      	cmp	r3, #0
 800880a:	d128      	bne.n	800885e <_dtoa_r+0x81e>
 800880c:	2001      	movs	r0, #1
 800880e:	e02e      	b.n	800886e <_dtoa_r+0x82e>
 8008810:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008812:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008816:	e796      	b.n	8008746 <_dtoa_r+0x706>
 8008818:	9b08      	ldr	r3, [sp, #32]
 800881a:	f108 36ff 	add.w	r6, r8, #4294967295
 800881e:	42b3      	cmp	r3, r6
 8008820:	bfb7      	itett	lt
 8008822:	9b08      	ldrlt	r3, [sp, #32]
 8008824:	1b9e      	subge	r6, r3, r6
 8008826:	1af2      	sublt	r2, r6, r3
 8008828:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800882a:	bfbf      	itttt	lt
 800882c:	9608      	strlt	r6, [sp, #32]
 800882e:	189b      	addlt	r3, r3, r2
 8008830:	930c      	strlt	r3, [sp, #48]	; 0x30
 8008832:	2600      	movlt	r6, #0
 8008834:	f1b8 0f00 	cmp.w	r8, #0
 8008838:	bfb9      	ittee	lt
 800883a:	eba9 0508 	sublt.w	r5, r9, r8
 800883e:	2300      	movlt	r3, #0
 8008840:	464d      	movge	r5, r9
 8008842:	4643      	movge	r3, r8
 8008844:	e781      	b.n	800874a <_dtoa_r+0x70a>
 8008846:	9e08      	ldr	r6, [sp, #32]
 8008848:	464d      	mov	r5, r9
 800884a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800884c:	e786      	b.n	800875c <_dtoa_r+0x71c>
 800884e:	9a08      	ldr	r2, [sp, #32]
 8008850:	e7ad      	b.n	80087ae <_dtoa_r+0x76e>
 8008852:	2300      	movs	r3, #0
 8008854:	e7d6      	b.n	8008804 <_dtoa_r+0x7c4>
 8008856:	9b02      	ldr	r3, [sp, #8]
 8008858:	e7d4      	b.n	8008804 <_dtoa_r+0x7c4>
 800885a:	2300      	movs	r3, #0
 800885c:	9308      	str	r3, [sp, #32]
 800885e:	6933      	ldr	r3, [r6, #16]
 8008860:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008864:	6918      	ldr	r0, [r3, #16]
 8008866:	f000 fa54 	bl	8008d12 <__hi0bits>
 800886a:	f1c0 0020 	rsb	r0, r0, #32
 800886e:	9b07      	ldr	r3, [sp, #28]
 8008870:	4418      	add	r0, r3
 8008872:	f010 001f 	ands.w	r0, r0, #31
 8008876:	d047      	beq.n	8008908 <_dtoa_r+0x8c8>
 8008878:	f1c0 0320 	rsb	r3, r0, #32
 800887c:	2b04      	cmp	r3, #4
 800887e:	dd3b      	ble.n	80088f8 <_dtoa_r+0x8b8>
 8008880:	9b07      	ldr	r3, [sp, #28]
 8008882:	f1c0 001c 	rsb	r0, r0, #28
 8008886:	4481      	add	r9, r0
 8008888:	4405      	add	r5, r0
 800888a:	4403      	add	r3, r0
 800888c:	9307      	str	r3, [sp, #28]
 800888e:	f1b9 0f00 	cmp.w	r9, #0
 8008892:	dd05      	ble.n	80088a0 <_dtoa_r+0x860>
 8008894:	4659      	mov	r1, fp
 8008896:	464a      	mov	r2, r9
 8008898:	4620      	mov	r0, r4
 800889a:	f000 fb75 	bl	8008f88 <__lshift>
 800889e:	4683      	mov	fp, r0
 80088a0:	9b07      	ldr	r3, [sp, #28]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	dd05      	ble.n	80088b2 <_dtoa_r+0x872>
 80088a6:	4631      	mov	r1, r6
 80088a8:	461a      	mov	r2, r3
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 fb6c 	bl	8008f88 <__lshift>
 80088b0:	4606      	mov	r6, r0
 80088b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088b4:	b353      	cbz	r3, 800890c <_dtoa_r+0x8cc>
 80088b6:	4631      	mov	r1, r6
 80088b8:	4658      	mov	r0, fp
 80088ba:	f000 fbb9 	bl	8009030 <__mcmp>
 80088be:	2800      	cmp	r0, #0
 80088c0:	da24      	bge.n	800890c <_dtoa_r+0x8cc>
 80088c2:	2300      	movs	r3, #0
 80088c4:	4659      	mov	r1, fp
 80088c6:	220a      	movs	r2, #10
 80088c8:	4620      	mov	r0, r4
 80088ca:	f000 f9e7 	bl	8008c9c <__multadd>
 80088ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088d4:	4683      	mov	fp, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 8144 	beq.w	8008b64 <_dtoa_r+0xb24>
 80088dc:	2300      	movs	r3, #0
 80088de:	4639      	mov	r1, r7
 80088e0:	220a      	movs	r2, #10
 80088e2:	4620      	mov	r0, r4
 80088e4:	f000 f9da 	bl	8008c9c <__multadd>
 80088e8:	9b04      	ldr	r3, [sp, #16]
 80088ea:	4607      	mov	r7, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	dc4d      	bgt.n	800898c <_dtoa_r+0x94c>
 80088f0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80088f2:	2b02      	cmp	r3, #2
 80088f4:	dd4a      	ble.n	800898c <_dtoa_r+0x94c>
 80088f6:	e011      	b.n	800891c <_dtoa_r+0x8dc>
 80088f8:	d0c9      	beq.n	800888e <_dtoa_r+0x84e>
 80088fa:	9a07      	ldr	r2, [sp, #28]
 80088fc:	331c      	adds	r3, #28
 80088fe:	441a      	add	r2, r3
 8008900:	4499      	add	r9, r3
 8008902:	441d      	add	r5, r3
 8008904:	4613      	mov	r3, r2
 8008906:	e7c1      	b.n	800888c <_dtoa_r+0x84c>
 8008908:	4603      	mov	r3, r0
 800890a:	e7f6      	b.n	80088fa <_dtoa_r+0x8ba>
 800890c:	f1b8 0f00 	cmp.w	r8, #0
 8008910:	dc36      	bgt.n	8008980 <_dtoa_r+0x940>
 8008912:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008914:	2b02      	cmp	r3, #2
 8008916:	dd33      	ble.n	8008980 <_dtoa_r+0x940>
 8008918:	f8cd 8010 	str.w	r8, [sp, #16]
 800891c:	9b04      	ldr	r3, [sp, #16]
 800891e:	b963      	cbnz	r3, 800893a <_dtoa_r+0x8fa>
 8008920:	4631      	mov	r1, r6
 8008922:	2205      	movs	r2, #5
 8008924:	4620      	mov	r0, r4
 8008926:	f000 f9b9 	bl	8008c9c <__multadd>
 800892a:	4601      	mov	r1, r0
 800892c:	4606      	mov	r6, r0
 800892e:	4658      	mov	r0, fp
 8008930:	f000 fb7e 	bl	8009030 <__mcmp>
 8008934:	2800      	cmp	r0, #0
 8008936:	f73f add3 	bgt.w	80084e0 <_dtoa_r+0x4a0>
 800893a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800893c:	9d06      	ldr	r5, [sp, #24]
 800893e:	ea6f 0a03 	mvn.w	sl, r3
 8008942:	f04f 0900 	mov.w	r9, #0
 8008946:	4631      	mov	r1, r6
 8008948:	4620      	mov	r0, r4
 800894a:	f000 f990 	bl	8008c6e <_Bfree>
 800894e:	2f00      	cmp	r7, #0
 8008950:	f43f aebd 	beq.w	80086ce <_dtoa_r+0x68e>
 8008954:	f1b9 0f00 	cmp.w	r9, #0
 8008958:	d005      	beq.n	8008966 <_dtoa_r+0x926>
 800895a:	45b9      	cmp	r9, r7
 800895c:	d003      	beq.n	8008966 <_dtoa_r+0x926>
 800895e:	4649      	mov	r1, r9
 8008960:	4620      	mov	r0, r4
 8008962:	f000 f984 	bl	8008c6e <_Bfree>
 8008966:	4639      	mov	r1, r7
 8008968:	4620      	mov	r0, r4
 800896a:	f000 f980 	bl	8008c6e <_Bfree>
 800896e:	e6ae      	b.n	80086ce <_dtoa_r+0x68e>
 8008970:	2600      	movs	r6, #0
 8008972:	4637      	mov	r7, r6
 8008974:	e7e1      	b.n	800893a <_dtoa_r+0x8fa>
 8008976:	46ba      	mov	sl, r7
 8008978:	4637      	mov	r7, r6
 800897a:	e5b1      	b.n	80084e0 <_dtoa_r+0x4a0>
 800897c:	40240000 	.word	0x40240000
 8008980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008982:	f8cd 8010 	str.w	r8, [sp, #16]
 8008986:	2b00      	cmp	r3, #0
 8008988:	f000 80f3 	beq.w	8008b72 <_dtoa_r+0xb32>
 800898c:	2d00      	cmp	r5, #0
 800898e:	dd05      	ble.n	800899c <_dtoa_r+0x95c>
 8008990:	4639      	mov	r1, r7
 8008992:	462a      	mov	r2, r5
 8008994:	4620      	mov	r0, r4
 8008996:	f000 faf7 	bl	8008f88 <__lshift>
 800899a:	4607      	mov	r7, r0
 800899c:	9b08      	ldr	r3, [sp, #32]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d04c      	beq.n	8008a3c <_dtoa_r+0x9fc>
 80089a2:	6879      	ldr	r1, [r7, #4]
 80089a4:	4620      	mov	r0, r4
 80089a6:	f000 f92e 	bl	8008c06 <_Balloc>
 80089aa:	4605      	mov	r5, r0
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	f107 010c 	add.w	r1, r7, #12
 80089b2:	3202      	adds	r2, #2
 80089b4:	0092      	lsls	r2, r2, #2
 80089b6:	300c      	adds	r0, #12
 80089b8:	f000 f91a 	bl	8008bf0 <memcpy>
 80089bc:	2201      	movs	r2, #1
 80089be:	4629      	mov	r1, r5
 80089c0:	4620      	mov	r0, r4
 80089c2:	f000 fae1 	bl	8008f88 <__lshift>
 80089c6:	46b9      	mov	r9, r7
 80089c8:	4607      	mov	r7, r0
 80089ca:	9b06      	ldr	r3, [sp, #24]
 80089cc:	9307      	str	r3, [sp, #28]
 80089ce:	9b02      	ldr	r3, [sp, #8]
 80089d0:	f003 0301 	and.w	r3, r3, #1
 80089d4:	9308      	str	r3, [sp, #32]
 80089d6:	4631      	mov	r1, r6
 80089d8:	4658      	mov	r0, fp
 80089da:	f7ff faa1 	bl	8007f20 <quorem>
 80089de:	4649      	mov	r1, r9
 80089e0:	4605      	mov	r5, r0
 80089e2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80089e6:	4658      	mov	r0, fp
 80089e8:	f000 fb22 	bl	8009030 <__mcmp>
 80089ec:	463a      	mov	r2, r7
 80089ee:	9002      	str	r0, [sp, #8]
 80089f0:	4631      	mov	r1, r6
 80089f2:	4620      	mov	r0, r4
 80089f4:	f000 fb36 	bl	8009064 <__mdiff>
 80089f8:	68c3      	ldr	r3, [r0, #12]
 80089fa:	4602      	mov	r2, r0
 80089fc:	bb03      	cbnz	r3, 8008a40 <_dtoa_r+0xa00>
 80089fe:	4601      	mov	r1, r0
 8008a00:	9009      	str	r0, [sp, #36]	; 0x24
 8008a02:	4658      	mov	r0, fp
 8008a04:	f000 fb14 	bl	8009030 <__mcmp>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a0c:	4611      	mov	r1, r2
 8008a0e:	4620      	mov	r0, r4
 8008a10:	9309      	str	r3, [sp, #36]	; 0x24
 8008a12:	f000 f92c 	bl	8008c6e <_Bfree>
 8008a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a18:	b9a3      	cbnz	r3, 8008a44 <_dtoa_r+0xa04>
 8008a1a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008a1c:	b992      	cbnz	r2, 8008a44 <_dtoa_r+0xa04>
 8008a1e:	9a08      	ldr	r2, [sp, #32]
 8008a20:	b982      	cbnz	r2, 8008a44 <_dtoa_r+0xa04>
 8008a22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008a26:	d029      	beq.n	8008a7c <_dtoa_r+0xa3c>
 8008a28:	9b02      	ldr	r3, [sp, #8]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	dd01      	ble.n	8008a32 <_dtoa_r+0x9f2>
 8008a2e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008a32:	9b07      	ldr	r3, [sp, #28]
 8008a34:	1c5d      	adds	r5, r3, #1
 8008a36:	f883 8000 	strb.w	r8, [r3]
 8008a3a:	e784      	b.n	8008946 <_dtoa_r+0x906>
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	e7c2      	b.n	80089c6 <_dtoa_r+0x986>
 8008a40:	2301      	movs	r3, #1
 8008a42:	e7e3      	b.n	8008a0c <_dtoa_r+0x9cc>
 8008a44:	9a02      	ldr	r2, [sp, #8]
 8008a46:	2a00      	cmp	r2, #0
 8008a48:	db04      	blt.n	8008a54 <_dtoa_r+0xa14>
 8008a4a:	d123      	bne.n	8008a94 <_dtoa_r+0xa54>
 8008a4c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008a4e:	bb0a      	cbnz	r2, 8008a94 <_dtoa_r+0xa54>
 8008a50:	9a08      	ldr	r2, [sp, #32]
 8008a52:	b9fa      	cbnz	r2, 8008a94 <_dtoa_r+0xa54>
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	ddec      	ble.n	8008a32 <_dtoa_r+0x9f2>
 8008a58:	4659      	mov	r1, fp
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 fa93 	bl	8008f88 <__lshift>
 8008a62:	4631      	mov	r1, r6
 8008a64:	4683      	mov	fp, r0
 8008a66:	f000 fae3 	bl	8009030 <__mcmp>
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	dc03      	bgt.n	8008a76 <_dtoa_r+0xa36>
 8008a6e:	d1e0      	bne.n	8008a32 <_dtoa_r+0x9f2>
 8008a70:	f018 0f01 	tst.w	r8, #1
 8008a74:	d0dd      	beq.n	8008a32 <_dtoa_r+0x9f2>
 8008a76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008a7a:	d1d8      	bne.n	8008a2e <_dtoa_r+0x9ee>
 8008a7c:	9b07      	ldr	r3, [sp, #28]
 8008a7e:	9a07      	ldr	r2, [sp, #28]
 8008a80:	1c5d      	adds	r5, r3, #1
 8008a82:	2339      	movs	r3, #57	; 0x39
 8008a84:	7013      	strb	r3, [r2, #0]
 8008a86:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a8a:	1e6a      	subs	r2, r5, #1
 8008a8c:	2b39      	cmp	r3, #57	; 0x39
 8008a8e:	d04d      	beq.n	8008b2c <_dtoa_r+0xaec>
 8008a90:	3301      	adds	r3, #1
 8008a92:	e052      	b.n	8008b3a <_dtoa_r+0xafa>
 8008a94:	9a07      	ldr	r2, [sp, #28]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f102 0501 	add.w	r5, r2, #1
 8008a9c:	dd06      	ble.n	8008aac <_dtoa_r+0xa6c>
 8008a9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008aa2:	d0eb      	beq.n	8008a7c <_dtoa_r+0xa3c>
 8008aa4:	f108 0801 	add.w	r8, r8, #1
 8008aa8:	9b07      	ldr	r3, [sp, #28]
 8008aaa:	e7c4      	b.n	8008a36 <_dtoa_r+0x9f6>
 8008aac:	9b06      	ldr	r3, [sp, #24]
 8008aae:	9a04      	ldr	r2, [sp, #16]
 8008ab0:	1aeb      	subs	r3, r5, r3
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008ab8:	d021      	beq.n	8008afe <_dtoa_r+0xabe>
 8008aba:	4659      	mov	r1, fp
 8008abc:	2300      	movs	r3, #0
 8008abe:	220a      	movs	r2, #10
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f000 f8eb 	bl	8008c9c <__multadd>
 8008ac6:	45b9      	cmp	r9, r7
 8008ac8:	4683      	mov	fp, r0
 8008aca:	f04f 0300 	mov.w	r3, #0
 8008ace:	f04f 020a 	mov.w	r2, #10
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	d105      	bne.n	8008ae4 <_dtoa_r+0xaa4>
 8008ad8:	f000 f8e0 	bl	8008c9c <__multadd>
 8008adc:	4681      	mov	r9, r0
 8008ade:	4607      	mov	r7, r0
 8008ae0:	9507      	str	r5, [sp, #28]
 8008ae2:	e778      	b.n	80089d6 <_dtoa_r+0x996>
 8008ae4:	f000 f8da 	bl	8008c9c <__multadd>
 8008ae8:	4639      	mov	r1, r7
 8008aea:	4681      	mov	r9, r0
 8008aec:	2300      	movs	r3, #0
 8008aee:	220a      	movs	r2, #10
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 f8d3 	bl	8008c9c <__multadd>
 8008af6:	4607      	mov	r7, r0
 8008af8:	e7f2      	b.n	8008ae0 <_dtoa_r+0xaa0>
 8008afa:	f04f 0900 	mov.w	r9, #0
 8008afe:	4659      	mov	r1, fp
 8008b00:	2201      	movs	r2, #1
 8008b02:	4620      	mov	r0, r4
 8008b04:	f000 fa40 	bl	8008f88 <__lshift>
 8008b08:	4631      	mov	r1, r6
 8008b0a:	4683      	mov	fp, r0
 8008b0c:	f000 fa90 	bl	8009030 <__mcmp>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	dcb8      	bgt.n	8008a86 <_dtoa_r+0xa46>
 8008b14:	d102      	bne.n	8008b1c <_dtoa_r+0xadc>
 8008b16:	f018 0f01 	tst.w	r8, #1
 8008b1a:	d1b4      	bne.n	8008a86 <_dtoa_r+0xa46>
 8008b1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b20:	1e6a      	subs	r2, r5, #1
 8008b22:	2b30      	cmp	r3, #48	; 0x30
 8008b24:	f47f af0f 	bne.w	8008946 <_dtoa_r+0x906>
 8008b28:	4615      	mov	r5, r2
 8008b2a:	e7f7      	b.n	8008b1c <_dtoa_r+0xadc>
 8008b2c:	9b06      	ldr	r3, [sp, #24]
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d105      	bne.n	8008b3e <_dtoa_r+0xafe>
 8008b32:	2331      	movs	r3, #49	; 0x31
 8008b34:	9a06      	ldr	r2, [sp, #24]
 8008b36:	f10a 0a01 	add.w	sl, sl, #1
 8008b3a:	7013      	strb	r3, [r2, #0]
 8008b3c:	e703      	b.n	8008946 <_dtoa_r+0x906>
 8008b3e:	4615      	mov	r5, r2
 8008b40:	e7a1      	b.n	8008a86 <_dtoa_r+0xa46>
 8008b42:	4b17      	ldr	r3, [pc, #92]	; (8008ba0 <_dtoa_r+0xb60>)
 8008b44:	f7ff bae1 	b.w	800810a <_dtoa_r+0xca>
 8008b48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f47f aabb 	bne.w	80080c6 <_dtoa_r+0x86>
 8008b50:	4b14      	ldr	r3, [pc, #80]	; (8008ba4 <_dtoa_r+0xb64>)
 8008b52:	f7ff bada 	b.w	800810a <_dtoa_r+0xca>
 8008b56:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	f77f ae3f 	ble.w	80087dc <_dtoa_r+0x79c>
 8008b5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b60:	9308      	str	r3, [sp, #32]
 8008b62:	e653      	b.n	800880c <_dtoa_r+0x7cc>
 8008b64:	9b04      	ldr	r3, [sp, #16]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	dc03      	bgt.n	8008b72 <_dtoa_r+0xb32>
 8008b6a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008b6c:	2b02      	cmp	r3, #2
 8008b6e:	f73f aed5 	bgt.w	800891c <_dtoa_r+0x8dc>
 8008b72:	9d06      	ldr	r5, [sp, #24]
 8008b74:	4631      	mov	r1, r6
 8008b76:	4658      	mov	r0, fp
 8008b78:	f7ff f9d2 	bl	8007f20 <quorem>
 8008b7c:	9b06      	ldr	r3, [sp, #24]
 8008b7e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008b82:	f805 8b01 	strb.w	r8, [r5], #1
 8008b86:	9a04      	ldr	r2, [sp, #16]
 8008b88:	1aeb      	subs	r3, r5, r3
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	ddb5      	ble.n	8008afa <_dtoa_r+0xaba>
 8008b8e:	4659      	mov	r1, fp
 8008b90:	2300      	movs	r3, #0
 8008b92:	220a      	movs	r2, #10
 8008b94:	4620      	mov	r0, r4
 8008b96:	f000 f881 	bl	8008c9c <__multadd>
 8008b9a:	4683      	mov	fp, r0
 8008b9c:	e7ea      	b.n	8008b74 <_dtoa_r+0xb34>
 8008b9e:	bf00      	nop
 8008ba0:	08009ee4 	.word	0x08009ee4
 8008ba4:	08009f08 	.word	0x08009f08

08008ba8 <_localeconv_r>:
 8008ba8:	4b04      	ldr	r3, [pc, #16]	; (8008bbc <_localeconv_r+0x14>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6a18      	ldr	r0, [r3, #32]
 8008bae:	4b04      	ldr	r3, [pc, #16]	; (8008bc0 <_localeconv_r+0x18>)
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	bf08      	it	eq
 8008bb4:	4618      	moveq	r0, r3
 8008bb6:	30f0      	adds	r0, #240	; 0xf0
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	2000000c 	.word	0x2000000c
 8008bc0:	20000070 	.word	0x20000070

08008bc4 <malloc>:
 8008bc4:	4b02      	ldr	r3, [pc, #8]	; (8008bd0 <malloc+0xc>)
 8008bc6:	4601      	mov	r1, r0
 8008bc8:	6818      	ldr	r0, [r3, #0]
 8008bca:	f000 bb53 	b.w	8009274 <_malloc_r>
 8008bce:	bf00      	nop
 8008bd0:	2000000c 	.word	0x2000000c

08008bd4 <memchr>:
 8008bd4:	b510      	push	{r4, lr}
 8008bd6:	b2c9      	uxtb	r1, r1
 8008bd8:	4402      	add	r2, r0
 8008bda:	4290      	cmp	r0, r2
 8008bdc:	4603      	mov	r3, r0
 8008bde:	d101      	bne.n	8008be4 <memchr+0x10>
 8008be0:	2300      	movs	r3, #0
 8008be2:	e003      	b.n	8008bec <memchr+0x18>
 8008be4:	781c      	ldrb	r4, [r3, #0]
 8008be6:	3001      	adds	r0, #1
 8008be8:	428c      	cmp	r4, r1
 8008bea:	d1f6      	bne.n	8008bda <memchr+0x6>
 8008bec:	4618      	mov	r0, r3
 8008bee:	bd10      	pop	{r4, pc}

08008bf0 <memcpy>:
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	1e43      	subs	r3, r0, #1
 8008bf4:	440a      	add	r2, r1
 8008bf6:	4291      	cmp	r1, r2
 8008bf8:	d100      	bne.n	8008bfc <memcpy+0xc>
 8008bfa:	bd10      	pop	{r4, pc}
 8008bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c04:	e7f7      	b.n	8008bf6 <memcpy+0x6>

08008c06 <_Balloc>:
 8008c06:	b570      	push	{r4, r5, r6, lr}
 8008c08:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c0a:	4604      	mov	r4, r0
 8008c0c:	460e      	mov	r6, r1
 8008c0e:	b93d      	cbnz	r5, 8008c20 <_Balloc+0x1a>
 8008c10:	2010      	movs	r0, #16
 8008c12:	f7ff ffd7 	bl	8008bc4 <malloc>
 8008c16:	6260      	str	r0, [r4, #36]	; 0x24
 8008c18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c1c:	6005      	str	r5, [r0, #0]
 8008c1e:	60c5      	str	r5, [r0, #12]
 8008c20:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008c22:	68eb      	ldr	r3, [r5, #12]
 8008c24:	b183      	cbz	r3, 8008c48 <_Balloc+0x42>
 8008c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008c2e:	b9b8      	cbnz	r0, 8008c60 <_Balloc+0x5a>
 8008c30:	2101      	movs	r1, #1
 8008c32:	fa01 f506 	lsl.w	r5, r1, r6
 8008c36:	1d6a      	adds	r2, r5, #5
 8008c38:	0092      	lsls	r2, r2, #2
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f000 fabf 	bl	80091be <_calloc_r>
 8008c40:	b160      	cbz	r0, 8008c5c <_Balloc+0x56>
 8008c42:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008c46:	e00e      	b.n	8008c66 <_Balloc+0x60>
 8008c48:	2221      	movs	r2, #33	; 0x21
 8008c4a:	2104      	movs	r1, #4
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 fab6 	bl	80091be <_calloc_r>
 8008c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c54:	60e8      	str	r0, [r5, #12]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1e4      	bne.n	8008c26 <_Balloc+0x20>
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	bd70      	pop	{r4, r5, r6, pc}
 8008c60:	6802      	ldr	r2, [r0, #0]
 8008c62:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008c66:	2300      	movs	r3, #0
 8008c68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c6c:	e7f7      	b.n	8008c5e <_Balloc+0x58>

08008c6e <_Bfree>:
 8008c6e:	b570      	push	{r4, r5, r6, lr}
 8008c70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008c72:	4606      	mov	r6, r0
 8008c74:	460d      	mov	r5, r1
 8008c76:	b93c      	cbnz	r4, 8008c88 <_Bfree+0x1a>
 8008c78:	2010      	movs	r0, #16
 8008c7a:	f7ff ffa3 	bl	8008bc4 <malloc>
 8008c7e:	6270      	str	r0, [r6, #36]	; 0x24
 8008c80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c84:	6004      	str	r4, [r0, #0]
 8008c86:	60c4      	str	r4, [r0, #12]
 8008c88:	b13d      	cbz	r5, 8008c9a <_Bfree+0x2c>
 8008c8a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c8c:	686a      	ldr	r2, [r5, #4]
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c94:	6029      	str	r1, [r5, #0]
 8008c96:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008c9a:	bd70      	pop	{r4, r5, r6, pc}

08008c9c <__multadd>:
 8008c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca0:	461f      	mov	r7, r3
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	460c      	mov	r4, r1
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	690d      	ldr	r5, [r1, #16]
 8008caa:	f101 0c14 	add.w	ip, r1, #20
 8008cae:	f8dc 0000 	ldr.w	r0, [ip]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	b281      	uxth	r1, r0
 8008cb6:	fb02 7101 	mla	r1, r2, r1, r7
 8008cba:	0c00      	lsrs	r0, r0, #16
 8008cbc:	0c0f      	lsrs	r7, r1, #16
 8008cbe:	fb02 7000 	mla	r0, r2, r0, r7
 8008cc2:	b289      	uxth	r1, r1
 8008cc4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008cc8:	429d      	cmp	r5, r3
 8008cca:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008cce:	f84c 1b04 	str.w	r1, [ip], #4
 8008cd2:	dcec      	bgt.n	8008cae <__multadd+0x12>
 8008cd4:	b1d7      	cbz	r7, 8008d0c <__multadd+0x70>
 8008cd6:	68a3      	ldr	r3, [r4, #8]
 8008cd8:	42ab      	cmp	r3, r5
 8008cda:	dc12      	bgt.n	8008d02 <__multadd+0x66>
 8008cdc:	6861      	ldr	r1, [r4, #4]
 8008cde:	4630      	mov	r0, r6
 8008ce0:	3101      	adds	r1, #1
 8008ce2:	f7ff ff90 	bl	8008c06 <_Balloc>
 8008ce6:	4680      	mov	r8, r0
 8008ce8:	6922      	ldr	r2, [r4, #16]
 8008cea:	f104 010c 	add.w	r1, r4, #12
 8008cee:	3202      	adds	r2, #2
 8008cf0:	0092      	lsls	r2, r2, #2
 8008cf2:	300c      	adds	r0, #12
 8008cf4:	f7ff ff7c 	bl	8008bf0 <memcpy>
 8008cf8:	4621      	mov	r1, r4
 8008cfa:	4630      	mov	r0, r6
 8008cfc:	f7ff ffb7 	bl	8008c6e <_Bfree>
 8008d00:	4644      	mov	r4, r8
 8008d02:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d06:	3501      	adds	r5, #1
 8008d08:	615f      	str	r7, [r3, #20]
 8008d0a:	6125      	str	r5, [r4, #16]
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008d12 <__hi0bits>:
 8008d12:	0c02      	lsrs	r2, r0, #16
 8008d14:	0412      	lsls	r2, r2, #16
 8008d16:	4603      	mov	r3, r0
 8008d18:	b9b2      	cbnz	r2, 8008d48 <__hi0bits+0x36>
 8008d1a:	0403      	lsls	r3, r0, #16
 8008d1c:	2010      	movs	r0, #16
 8008d1e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008d22:	bf04      	itt	eq
 8008d24:	021b      	lsleq	r3, r3, #8
 8008d26:	3008      	addeq	r0, #8
 8008d28:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008d2c:	bf04      	itt	eq
 8008d2e:	011b      	lsleq	r3, r3, #4
 8008d30:	3004      	addeq	r0, #4
 8008d32:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008d36:	bf04      	itt	eq
 8008d38:	009b      	lsleq	r3, r3, #2
 8008d3a:	3002      	addeq	r0, #2
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	db06      	blt.n	8008d4e <__hi0bits+0x3c>
 8008d40:	005b      	lsls	r3, r3, #1
 8008d42:	d503      	bpl.n	8008d4c <__hi0bits+0x3a>
 8008d44:	3001      	adds	r0, #1
 8008d46:	4770      	bx	lr
 8008d48:	2000      	movs	r0, #0
 8008d4a:	e7e8      	b.n	8008d1e <__hi0bits+0xc>
 8008d4c:	2020      	movs	r0, #32
 8008d4e:	4770      	bx	lr

08008d50 <__lo0bits>:
 8008d50:	6803      	ldr	r3, [r0, #0]
 8008d52:	4601      	mov	r1, r0
 8008d54:	f013 0207 	ands.w	r2, r3, #7
 8008d58:	d00b      	beq.n	8008d72 <__lo0bits+0x22>
 8008d5a:	07da      	lsls	r2, r3, #31
 8008d5c:	d423      	bmi.n	8008da6 <__lo0bits+0x56>
 8008d5e:	0798      	lsls	r0, r3, #30
 8008d60:	bf49      	itett	mi
 8008d62:	085b      	lsrmi	r3, r3, #1
 8008d64:	089b      	lsrpl	r3, r3, #2
 8008d66:	2001      	movmi	r0, #1
 8008d68:	600b      	strmi	r3, [r1, #0]
 8008d6a:	bf5c      	itt	pl
 8008d6c:	600b      	strpl	r3, [r1, #0]
 8008d6e:	2002      	movpl	r0, #2
 8008d70:	4770      	bx	lr
 8008d72:	b298      	uxth	r0, r3
 8008d74:	b9a8      	cbnz	r0, 8008da2 <__lo0bits+0x52>
 8008d76:	2010      	movs	r0, #16
 8008d78:	0c1b      	lsrs	r3, r3, #16
 8008d7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d7e:	bf04      	itt	eq
 8008d80:	0a1b      	lsreq	r3, r3, #8
 8008d82:	3008      	addeq	r0, #8
 8008d84:	071a      	lsls	r2, r3, #28
 8008d86:	bf04      	itt	eq
 8008d88:	091b      	lsreq	r3, r3, #4
 8008d8a:	3004      	addeq	r0, #4
 8008d8c:	079a      	lsls	r2, r3, #30
 8008d8e:	bf04      	itt	eq
 8008d90:	089b      	lsreq	r3, r3, #2
 8008d92:	3002      	addeq	r0, #2
 8008d94:	07da      	lsls	r2, r3, #31
 8008d96:	d402      	bmi.n	8008d9e <__lo0bits+0x4e>
 8008d98:	085b      	lsrs	r3, r3, #1
 8008d9a:	d006      	beq.n	8008daa <__lo0bits+0x5a>
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	600b      	str	r3, [r1, #0]
 8008da0:	4770      	bx	lr
 8008da2:	4610      	mov	r0, r2
 8008da4:	e7e9      	b.n	8008d7a <__lo0bits+0x2a>
 8008da6:	2000      	movs	r0, #0
 8008da8:	4770      	bx	lr
 8008daa:	2020      	movs	r0, #32
 8008dac:	4770      	bx	lr

08008dae <__i2b>:
 8008dae:	b510      	push	{r4, lr}
 8008db0:	460c      	mov	r4, r1
 8008db2:	2101      	movs	r1, #1
 8008db4:	f7ff ff27 	bl	8008c06 <_Balloc>
 8008db8:	2201      	movs	r2, #1
 8008dba:	6144      	str	r4, [r0, #20]
 8008dbc:	6102      	str	r2, [r0, #16]
 8008dbe:	bd10      	pop	{r4, pc}

08008dc0 <__multiply>:
 8008dc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc4:	4614      	mov	r4, r2
 8008dc6:	690a      	ldr	r2, [r1, #16]
 8008dc8:	6923      	ldr	r3, [r4, #16]
 8008dca:	4688      	mov	r8, r1
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	bfbe      	ittt	lt
 8008dd0:	460b      	movlt	r3, r1
 8008dd2:	46a0      	movlt	r8, r4
 8008dd4:	461c      	movlt	r4, r3
 8008dd6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008dda:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008dde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008de2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008de6:	eb07 0609 	add.w	r6, r7, r9
 8008dea:	42b3      	cmp	r3, r6
 8008dec:	bfb8      	it	lt
 8008dee:	3101      	addlt	r1, #1
 8008df0:	f7ff ff09 	bl	8008c06 <_Balloc>
 8008df4:	f100 0514 	add.w	r5, r0, #20
 8008df8:	462b      	mov	r3, r5
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008e00:	4573      	cmp	r3, lr
 8008e02:	d316      	bcc.n	8008e32 <__multiply+0x72>
 8008e04:	f104 0214 	add.w	r2, r4, #20
 8008e08:	f108 0114 	add.w	r1, r8, #20
 8008e0c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008e10:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008e14:	9300      	str	r3, [sp, #0]
 8008e16:	9b00      	ldr	r3, [sp, #0]
 8008e18:	9201      	str	r2, [sp, #4]
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d80c      	bhi.n	8008e38 <__multiply+0x78>
 8008e1e:	2e00      	cmp	r6, #0
 8008e20:	dd03      	ble.n	8008e2a <__multiply+0x6a>
 8008e22:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d05d      	beq.n	8008ee6 <__multiply+0x126>
 8008e2a:	6106      	str	r6, [r0, #16]
 8008e2c:	b003      	add	sp, #12
 8008e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e32:	f843 2b04 	str.w	r2, [r3], #4
 8008e36:	e7e3      	b.n	8008e00 <__multiply+0x40>
 8008e38:	f8b2 b000 	ldrh.w	fp, [r2]
 8008e3c:	f1bb 0f00 	cmp.w	fp, #0
 8008e40:	d023      	beq.n	8008e8a <__multiply+0xca>
 8008e42:	4689      	mov	r9, r1
 8008e44:	46ac      	mov	ip, r5
 8008e46:	f04f 0800 	mov.w	r8, #0
 8008e4a:	f859 4b04 	ldr.w	r4, [r9], #4
 8008e4e:	f8dc a000 	ldr.w	sl, [ip]
 8008e52:	b2a3      	uxth	r3, r4
 8008e54:	fa1f fa8a 	uxth.w	sl, sl
 8008e58:	fb0b a303 	mla	r3, fp, r3, sl
 8008e5c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e60:	f8dc 4000 	ldr.w	r4, [ip]
 8008e64:	4443      	add	r3, r8
 8008e66:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e6a:	fb0b 840a 	mla	r4, fp, sl, r8
 8008e6e:	46e2      	mov	sl, ip
 8008e70:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e7a:	454f      	cmp	r7, r9
 8008e7c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e80:	f84a 3b04 	str.w	r3, [sl], #4
 8008e84:	d82b      	bhi.n	8008ede <__multiply+0x11e>
 8008e86:	f8cc 8004 	str.w	r8, [ip, #4]
 8008e8a:	9b01      	ldr	r3, [sp, #4]
 8008e8c:	3204      	adds	r2, #4
 8008e8e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008e92:	f1ba 0f00 	cmp.w	sl, #0
 8008e96:	d020      	beq.n	8008eda <__multiply+0x11a>
 8008e98:	4689      	mov	r9, r1
 8008e9a:	46a8      	mov	r8, r5
 8008e9c:	f04f 0b00 	mov.w	fp, #0
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	f8b9 c000 	ldrh.w	ip, [r9]
 8008ea6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	fb0a 440c 	mla	r4, sl, ip, r4
 8008eb0:	46c4      	mov	ip, r8
 8008eb2:	445c      	add	r4, fp
 8008eb4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008eb8:	f84c 3b04 	str.w	r3, [ip], #4
 8008ebc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ec0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008ec4:	0c1b      	lsrs	r3, r3, #16
 8008ec6:	fb0a b303 	mla	r3, sl, r3, fp
 8008eca:	454f      	cmp	r7, r9
 8008ecc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008ed0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008ed4:	d805      	bhi.n	8008ee2 <__multiply+0x122>
 8008ed6:	f8c8 3004 	str.w	r3, [r8, #4]
 8008eda:	3504      	adds	r5, #4
 8008edc:	e79b      	b.n	8008e16 <__multiply+0x56>
 8008ede:	46d4      	mov	ip, sl
 8008ee0:	e7b3      	b.n	8008e4a <__multiply+0x8a>
 8008ee2:	46e0      	mov	r8, ip
 8008ee4:	e7dd      	b.n	8008ea2 <__multiply+0xe2>
 8008ee6:	3e01      	subs	r6, #1
 8008ee8:	e799      	b.n	8008e1e <__multiply+0x5e>
	...

08008eec <__pow5mult>:
 8008eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef0:	4615      	mov	r5, r2
 8008ef2:	f012 0203 	ands.w	r2, r2, #3
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460f      	mov	r7, r1
 8008efa:	d007      	beq.n	8008f0c <__pow5mult+0x20>
 8008efc:	4c21      	ldr	r4, [pc, #132]	; (8008f84 <__pow5mult+0x98>)
 8008efe:	3a01      	subs	r2, #1
 8008f00:	2300      	movs	r3, #0
 8008f02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f06:	f7ff fec9 	bl	8008c9c <__multadd>
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	10ad      	asrs	r5, r5, #2
 8008f0e:	d035      	beq.n	8008f7c <__pow5mult+0x90>
 8008f10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f12:	b93c      	cbnz	r4, 8008f24 <__pow5mult+0x38>
 8008f14:	2010      	movs	r0, #16
 8008f16:	f7ff fe55 	bl	8008bc4 <malloc>
 8008f1a:	6270      	str	r0, [r6, #36]	; 0x24
 8008f1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f20:	6004      	str	r4, [r0, #0]
 8008f22:	60c4      	str	r4, [r0, #12]
 8008f24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f2c:	b94c      	cbnz	r4, 8008f42 <__pow5mult+0x56>
 8008f2e:	f240 2171 	movw	r1, #625	; 0x271
 8008f32:	4630      	mov	r0, r6
 8008f34:	f7ff ff3b 	bl	8008dae <__i2b>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f40:	6003      	str	r3, [r0, #0]
 8008f42:	f04f 0800 	mov.w	r8, #0
 8008f46:	07eb      	lsls	r3, r5, #31
 8008f48:	d50a      	bpl.n	8008f60 <__pow5mult+0x74>
 8008f4a:	4639      	mov	r1, r7
 8008f4c:	4622      	mov	r2, r4
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f7ff ff36 	bl	8008dc0 <__multiply>
 8008f54:	4681      	mov	r9, r0
 8008f56:	4639      	mov	r1, r7
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f7ff fe88 	bl	8008c6e <_Bfree>
 8008f5e:	464f      	mov	r7, r9
 8008f60:	106d      	asrs	r5, r5, #1
 8008f62:	d00b      	beq.n	8008f7c <__pow5mult+0x90>
 8008f64:	6820      	ldr	r0, [r4, #0]
 8008f66:	b938      	cbnz	r0, 8008f78 <__pow5mult+0x8c>
 8008f68:	4622      	mov	r2, r4
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7ff ff27 	bl	8008dc0 <__multiply>
 8008f72:	6020      	str	r0, [r4, #0]
 8008f74:	f8c0 8000 	str.w	r8, [r0]
 8008f78:	4604      	mov	r4, r0
 8008f7a:	e7e4      	b.n	8008f46 <__pow5mult+0x5a>
 8008f7c:	4638      	mov	r0, r7
 8008f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f82:	bf00      	nop
 8008f84:	0800a068 	.word	0x0800a068

08008f88 <__lshift>:
 8008f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f8c:	460c      	mov	r4, r1
 8008f8e:	4607      	mov	r7, r0
 8008f90:	4616      	mov	r6, r2
 8008f92:	6923      	ldr	r3, [r4, #16]
 8008f94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f98:	eb0a 0903 	add.w	r9, sl, r3
 8008f9c:	6849      	ldr	r1, [r1, #4]
 8008f9e:	68a3      	ldr	r3, [r4, #8]
 8008fa0:	f109 0501 	add.w	r5, r9, #1
 8008fa4:	42ab      	cmp	r3, r5
 8008fa6:	db32      	blt.n	800900e <__lshift+0x86>
 8008fa8:	4638      	mov	r0, r7
 8008faa:	f7ff fe2c 	bl	8008c06 <_Balloc>
 8008fae:	2300      	movs	r3, #0
 8008fb0:	4680      	mov	r8, r0
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	f100 0114 	add.w	r1, r0, #20
 8008fb8:	4553      	cmp	r3, sl
 8008fba:	db2b      	blt.n	8009014 <__lshift+0x8c>
 8008fbc:	6920      	ldr	r0, [r4, #16]
 8008fbe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008fc2:	f104 0314 	add.w	r3, r4, #20
 8008fc6:	f016 021f 	ands.w	r2, r6, #31
 8008fca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008fd2:	d025      	beq.n	8009020 <__lshift+0x98>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	f1c2 0e20 	rsb	lr, r2, #32
 8008fda:	468a      	mov	sl, r1
 8008fdc:	681e      	ldr	r6, [r3, #0]
 8008fde:	4096      	lsls	r6, r2
 8008fe0:	4330      	orrs	r0, r6
 8008fe2:	f84a 0b04 	str.w	r0, [sl], #4
 8008fe6:	f853 0b04 	ldr.w	r0, [r3], #4
 8008fea:	459c      	cmp	ip, r3
 8008fec:	fa20 f00e 	lsr.w	r0, r0, lr
 8008ff0:	d814      	bhi.n	800901c <__lshift+0x94>
 8008ff2:	6048      	str	r0, [r1, #4]
 8008ff4:	b108      	cbz	r0, 8008ffa <__lshift+0x72>
 8008ff6:	f109 0502 	add.w	r5, r9, #2
 8008ffa:	3d01      	subs	r5, #1
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f8c8 5010 	str.w	r5, [r8, #16]
 8009002:	4621      	mov	r1, r4
 8009004:	f7ff fe33 	bl	8008c6e <_Bfree>
 8009008:	4640      	mov	r0, r8
 800900a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800900e:	3101      	adds	r1, #1
 8009010:	005b      	lsls	r3, r3, #1
 8009012:	e7c7      	b.n	8008fa4 <__lshift+0x1c>
 8009014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009018:	3301      	adds	r3, #1
 800901a:	e7cd      	b.n	8008fb8 <__lshift+0x30>
 800901c:	4651      	mov	r1, sl
 800901e:	e7dc      	b.n	8008fda <__lshift+0x52>
 8009020:	3904      	subs	r1, #4
 8009022:	f853 2b04 	ldr.w	r2, [r3], #4
 8009026:	459c      	cmp	ip, r3
 8009028:	f841 2f04 	str.w	r2, [r1, #4]!
 800902c:	d8f9      	bhi.n	8009022 <__lshift+0x9a>
 800902e:	e7e4      	b.n	8008ffa <__lshift+0x72>

08009030 <__mcmp>:
 8009030:	6903      	ldr	r3, [r0, #16]
 8009032:	690a      	ldr	r2, [r1, #16]
 8009034:	b530      	push	{r4, r5, lr}
 8009036:	1a9b      	subs	r3, r3, r2
 8009038:	d10c      	bne.n	8009054 <__mcmp+0x24>
 800903a:	0092      	lsls	r2, r2, #2
 800903c:	3014      	adds	r0, #20
 800903e:	3114      	adds	r1, #20
 8009040:	1884      	adds	r4, r0, r2
 8009042:	4411      	add	r1, r2
 8009044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800904c:	4295      	cmp	r5, r2
 800904e:	d003      	beq.n	8009058 <__mcmp+0x28>
 8009050:	d305      	bcc.n	800905e <__mcmp+0x2e>
 8009052:	2301      	movs	r3, #1
 8009054:	4618      	mov	r0, r3
 8009056:	bd30      	pop	{r4, r5, pc}
 8009058:	42a0      	cmp	r0, r4
 800905a:	d3f3      	bcc.n	8009044 <__mcmp+0x14>
 800905c:	e7fa      	b.n	8009054 <__mcmp+0x24>
 800905e:	f04f 33ff 	mov.w	r3, #4294967295
 8009062:	e7f7      	b.n	8009054 <__mcmp+0x24>

08009064 <__mdiff>:
 8009064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009068:	460d      	mov	r5, r1
 800906a:	4607      	mov	r7, r0
 800906c:	4611      	mov	r1, r2
 800906e:	4628      	mov	r0, r5
 8009070:	4614      	mov	r4, r2
 8009072:	f7ff ffdd 	bl	8009030 <__mcmp>
 8009076:	1e06      	subs	r6, r0, #0
 8009078:	d108      	bne.n	800908c <__mdiff+0x28>
 800907a:	4631      	mov	r1, r6
 800907c:	4638      	mov	r0, r7
 800907e:	f7ff fdc2 	bl	8008c06 <_Balloc>
 8009082:	2301      	movs	r3, #1
 8009084:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908c:	bfa4      	itt	ge
 800908e:	4623      	movge	r3, r4
 8009090:	462c      	movge	r4, r5
 8009092:	4638      	mov	r0, r7
 8009094:	6861      	ldr	r1, [r4, #4]
 8009096:	bfa6      	itte	ge
 8009098:	461d      	movge	r5, r3
 800909a:	2600      	movge	r6, #0
 800909c:	2601      	movlt	r6, #1
 800909e:	f7ff fdb2 	bl	8008c06 <_Balloc>
 80090a2:	f04f 0e00 	mov.w	lr, #0
 80090a6:	60c6      	str	r6, [r0, #12]
 80090a8:	692b      	ldr	r3, [r5, #16]
 80090aa:	6926      	ldr	r6, [r4, #16]
 80090ac:	f104 0214 	add.w	r2, r4, #20
 80090b0:	f105 0914 	add.w	r9, r5, #20
 80090b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80090b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80090bc:	f100 0114 	add.w	r1, r0, #20
 80090c0:	f852 ab04 	ldr.w	sl, [r2], #4
 80090c4:	f859 5b04 	ldr.w	r5, [r9], #4
 80090c8:	fa1f f38a 	uxth.w	r3, sl
 80090cc:	4473      	add	r3, lr
 80090ce:	b2ac      	uxth	r4, r5
 80090d0:	1b1b      	subs	r3, r3, r4
 80090d2:	0c2c      	lsrs	r4, r5, #16
 80090d4:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80090d8:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80090dc:	b29b      	uxth	r3, r3
 80090de:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80090e2:	45c8      	cmp	r8, r9
 80090e4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80090e8:	4694      	mov	ip, r2
 80090ea:	f841 4b04 	str.w	r4, [r1], #4
 80090ee:	d8e7      	bhi.n	80090c0 <__mdiff+0x5c>
 80090f0:	45bc      	cmp	ip, r7
 80090f2:	d304      	bcc.n	80090fe <__mdiff+0x9a>
 80090f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80090f8:	b183      	cbz	r3, 800911c <__mdiff+0xb8>
 80090fa:	6106      	str	r6, [r0, #16]
 80090fc:	e7c4      	b.n	8009088 <__mdiff+0x24>
 80090fe:	f85c 4b04 	ldr.w	r4, [ip], #4
 8009102:	b2a2      	uxth	r2, r4
 8009104:	4472      	add	r2, lr
 8009106:	1413      	asrs	r3, r2, #16
 8009108:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800910c:	b292      	uxth	r2, r2
 800910e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009112:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009116:	f841 2b04 	str.w	r2, [r1], #4
 800911a:	e7e9      	b.n	80090f0 <__mdiff+0x8c>
 800911c:	3e01      	subs	r6, #1
 800911e:	e7e9      	b.n	80090f4 <__mdiff+0x90>

08009120 <__d2b>:
 8009120:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009124:	461c      	mov	r4, r3
 8009126:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800912a:	2101      	movs	r1, #1
 800912c:	4690      	mov	r8, r2
 800912e:	f7ff fd6a 	bl	8008c06 <_Balloc>
 8009132:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8009136:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800913a:	4607      	mov	r7, r0
 800913c:	bb34      	cbnz	r4, 800918c <__d2b+0x6c>
 800913e:	9201      	str	r2, [sp, #4]
 8009140:	f1b8 0200 	subs.w	r2, r8, #0
 8009144:	d027      	beq.n	8009196 <__d2b+0x76>
 8009146:	a802      	add	r0, sp, #8
 8009148:	f840 2d08 	str.w	r2, [r0, #-8]!
 800914c:	f7ff fe00 	bl	8008d50 <__lo0bits>
 8009150:	9900      	ldr	r1, [sp, #0]
 8009152:	b1f0      	cbz	r0, 8009192 <__d2b+0x72>
 8009154:	9a01      	ldr	r2, [sp, #4]
 8009156:	f1c0 0320 	rsb	r3, r0, #32
 800915a:	fa02 f303 	lsl.w	r3, r2, r3
 800915e:	430b      	orrs	r3, r1
 8009160:	40c2      	lsrs	r2, r0
 8009162:	617b      	str	r3, [r7, #20]
 8009164:	9201      	str	r2, [sp, #4]
 8009166:	9b01      	ldr	r3, [sp, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	bf14      	ite	ne
 800916c:	2102      	movne	r1, #2
 800916e:	2101      	moveq	r1, #1
 8009170:	61bb      	str	r3, [r7, #24]
 8009172:	6139      	str	r1, [r7, #16]
 8009174:	b1c4      	cbz	r4, 80091a8 <__d2b+0x88>
 8009176:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800917a:	4404      	add	r4, r0
 800917c:	6034      	str	r4, [r6, #0]
 800917e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009182:	6028      	str	r0, [r5, #0]
 8009184:	4638      	mov	r0, r7
 8009186:	b002      	add	sp, #8
 8009188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800918c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009190:	e7d5      	b.n	800913e <__d2b+0x1e>
 8009192:	6179      	str	r1, [r7, #20]
 8009194:	e7e7      	b.n	8009166 <__d2b+0x46>
 8009196:	a801      	add	r0, sp, #4
 8009198:	f7ff fdda 	bl	8008d50 <__lo0bits>
 800919c:	2101      	movs	r1, #1
 800919e:	9b01      	ldr	r3, [sp, #4]
 80091a0:	6139      	str	r1, [r7, #16]
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	3020      	adds	r0, #32
 80091a6:	e7e5      	b.n	8009174 <__d2b+0x54>
 80091a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091ac:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80091b0:	6030      	str	r0, [r6, #0]
 80091b2:	6918      	ldr	r0, [r3, #16]
 80091b4:	f7ff fdad 	bl	8008d12 <__hi0bits>
 80091b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80091bc:	e7e1      	b.n	8009182 <__d2b+0x62>

080091be <_calloc_r>:
 80091be:	b538      	push	{r3, r4, r5, lr}
 80091c0:	fb02 f401 	mul.w	r4, r2, r1
 80091c4:	4621      	mov	r1, r4
 80091c6:	f000 f855 	bl	8009274 <_malloc_r>
 80091ca:	4605      	mov	r5, r0
 80091cc:	b118      	cbz	r0, 80091d6 <_calloc_r+0x18>
 80091ce:	4622      	mov	r2, r4
 80091d0:	2100      	movs	r1, #0
 80091d2:	f7fe fa2d 	bl	8007630 <memset>
 80091d6:	4628      	mov	r0, r5
 80091d8:	bd38      	pop	{r3, r4, r5, pc}
	...

080091dc <_free_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	4605      	mov	r5, r0
 80091e0:	2900      	cmp	r1, #0
 80091e2:	d043      	beq.n	800926c <_free_r+0x90>
 80091e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e8:	1f0c      	subs	r4, r1, #4
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	bfb8      	it	lt
 80091ee:	18e4      	addlt	r4, r4, r3
 80091f0:	f000 fa27 	bl	8009642 <__malloc_lock>
 80091f4:	4a1e      	ldr	r2, [pc, #120]	; (8009270 <_free_r+0x94>)
 80091f6:	6813      	ldr	r3, [r2, #0]
 80091f8:	4610      	mov	r0, r2
 80091fa:	b933      	cbnz	r3, 800920a <_free_r+0x2e>
 80091fc:	6063      	str	r3, [r4, #4]
 80091fe:	6014      	str	r4, [r2, #0]
 8009200:	4628      	mov	r0, r5
 8009202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009206:	f000 ba1d 	b.w	8009644 <__malloc_unlock>
 800920a:	42a3      	cmp	r3, r4
 800920c:	d90b      	bls.n	8009226 <_free_r+0x4a>
 800920e:	6821      	ldr	r1, [r4, #0]
 8009210:	1862      	adds	r2, r4, r1
 8009212:	4293      	cmp	r3, r2
 8009214:	bf01      	itttt	eq
 8009216:	681a      	ldreq	r2, [r3, #0]
 8009218:	685b      	ldreq	r3, [r3, #4]
 800921a:	1852      	addeq	r2, r2, r1
 800921c:	6022      	streq	r2, [r4, #0]
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	6004      	str	r4, [r0, #0]
 8009222:	e7ed      	b.n	8009200 <_free_r+0x24>
 8009224:	4613      	mov	r3, r2
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	b10a      	cbz	r2, 800922e <_free_r+0x52>
 800922a:	42a2      	cmp	r2, r4
 800922c:	d9fa      	bls.n	8009224 <_free_r+0x48>
 800922e:	6819      	ldr	r1, [r3, #0]
 8009230:	1858      	adds	r0, r3, r1
 8009232:	42a0      	cmp	r0, r4
 8009234:	d10b      	bne.n	800924e <_free_r+0x72>
 8009236:	6820      	ldr	r0, [r4, #0]
 8009238:	4401      	add	r1, r0
 800923a:	1858      	adds	r0, r3, r1
 800923c:	4282      	cmp	r2, r0
 800923e:	6019      	str	r1, [r3, #0]
 8009240:	d1de      	bne.n	8009200 <_free_r+0x24>
 8009242:	6810      	ldr	r0, [r2, #0]
 8009244:	6852      	ldr	r2, [r2, #4]
 8009246:	4401      	add	r1, r0
 8009248:	6019      	str	r1, [r3, #0]
 800924a:	605a      	str	r2, [r3, #4]
 800924c:	e7d8      	b.n	8009200 <_free_r+0x24>
 800924e:	d902      	bls.n	8009256 <_free_r+0x7a>
 8009250:	230c      	movs	r3, #12
 8009252:	602b      	str	r3, [r5, #0]
 8009254:	e7d4      	b.n	8009200 <_free_r+0x24>
 8009256:	6820      	ldr	r0, [r4, #0]
 8009258:	1821      	adds	r1, r4, r0
 800925a:	428a      	cmp	r2, r1
 800925c:	bf01      	itttt	eq
 800925e:	6811      	ldreq	r1, [r2, #0]
 8009260:	6852      	ldreq	r2, [r2, #4]
 8009262:	1809      	addeq	r1, r1, r0
 8009264:	6021      	streq	r1, [r4, #0]
 8009266:	6062      	str	r2, [r4, #4]
 8009268:	605c      	str	r4, [r3, #4]
 800926a:	e7c9      	b.n	8009200 <_free_r+0x24>
 800926c:	bd38      	pop	{r3, r4, r5, pc}
 800926e:	bf00      	nop
 8009270:	200006b0 	.word	0x200006b0

08009274 <_malloc_r>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	1ccd      	adds	r5, r1, #3
 8009278:	f025 0503 	bic.w	r5, r5, #3
 800927c:	3508      	adds	r5, #8
 800927e:	2d0c      	cmp	r5, #12
 8009280:	bf38      	it	cc
 8009282:	250c      	movcc	r5, #12
 8009284:	2d00      	cmp	r5, #0
 8009286:	4606      	mov	r6, r0
 8009288:	db01      	blt.n	800928e <_malloc_r+0x1a>
 800928a:	42a9      	cmp	r1, r5
 800928c:	d903      	bls.n	8009296 <_malloc_r+0x22>
 800928e:	230c      	movs	r3, #12
 8009290:	6033      	str	r3, [r6, #0]
 8009292:	2000      	movs	r0, #0
 8009294:	bd70      	pop	{r4, r5, r6, pc}
 8009296:	f000 f9d4 	bl	8009642 <__malloc_lock>
 800929a:	4a21      	ldr	r2, [pc, #132]	; (8009320 <_malloc_r+0xac>)
 800929c:	6814      	ldr	r4, [r2, #0]
 800929e:	4621      	mov	r1, r4
 80092a0:	b991      	cbnz	r1, 80092c8 <_malloc_r+0x54>
 80092a2:	4c20      	ldr	r4, [pc, #128]	; (8009324 <_malloc_r+0xb0>)
 80092a4:	6823      	ldr	r3, [r4, #0]
 80092a6:	b91b      	cbnz	r3, 80092b0 <_malloc_r+0x3c>
 80092a8:	4630      	mov	r0, r6
 80092aa:	f000 f98f 	bl	80095cc <_sbrk_r>
 80092ae:	6020      	str	r0, [r4, #0]
 80092b0:	4629      	mov	r1, r5
 80092b2:	4630      	mov	r0, r6
 80092b4:	f000 f98a 	bl	80095cc <_sbrk_r>
 80092b8:	1c43      	adds	r3, r0, #1
 80092ba:	d124      	bne.n	8009306 <_malloc_r+0x92>
 80092bc:	230c      	movs	r3, #12
 80092be:	4630      	mov	r0, r6
 80092c0:	6033      	str	r3, [r6, #0]
 80092c2:	f000 f9bf 	bl	8009644 <__malloc_unlock>
 80092c6:	e7e4      	b.n	8009292 <_malloc_r+0x1e>
 80092c8:	680b      	ldr	r3, [r1, #0]
 80092ca:	1b5b      	subs	r3, r3, r5
 80092cc:	d418      	bmi.n	8009300 <_malloc_r+0x8c>
 80092ce:	2b0b      	cmp	r3, #11
 80092d0:	d90f      	bls.n	80092f2 <_malloc_r+0x7e>
 80092d2:	600b      	str	r3, [r1, #0]
 80092d4:	18cc      	adds	r4, r1, r3
 80092d6:	50cd      	str	r5, [r1, r3]
 80092d8:	4630      	mov	r0, r6
 80092da:	f000 f9b3 	bl	8009644 <__malloc_unlock>
 80092de:	f104 000b 	add.w	r0, r4, #11
 80092e2:	1d23      	adds	r3, r4, #4
 80092e4:	f020 0007 	bic.w	r0, r0, #7
 80092e8:	1ac3      	subs	r3, r0, r3
 80092ea:	d0d3      	beq.n	8009294 <_malloc_r+0x20>
 80092ec:	425a      	negs	r2, r3
 80092ee:	50e2      	str	r2, [r4, r3]
 80092f0:	e7d0      	b.n	8009294 <_malloc_r+0x20>
 80092f2:	684b      	ldr	r3, [r1, #4]
 80092f4:	428c      	cmp	r4, r1
 80092f6:	bf16      	itet	ne
 80092f8:	6063      	strne	r3, [r4, #4]
 80092fa:	6013      	streq	r3, [r2, #0]
 80092fc:	460c      	movne	r4, r1
 80092fe:	e7eb      	b.n	80092d8 <_malloc_r+0x64>
 8009300:	460c      	mov	r4, r1
 8009302:	6849      	ldr	r1, [r1, #4]
 8009304:	e7cc      	b.n	80092a0 <_malloc_r+0x2c>
 8009306:	1cc4      	adds	r4, r0, #3
 8009308:	f024 0403 	bic.w	r4, r4, #3
 800930c:	42a0      	cmp	r0, r4
 800930e:	d005      	beq.n	800931c <_malloc_r+0xa8>
 8009310:	1a21      	subs	r1, r4, r0
 8009312:	4630      	mov	r0, r6
 8009314:	f000 f95a 	bl	80095cc <_sbrk_r>
 8009318:	3001      	adds	r0, #1
 800931a:	d0cf      	beq.n	80092bc <_malloc_r+0x48>
 800931c:	6025      	str	r5, [r4, #0]
 800931e:	e7db      	b.n	80092d8 <_malloc_r+0x64>
 8009320:	200006b0 	.word	0x200006b0
 8009324:	200006b4 	.word	0x200006b4

08009328 <__ssputs_r>:
 8009328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800932c:	688e      	ldr	r6, [r1, #8]
 800932e:	4682      	mov	sl, r0
 8009330:	429e      	cmp	r6, r3
 8009332:	460c      	mov	r4, r1
 8009334:	4690      	mov	r8, r2
 8009336:	4699      	mov	r9, r3
 8009338:	d837      	bhi.n	80093aa <__ssputs_r+0x82>
 800933a:	898a      	ldrh	r2, [r1, #12]
 800933c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009340:	d031      	beq.n	80093a6 <__ssputs_r+0x7e>
 8009342:	2302      	movs	r3, #2
 8009344:	6825      	ldr	r5, [r4, #0]
 8009346:	6909      	ldr	r1, [r1, #16]
 8009348:	1a6f      	subs	r7, r5, r1
 800934a:	6965      	ldr	r5, [r4, #20]
 800934c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009350:	fb95 f5f3 	sdiv	r5, r5, r3
 8009354:	f109 0301 	add.w	r3, r9, #1
 8009358:	443b      	add	r3, r7
 800935a:	429d      	cmp	r5, r3
 800935c:	bf38      	it	cc
 800935e:	461d      	movcc	r5, r3
 8009360:	0553      	lsls	r3, r2, #21
 8009362:	d530      	bpl.n	80093c6 <__ssputs_r+0x9e>
 8009364:	4629      	mov	r1, r5
 8009366:	f7ff ff85 	bl	8009274 <_malloc_r>
 800936a:	4606      	mov	r6, r0
 800936c:	b950      	cbnz	r0, 8009384 <__ssputs_r+0x5c>
 800936e:	230c      	movs	r3, #12
 8009370:	f04f 30ff 	mov.w	r0, #4294967295
 8009374:	f8ca 3000 	str.w	r3, [sl]
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009384:	463a      	mov	r2, r7
 8009386:	6921      	ldr	r1, [r4, #16]
 8009388:	f7ff fc32 	bl	8008bf0 <memcpy>
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009396:	81a3      	strh	r3, [r4, #12]
 8009398:	6126      	str	r6, [r4, #16]
 800939a:	443e      	add	r6, r7
 800939c:	6026      	str	r6, [r4, #0]
 800939e:	464e      	mov	r6, r9
 80093a0:	6165      	str	r5, [r4, #20]
 80093a2:	1bed      	subs	r5, r5, r7
 80093a4:	60a5      	str	r5, [r4, #8]
 80093a6:	454e      	cmp	r6, r9
 80093a8:	d900      	bls.n	80093ac <__ssputs_r+0x84>
 80093aa:	464e      	mov	r6, r9
 80093ac:	4632      	mov	r2, r6
 80093ae:	4641      	mov	r1, r8
 80093b0:	6820      	ldr	r0, [r4, #0]
 80093b2:	f000 f92d 	bl	8009610 <memmove>
 80093b6:	68a3      	ldr	r3, [r4, #8]
 80093b8:	2000      	movs	r0, #0
 80093ba:	1b9b      	subs	r3, r3, r6
 80093bc:	60a3      	str	r3, [r4, #8]
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	441e      	add	r6, r3
 80093c2:	6026      	str	r6, [r4, #0]
 80093c4:	e7dc      	b.n	8009380 <__ssputs_r+0x58>
 80093c6:	462a      	mov	r2, r5
 80093c8:	f000 f93d 	bl	8009646 <_realloc_r>
 80093cc:	4606      	mov	r6, r0
 80093ce:	2800      	cmp	r0, #0
 80093d0:	d1e2      	bne.n	8009398 <__ssputs_r+0x70>
 80093d2:	6921      	ldr	r1, [r4, #16]
 80093d4:	4650      	mov	r0, sl
 80093d6:	f7ff ff01 	bl	80091dc <_free_r>
 80093da:	e7c8      	b.n	800936e <__ssputs_r+0x46>

080093dc <_svfiprintf_r>:
 80093dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e0:	461d      	mov	r5, r3
 80093e2:	898b      	ldrh	r3, [r1, #12]
 80093e4:	b09d      	sub	sp, #116	; 0x74
 80093e6:	061f      	lsls	r7, r3, #24
 80093e8:	4680      	mov	r8, r0
 80093ea:	460c      	mov	r4, r1
 80093ec:	4616      	mov	r6, r2
 80093ee:	d50f      	bpl.n	8009410 <_svfiprintf_r+0x34>
 80093f0:	690b      	ldr	r3, [r1, #16]
 80093f2:	b96b      	cbnz	r3, 8009410 <_svfiprintf_r+0x34>
 80093f4:	2140      	movs	r1, #64	; 0x40
 80093f6:	f7ff ff3d 	bl	8009274 <_malloc_r>
 80093fa:	6020      	str	r0, [r4, #0]
 80093fc:	6120      	str	r0, [r4, #16]
 80093fe:	b928      	cbnz	r0, 800940c <_svfiprintf_r+0x30>
 8009400:	230c      	movs	r3, #12
 8009402:	f8c8 3000 	str.w	r3, [r8]
 8009406:	f04f 30ff 	mov.w	r0, #4294967295
 800940a:	e0c8      	b.n	800959e <_svfiprintf_r+0x1c2>
 800940c:	2340      	movs	r3, #64	; 0x40
 800940e:	6163      	str	r3, [r4, #20]
 8009410:	2300      	movs	r3, #0
 8009412:	9309      	str	r3, [sp, #36]	; 0x24
 8009414:	2320      	movs	r3, #32
 8009416:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800941a:	2330      	movs	r3, #48	; 0x30
 800941c:	f04f 0b01 	mov.w	fp, #1
 8009420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009424:	9503      	str	r5, [sp, #12]
 8009426:	4637      	mov	r7, r6
 8009428:	463d      	mov	r5, r7
 800942a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800942e:	b10b      	cbz	r3, 8009434 <_svfiprintf_r+0x58>
 8009430:	2b25      	cmp	r3, #37	; 0x25
 8009432:	d13e      	bne.n	80094b2 <_svfiprintf_r+0xd6>
 8009434:	ebb7 0a06 	subs.w	sl, r7, r6
 8009438:	d00b      	beq.n	8009452 <_svfiprintf_r+0x76>
 800943a:	4653      	mov	r3, sl
 800943c:	4632      	mov	r2, r6
 800943e:	4621      	mov	r1, r4
 8009440:	4640      	mov	r0, r8
 8009442:	f7ff ff71 	bl	8009328 <__ssputs_r>
 8009446:	3001      	adds	r0, #1
 8009448:	f000 80a4 	beq.w	8009594 <_svfiprintf_r+0x1b8>
 800944c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800944e:	4453      	add	r3, sl
 8009450:	9309      	str	r3, [sp, #36]	; 0x24
 8009452:	783b      	ldrb	r3, [r7, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 809d 	beq.w	8009594 <_svfiprintf_r+0x1b8>
 800945a:	2300      	movs	r3, #0
 800945c:	f04f 32ff 	mov.w	r2, #4294967295
 8009460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009464:	9304      	str	r3, [sp, #16]
 8009466:	9307      	str	r3, [sp, #28]
 8009468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800946c:	931a      	str	r3, [sp, #104]	; 0x68
 800946e:	462f      	mov	r7, r5
 8009470:	2205      	movs	r2, #5
 8009472:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009476:	4850      	ldr	r0, [pc, #320]	; (80095b8 <_svfiprintf_r+0x1dc>)
 8009478:	f7ff fbac 	bl	8008bd4 <memchr>
 800947c:	9b04      	ldr	r3, [sp, #16]
 800947e:	b9d0      	cbnz	r0, 80094b6 <_svfiprintf_r+0xda>
 8009480:	06d9      	lsls	r1, r3, #27
 8009482:	bf44      	itt	mi
 8009484:	2220      	movmi	r2, #32
 8009486:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800948a:	071a      	lsls	r2, r3, #28
 800948c:	bf44      	itt	mi
 800948e:	222b      	movmi	r2, #43	; 0x2b
 8009490:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009494:	782a      	ldrb	r2, [r5, #0]
 8009496:	2a2a      	cmp	r2, #42	; 0x2a
 8009498:	d015      	beq.n	80094c6 <_svfiprintf_r+0xea>
 800949a:	462f      	mov	r7, r5
 800949c:	2000      	movs	r0, #0
 800949e:	250a      	movs	r5, #10
 80094a0:	9a07      	ldr	r2, [sp, #28]
 80094a2:	4639      	mov	r1, r7
 80094a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094a8:	3b30      	subs	r3, #48	; 0x30
 80094aa:	2b09      	cmp	r3, #9
 80094ac:	d94d      	bls.n	800954a <_svfiprintf_r+0x16e>
 80094ae:	b1b8      	cbz	r0, 80094e0 <_svfiprintf_r+0x104>
 80094b0:	e00f      	b.n	80094d2 <_svfiprintf_r+0xf6>
 80094b2:	462f      	mov	r7, r5
 80094b4:	e7b8      	b.n	8009428 <_svfiprintf_r+0x4c>
 80094b6:	4a40      	ldr	r2, [pc, #256]	; (80095b8 <_svfiprintf_r+0x1dc>)
 80094b8:	463d      	mov	r5, r7
 80094ba:	1a80      	subs	r0, r0, r2
 80094bc:	fa0b f000 	lsl.w	r0, fp, r0
 80094c0:	4318      	orrs	r0, r3
 80094c2:	9004      	str	r0, [sp, #16]
 80094c4:	e7d3      	b.n	800946e <_svfiprintf_r+0x92>
 80094c6:	9a03      	ldr	r2, [sp, #12]
 80094c8:	1d11      	adds	r1, r2, #4
 80094ca:	6812      	ldr	r2, [r2, #0]
 80094cc:	9103      	str	r1, [sp, #12]
 80094ce:	2a00      	cmp	r2, #0
 80094d0:	db01      	blt.n	80094d6 <_svfiprintf_r+0xfa>
 80094d2:	9207      	str	r2, [sp, #28]
 80094d4:	e004      	b.n	80094e0 <_svfiprintf_r+0x104>
 80094d6:	4252      	negs	r2, r2
 80094d8:	f043 0302 	orr.w	r3, r3, #2
 80094dc:	9207      	str	r2, [sp, #28]
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	783b      	ldrb	r3, [r7, #0]
 80094e2:	2b2e      	cmp	r3, #46	; 0x2e
 80094e4:	d10c      	bne.n	8009500 <_svfiprintf_r+0x124>
 80094e6:	787b      	ldrb	r3, [r7, #1]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d133      	bne.n	8009554 <_svfiprintf_r+0x178>
 80094ec:	9b03      	ldr	r3, [sp, #12]
 80094ee:	3702      	adds	r7, #2
 80094f0:	1d1a      	adds	r2, r3, #4
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	9203      	str	r2, [sp, #12]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	bfb8      	it	lt
 80094fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80094fe:	9305      	str	r3, [sp, #20]
 8009500:	4d2e      	ldr	r5, [pc, #184]	; (80095bc <_svfiprintf_r+0x1e0>)
 8009502:	2203      	movs	r2, #3
 8009504:	7839      	ldrb	r1, [r7, #0]
 8009506:	4628      	mov	r0, r5
 8009508:	f7ff fb64 	bl	8008bd4 <memchr>
 800950c:	b138      	cbz	r0, 800951e <_svfiprintf_r+0x142>
 800950e:	2340      	movs	r3, #64	; 0x40
 8009510:	1b40      	subs	r0, r0, r5
 8009512:	fa03 f000 	lsl.w	r0, r3, r0
 8009516:	9b04      	ldr	r3, [sp, #16]
 8009518:	3701      	adds	r7, #1
 800951a:	4303      	orrs	r3, r0
 800951c:	9304      	str	r3, [sp, #16]
 800951e:	7839      	ldrb	r1, [r7, #0]
 8009520:	2206      	movs	r2, #6
 8009522:	4827      	ldr	r0, [pc, #156]	; (80095c0 <_svfiprintf_r+0x1e4>)
 8009524:	1c7e      	adds	r6, r7, #1
 8009526:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800952a:	f7ff fb53 	bl	8008bd4 <memchr>
 800952e:	2800      	cmp	r0, #0
 8009530:	d038      	beq.n	80095a4 <_svfiprintf_r+0x1c8>
 8009532:	4b24      	ldr	r3, [pc, #144]	; (80095c4 <_svfiprintf_r+0x1e8>)
 8009534:	bb13      	cbnz	r3, 800957c <_svfiprintf_r+0x1a0>
 8009536:	9b03      	ldr	r3, [sp, #12]
 8009538:	3307      	adds	r3, #7
 800953a:	f023 0307 	bic.w	r3, r3, #7
 800953e:	3308      	adds	r3, #8
 8009540:	9303      	str	r3, [sp, #12]
 8009542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009544:	444b      	add	r3, r9
 8009546:	9309      	str	r3, [sp, #36]	; 0x24
 8009548:	e76d      	b.n	8009426 <_svfiprintf_r+0x4a>
 800954a:	fb05 3202 	mla	r2, r5, r2, r3
 800954e:	2001      	movs	r0, #1
 8009550:	460f      	mov	r7, r1
 8009552:	e7a6      	b.n	80094a2 <_svfiprintf_r+0xc6>
 8009554:	2300      	movs	r3, #0
 8009556:	250a      	movs	r5, #10
 8009558:	4619      	mov	r1, r3
 800955a:	3701      	adds	r7, #1
 800955c:	9305      	str	r3, [sp, #20]
 800955e:	4638      	mov	r0, r7
 8009560:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009564:	3a30      	subs	r2, #48	; 0x30
 8009566:	2a09      	cmp	r2, #9
 8009568:	d903      	bls.n	8009572 <_svfiprintf_r+0x196>
 800956a:	2b00      	cmp	r3, #0
 800956c:	d0c8      	beq.n	8009500 <_svfiprintf_r+0x124>
 800956e:	9105      	str	r1, [sp, #20]
 8009570:	e7c6      	b.n	8009500 <_svfiprintf_r+0x124>
 8009572:	fb05 2101 	mla	r1, r5, r1, r2
 8009576:	2301      	movs	r3, #1
 8009578:	4607      	mov	r7, r0
 800957a:	e7f0      	b.n	800955e <_svfiprintf_r+0x182>
 800957c:	ab03      	add	r3, sp, #12
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	4622      	mov	r2, r4
 8009582:	4b11      	ldr	r3, [pc, #68]	; (80095c8 <_svfiprintf_r+0x1ec>)
 8009584:	a904      	add	r1, sp, #16
 8009586:	4640      	mov	r0, r8
 8009588:	f7fe f8ec 	bl	8007764 <_printf_float>
 800958c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009590:	4681      	mov	r9, r0
 8009592:	d1d6      	bne.n	8009542 <_svfiprintf_r+0x166>
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	065b      	lsls	r3, r3, #25
 8009598:	f53f af35 	bmi.w	8009406 <_svfiprintf_r+0x2a>
 800959c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800959e:	b01d      	add	sp, #116	; 0x74
 80095a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a4:	ab03      	add	r3, sp, #12
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	4622      	mov	r2, r4
 80095aa:	4b07      	ldr	r3, [pc, #28]	; (80095c8 <_svfiprintf_r+0x1ec>)
 80095ac:	a904      	add	r1, sp, #16
 80095ae:	4640      	mov	r0, r8
 80095b0:	f7fe fb84 	bl	8007cbc <_printf_i>
 80095b4:	e7ea      	b.n	800958c <_svfiprintf_r+0x1b0>
 80095b6:	bf00      	nop
 80095b8:	0800a074 	.word	0x0800a074
 80095bc:	0800a07a 	.word	0x0800a07a
 80095c0:	0800a07e 	.word	0x0800a07e
 80095c4:	08007765 	.word	0x08007765
 80095c8:	08009329 	.word	0x08009329

080095cc <_sbrk_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	2300      	movs	r3, #0
 80095d0:	4c05      	ldr	r4, [pc, #20]	; (80095e8 <_sbrk_r+0x1c>)
 80095d2:	4605      	mov	r5, r0
 80095d4:	4608      	mov	r0, r1
 80095d6:	6023      	str	r3, [r4, #0]
 80095d8:	f7f8 f8c4 	bl	8001764 <_sbrk>
 80095dc:	1c43      	adds	r3, r0, #1
 80095de:	d102      	bne.n	80095e6 <_sbrk_r+0x1a>
 80095e0:	6823      	ldr	r3, [r4, #0]
 80095e2:	b103      	cbz	r3, 80095e6 <_sbrk_r+0x1a>
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	bd38      	pop	{r3, r4, r5, pc}
 80095e8:	20000b10 	.word	0x20000b10

080095ec <__ascii_mbtowc>:
 80095ec:	b082      	sub	sp, #8
 80095ee:	b901      	cbnz	r1, 80095f2 <__ascii_mbtowc+0x6>
 80095f0:	a901      	add	r1, sp, #4
 80095f2:	b142      	cbz	r2, 8009606 <__ascii_mbtowc+0x1a>
 80095f4:	b14b      	cbz	r3, 800960a <__ascii_mbtowc+0x1e>
 80095f6:	7813      	ldrb	r3, [r2, #0]
 80095f8:	600b      	str	r3, [r1, #0]
 80095fa:	7812      	ldrb	r2, [r2, #0]
 80095fc:	1c10      	adds	r0, r2, #0
 80095fe:	bf18      	it	ne
 8009600:	2001      	movne	r0, #1
 8009602:	b002      	add	sp, #8
 8009604:	4770      	bx	lr
 8009606:	4610      	mov	r0, r2
 8009608:	e7fb      	b.n	8009602 <__ascii_mbtowc+0x16>
 800960a:	f06f 0001 	mvn.w	r0, #1
 800960e:	e7f8      	b.n	8009602 <__ascii_mbtowc+0x16>

08009610 <memmove>:
 8009610:	4288      	cmp	r0, r1
 8009612:	b510      	push	{r4, lr}
 8009614:	eb01 0302 	add.w	r3, r1, r2
 8009618:	d807      	bhi.n	800962a <memmove+0x1a>
 800961a:	1e42      	subs	r2, r0, #1
 800961c:	4299      	cmp	r1, r3
 800961e:	d00a      	beq.n	8009636 <memmove+0x26>
 8009620:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009624:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009628:	e7f8      	b.n	800961c <memmove+0xc>
 800962a:	4283      	cmp	r3, r0
 800962c:	d9f5      	bls.n	800961a <memmove+0xa>
 800962e:	1881      	adds	r1, r0, r2
 8009630:	1ad2      	subs	r2, r2, r3
 8009632:	42d3      	cmn	r3, r2
 8009634:	d100      	bne.n	8009638 <memmove+0x28>
 8009636:	bd10      	pop	{r4, pc}
 8009638:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800963c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009640:	e7f7      	b.n	8009632 <memmove+0x22>

08009642 <__malloc_lock>:
 8009642:	4770      	bx	lr

08009644 <__malloc_unlock>:
 8009644:	4770      	bx	lr

08009646 <_realloc_r>:
 8009646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009648:	4607      	mov	r7, r0
 800964a:	4614      	mov	r4, r2
 800964c:	460e      	mov	r6, r1
 800964e:	b921      	cbnz	r1, 800965a <_realloc_r+0x14>
 8009650:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009654:	4611      	mov	r1, r2
 8009656:	f7ff be0d 	b.w	8009274 <_malloc_r>
 800965a:	b922      	cbnz	r2, 8009666 <_realloc_r+0x20>
 800965c:	f7ff fdbe 	bl	80091dc <_free_r>
 8009660:	4625      	mov	r5, r4
 8009662:	4628      	mov	r0, r5
 8009664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009666:	f000 f821 	bl	80096ac <_malloc_usable_size_r>
 800966a:	42a0      	cmp	r0, r4
 800966c:	d20f      	bcs.n	800968e <_realloc_r+0x48>
 800966e:	4621      	mov	r1, r4
 8009670:	4638      	mov	r0, r7
 8009672:	f7ff fdff 	bl	8009274 <_malloc_r>
 8009676:	4605      	mov	r5, r0
 8009678:	2800      	cmp	r0, #0
 800967a:	d0f2      	beq.n	8009662 <_realloc_r+0x1c>
 800967c:	4631      	mov	r1, r6
 800967e:	4622      	mov	r2, r4
 8009680:	f7ff fab6 	bl	8008bf0 <memcpy>
 8009684:	4631      	mov	r1, r6
 8009686:	4638      	mov	r0, r7
 8009688:	f7ff fda8 	bl	80091dc <_free_r>
 800968c:	e7e9      	b.n	8009662 <_realloc_r+0x1c>
 800968e:	4635      	mov	r5, r6
 8009690:	e7e7      	b.n	8009662 <_realloc_r+0x1c>

08009692 <__ascii_wctomb>:
 8009692:	b149      	cbz	r1, 80096a8 <__ascii_wctomb+0x16>
 8009694:	2aff      	cmp	r2, #255	; 0xff
 8009696:	bf8b      	itete	hi
 8009698:	238a      	movhi	r3, #138	; 0x8a
 800969a:	700a      	strbls	r2, [r1, #0]
 800969c:	6003      	strhi	r3, [r0, #0]
 800969e:	2001      	movls	r0, #1
 80096a0:	bf88      	it	hi
 80096a2:	f04f 30ff 	movhi.w	r0, #4294967295
 80096a6:	4770      	bx	lr
 80096a8:	4608      	mov	r0, r1
 80096aa:	4770      	bx	lr

080096ac <_malloc_usable_size_r>:
 80096ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096b0:	1f18      	subs	r0, r3, #4
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	bfbc      	itt	lt
 80096b6:	580b      	ldrlt	r3, [r1, r0]
 80096b8:	18c0      	addlt	r0, r0, r3
 80096ba:	4770      	bx	lr

080096bc <_init>:
 80096bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096be:	bf00      	nop
 80096c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096c2:	bc08      	pop	{r3}
 80096c4:	469e      	mov	lr, r3
 80096c6:	4770      	bx	lr

080096c8 <_fini>:
 80096c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ca:	bf00      	nop
 80096cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ce:	bc08      	pop	{r3}
 80096d0:	469e      	mov	lr, r3
 80096d2:	4770      	bx	lr
