INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
