<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: Interrupts and flags management functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Interrupts and flags management functions<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__DMA.html">DMA</a> &raquo; <a class="el" href="group__DMA__Private__Functions.html">DMA_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupts and flags management functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the status of EN bit for the specified DMAy Streamx.  <a href="#gaa4d631cdd6cd020106435f30c0c6fb15">More...</a><br /></td></tr>
<tr class="separator:gaa4d631cdd6cd020106435f30c0c6fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9893809a7067861ec111f7d712ebf28d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga9893809a7067861ec111f7d712ebf28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current DMAy Streamx FIFO filled level.  <a href="#ga9893809a7067861ec111f7d712ebf28d">More...</a><br /></td></tr>
<tr class="separator:ga9893809a7067861ec111f7d712ebf28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx flag is set or not.  <a href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">More...</a><br /></td></tr>
<tr class="separator:ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d62b4051f5a5de164e84b266b851d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FLAG)</td></tr>
<tr class="memdesc:ga510d62b4051f5a5de164e84b266b851d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's pending flags.  <a href="#ga510d62b4051f5a5de164e84b266b851d">More...</a><br /></td></tr>
<tr class="separator:ga510d62b4051f5a5de164e84b266b851d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx interrupts.  <a href="#gab9c469a3f5d4aca5c97dee798ffc2f05">More...</a><br /></td></tr>
<tr class="separator:gab9c469a3f5d4aca5c97dee798ffc2f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Streamx interrupt has occurred or not.  <a href="#gad0ccf5f6548bd7cf8f2cae30393bb716">More...</a><br /></td></tr>
<tr class="separator:gad0ccf5f6548bd7cf8f2cae30393bb716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5433018889cd36140d98bb380c4e76e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group4.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_IT)</td></tr>
<tr class="memdesc:gad5433018889cd36140d98bb380c4e76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Streamx's interrupt pending bits.  <a href="#gad5433018889cd36140d98bb380c4e76e">More...</a><br /></td></tr>
<tr class="separator:gad5433018889cd36140d98bb380c4e76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Interrupts and flags management functions. </p>
<pre class="fragment"> ===============================================================================
                  Interrupts and flags management functions
 ===============================================================================  

  This subsection provides functions allowing to
   - Check the DMA enable status
   - Check the FIFO status 
   - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
   
 1. DMA Enable status:
   After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
   it is recommended to check (or wait until) the DMA Stream is effectively enabled.
   A Stream may remain disabled if a configuration parameter is wrong.
   After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
   Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
   the current data will be transferred and the Stream will be effectively disabled only after
   this data transfer completion.
   To monitor this state it is possible to use the following function:
     - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 2. FIFO Status:
   It is possible to monitor the FIFO status when a transfer is ongoing using the following 
   function:
     - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 3. DMA Interrupts and Flags:
  The user should identify which mode will be used in his application to manage the
  DMA controller events: Polling mode or Interrupt mode. 
    
  Polling Mode
  =============
    Each DMA stream can be managed through 4 event Flags:
    (x : DMA Stream number )
       1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
       2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
       3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
       4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
       5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       

   In this Mode it is advised to use the following functions:
      - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
      - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);

  Interrupt Mode
  ===============
    Each DMA Stream can be managed through 4 Interrupts:

    Interrupt Source
    ----------------
       1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
       2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
       3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
       4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
       5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
     
  In this Mode it is advised to use the following functions:
     - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
     - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
     - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga510d62b4051f5a5de164e84b266b851d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510d62b4051f5a5de164e84b266b851d">&#9670;&nbsp;</a></span>DMA_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01053">1053</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>.</p>
<div class="fragment"><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;{</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a>(DMA_FLAG));</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  } </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear flag bits */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear flag bits */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  }    </div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="group__DMA__flags__definition_html_ga4b33e418489c9a3c9adcbdbaca93e4a3"><div class="ttname"><a href="group__DMA__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_DMA_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00395">stm32f4xx_dma.h:395</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00488">stm32f4xx.h:488</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00487">stm32f4xx.h:487</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad5433018889cd36140d98bb380c4e76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5433018889cd36140d98bb380c4e76e">&#9670;&nbsp;</a></span>DMA_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Streamx's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01234">1234</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>.</p>
<div class="fragment"><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a>(DMA_IT));</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  {</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  } </div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  {</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  }</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  {</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  }   </div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="group__DMA__interrupts__definitions_html_ga390481b083355ed774b04f70a42f0dfb"><div class="ttname"><a href="group__DMA__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a></div><div class="ttdeci">#define IS_DMA_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00482">stm32f4xx_dma.h:482</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="structDMA__TypeDef.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00488">stm32f4xx.h:488</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="structDMA__TypeDef.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00487">stm32f4xx.h:487</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa4d631cdd6cd020106435f30c0c6fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d631cdd6cd020106435f30c0c6fb15">&#9670;&nbsp;</a></span>DMA_GetCmdStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> DMA_GetCmdStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the status of EN bit for the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After configuring the DMA Stream (<a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Current</td><td>state of the DMAy Streamx (ENABLE or DISABLE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00925">925</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <a class="code" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0)</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is set (DMA is still transferring) */</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is cleared (DMA is disabled and </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">        all transfers are complete) */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">return</span> state;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;}</div><div class="ttc" id="group__Exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9893809a7067861ec111f7d712ebf28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9893809a7067861ec111f7d712ebf28d">&#9670;&nbsp;</a></span>DMA_GetFIFOStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_GetFIFOStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the current DMAy Streamx FIFO filled level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>FIFO filling state.<ul>
<li>DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full and not empty.</li>
<li>DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</li>
<li>DMA_FIFOStatus_HalfFull: if more than 1 half-full.</li>
<li>DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</li>
<li>DMA_FIFOStatus_Empty: when FIFO is empty</li>
<li>DMA_FIFOStatus_Full: when FIFO is full </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00959">959</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160; </div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* Get the FIFO level bits */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  tmpreg = (uint32_t)((DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  </div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> tmpreg;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03128">stm32f4xx.h:3128</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga10cfc0fe31d64a1fd8fb3efb4ae2a411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">&#9670;&nbsp;</a></span>DMA_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA_FLAG_TCIFx: Streamx transfer complete flag </li>
<li>DMA_FLAG_HTIFx: Streamx half transfer complete flag </li>
<li>DMA_FLAG_TEIFx: Streamx transfer error flag </li>
<li>DMA_FLAG_DMEIFx: Streamx direct mode error flag </li>
<li>DMA_FLAG_FEIFx: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00986">986</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a>(DMA_FLAG));</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  } </div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">/* Check if the flag is in HISR or LISR */</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  }   </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="comment">/* Mask the reserved bits */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="comment">/* Check the status of the specified DMA flag */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMA_FLAG) != (uint32_t)RESET)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">/* DMA_FLAG is set */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* DMA_FLAG is reset */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="comment">/* Return the DMA_FLAG status */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00485">stm32f4xx.h:485</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00486">stm32f4xx.h:486</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="group__DMA__flags__definition_html_ga98e421aa0a15fbeecb4cab3612985676"><div class="ttname"><a href="group__DMA__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a></div><div class="ttdeci">#define IS_DMA_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00398">stm32f4xx_dma.h:398</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad0ccf5f6548bd7cf8f2cae30393bb716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ccf5f6548bd7cf8f2cae30393bb716">&#9670;&nbsp;</a></span>DMA_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Streamx interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA_IT_TCIFx: Streamx transfer complete interrupt </li>
<li>DMA_IT_HTIFx: Streamx half transfer complete interrupt </li>
<li>DMA_IT_TEIFx: Streamx transfer error interrupt </li>
<li>DMA_IT_DMEIFx: Streamx direct mode error interrupt </li>
<li>DMA_IT_FEIFx: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01152">1152</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00287">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00287">SET</a>.</p>
<div class="fragment"><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="structDMA__TypeDef.html">DMA_TypeDef</a>* DMAy;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  uint32_t tmpreg = 0, enablestatus = 0;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a>(DMA_IT));</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160; </div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  } </div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="comment">/* Check if the interrupt enable bit is in the CR or FCR register */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="comment">/* Get the interrupt enable position mask in CR register */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    tmpreg = (uint32_t)((DMA_IT &gt;&gt; 11) &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);   </div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    </div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="comment">/* Check the enable bit in CR register */</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp; tmpreg);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">/* Check the enable bit in FCR register */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>); </div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">/* Check if the interrupt pending flag is in LISR or HISR */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)RESET)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    tmpreg = DMAy-&gt;<a class="code" href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  } </div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="comment">/* mask all reserved bits */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">/* Check the status of the specified DMA interrupt */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">if</span> (((tmpreg &amp; DMA_IT) != (uint32_t)RESET) &amp;&amp; (enablestatus != (uint32_t)RESET))</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">/* DMA_IT is set */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">/* DMA_IT is reset */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  }</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">/* Return the DMA_IT status */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="ttc" id="group__DMA_html_ga802b72c1de784e703af80a6910592a5e"><div class="ttname"><a href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00146">stm32f4xx_dma.c:146</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__DMA__interrupts__definitions_html_gaaafa1bd74bc5e78e276c731faa8eed22"><div class="ttname"><a href="group__DMA__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a></div><div class="ttdeci">#define IS_DMA_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00486">stm32f4xx_dma.h:486</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00430">stm32f4xx_dma.h:430</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="structDMA__TypeDef.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00485">stm32f4xx.h:485</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00483">stm32f4xx.h:483</a></div></div>
<div class="ttc" id="structDMA__TypeDef_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="structDMA__TypeDef.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00486">stm32f4xx.h:486</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="group__DMA_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00132">stm32f4xx_dma.c:132</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab9c469a3f5d4aca5c97dee798ffc2f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c469a3f5d4aca5c97dee798ffc2f05">&#9670;&nbsp;</a></span>DMA_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer complete interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
<li>DMA_IT_FE: FIFO error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l01100">1100</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;{</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a>(DMA_IT));</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a FIFO interrupt */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != 0)</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      <span class="comment">/* Enable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> |= (uint32_t)DMA_IT_FE;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    }    </div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">else</span> </div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <span class="comment">/* Disable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> &amp;= ~(uint32_t)DMA_IT_FE;  </div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    }</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a Transfer interrupt */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (DMA_IT != DMA_IT_FE)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="comment">/* Enable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)(DMA_IT  &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">/* Disable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    }    </div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00430">stm32f4xx_dma.h:430</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga47f6af7da302c19aba24516037d305e7"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a></div><div class="ttdeci">#define IS_DMA_CONFIG_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00432">stm32f4xx_dma.h:432</a></div></div>
<div class="ttc" id="group__DMA_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00132">stm32f4xx_dma.c:132</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
