{
  "Top": "DelayAndSum",
  "RtlTop": "DelayAndSum",
  "RtlPrefix": "",
  "RtlSubPrefix": "DelayAndSum_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "state",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu48dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "phi": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<20, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "phi",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fc": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "fc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos1": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos2": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos3": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos4": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos4",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_packet_size": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<26>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "axis_packet_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "invert_channel": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<10>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "invert_channel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in1_real": {
      "index": "8",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in1_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in1_imag": {
      "index": "9",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in1_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in2_real": {
      "index": "10",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in2_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in2_imag": {
      "index": "11",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in2_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in3_real": {
      "index": "12",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in3_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in3_imag": {
      "index": "13",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in3_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in4_real": {
      "index": "14",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in4_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in4_imag": {
      "index": "15",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in4_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_real": {
      "index": "16",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0, 0, 0, '\\x11', true>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_real",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "out_imag": {
      "index": "17",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0, 0, 0, '\\x11', true>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_imag",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -rtl=vhdl",
      "config_cosim -trace_level=port",
      "config_cosim -wave_debug=1",
      "config_csim -code_analyzer=0",
      "config_csim -sanitize_address=0",
      "config_csim -sanitize_undefined=0",
      "config_export -description {4 channel delay-and-sum beamformer}",
      "config_export -display_name=DelayAndSum",
      "config_export -vendor=othr",
      "config_export -version=2.1",
      "config_export -output=C:UsersmattOneDriveDokumente__MasterVivadoVitis_HLSDelayAndSumDelayAndSumDelayAndSumDelayAndSum.zip",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -flow=none",
      "config_interface -s_axilite_auto_restart_counter=1",
      "config_interface -s_axilite_sw_reset=1",
      "config_rtl -reset=state"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "DelayAndSum"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "43"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "othr",
    "Library": "hls",
    "Name": "DelayAndSum",
    "Version": "2.1",
    "DisplayName": "DelayAndSum",
    "Revision": "2114042933",
    "Description": "4 channel delay-and-sum beamformer",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "othr_hls_DelayAndSum_2_1.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/DelayAndSum.cpp",
      "..\/..\/DelayAndSum.hpp",
      "..\/..\/CalculateWeights.cpp",
      "..\/..\/CalculateWeights.hpp"
    ],
    "TestBench": [
      "..\/..\/DelayAndSumTB.cpp",
      "..\/..\/TestData.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/DelayAndSum_control_s_axi.vhd",
      "impl\/vhdl\/DelayAndSum_frp_fifoout.vhd",
      "impl\/vhdl\/DelayAndSum_frp_pipeline_valid.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_33s_33_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_33s_34_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_34s_34_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_20ns_3ns_22ns_22_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_mulsub_16s_16s_33s_33_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_mulsub_16s_16s_34s_34_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_18ns_24ns_41_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_20ns_25ns_44_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_50s_19s_67_2_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_67s_32s_85_3_1.vhd",
      "impl\/vhdl\/DelayAndSum_regslice_both.vhd",
      "impl\/vhdl\/DelayAndSum_sparsemux_9_3_15_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_sparsemux_9_3_19_1_1.vhd",
      "impl\/vhdl\/DelayAndSum.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DelayAndSum_control_s_axi.v",
      "impl\/verilog\/DelayAndSum_frp_fifoout.v",
      "impl\/verilog\/DelayAndSum_frp_pipeline_valid.v",
      "impl\/verilog\/DelayAndSum_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/DelayAndSum_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_33s_33_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_33s_34_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_34s_34_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_20ns_3ns_22ns_22_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_mulsub_16s_16s_33s_33_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_mulsub_16s_16s_34s_34_4_1.v",
      "impl\/verilog\/DelayAndSum_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_18ns_24ns_41_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_20ns_25ns_44_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_50s_19s_67_2_1.v",
      "impl\/verilog\/DelayAndSum_mul_67s_32s_85_3_1.v",
      "impl\/verilog\/DelayAndSum_regslice_both.v",
      "impl\/verilog\/DelayAndSum_sparsemux_9_3_15_1_1.v",
      "impl\/verilog\/DelayAndSum_sparsemux_9_3_19_1_1.v",
      "impl\/verilog\/DelayAndSum.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/data\/DelayAndSum.mdd",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/data\/DelayAndSum.tcl",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/data\/DelayAndSum.yaml",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/Makefile",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/xdelayandsum.c",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/xdelayandsum.h",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/xdelayandsum_hw.h",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/xdelayandsum_linux.c",
      "impl\/misc\/drivers\/DelayAndSum_v2_1\/src\/xdelayandsum_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/DelayAndSum.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "SW_RESET",
              "access": "RW",
              "description": "Control signal Register for 'sw_reset'."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "phi",
          "access": "W",
          "description": "Data signal of phi",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "20",
              "name": "phi",
              "access": "W",
              "description": "Bit 19 to 0 of phi"
            },
            {
              "offset": "20",
              "width": "12",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x1c",
          "name": "fc",
          "access": "W",
          "description": "Data signal of fc",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fc",
              "access": "W",
              "description": "Bit 31 to 0 of fc"
            }]
        },
        {
          "offset": "0x24",
          "name": "xpos1",
          "access": "W",
          "description": "Data signal of xpos1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xpos1",
              "access": "W",
              "description": "Bit 31 to 0 of xpos1"
            }]
        },
        {
          "offset": "0x2c",
          "name": "xpos2",
          "access": "W",
          "description": "Data signal of xpos2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xpos2",
              "access": "W",
              "description": "Bit 31 to 0 of xpos2"
            }]
        },
        {
          "offset": "0x34",
          "name": "xpos3",
          "access": "W",
          "description": "Data signal of xpos3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xpos3",
              "access": "W",
              "description": "Bit 31 to 0 of xpos3"
            }]
        },
        {
          "offset": "0x3c",
          "name": "xpos4",
          "access": "W",
          "description": "Data signal of xpos4",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xpos4",
              "access": "W",
              "description": "Bit 31 to 0 of xpos4"
            }]
        },
        {
          "offset": "0x44",
          "name": "axis_packet_size",
          "access": "W",
          "description": "Data signal of axis_packet_size",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "26",
              "name": "axis_packet_size",
              "access": "W",
              "description": "Bit 25 to 0 of axis_packet_size"
            },
            {
              "offset": "26",
              "width": "6",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x4c",
          "name": "invert_channel",
          "access": "W",
          "description": "Data signal of invert_channel",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "invert_channel",
              "access": "W",
              "description": "Bit 9 to 0 of invert_channel"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "auto_restart_counter_0",
          "access": "RW",
          "description": "Register for auto restart counter 0 ",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "auto_restart_counter_0",
              "access": "RW",
              "description": "Counter"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "20",
          "argName": "phi"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "fc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "xpos1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "44",
          "argName": "xpos2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "xpos3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "xpos4"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "axis_packet_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "invert_channel"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in1_real:in1_imag:in2_real:in2_imag:in3_real:in3_imag:in4_real:in4_imag:out_real:out_imag",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in1_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in1_real_",
      "ports": [
        "in1_real_TDATA",
        "in1_real_TREADY",
        "in1_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in1_real"
        }]
    },
    "in1_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in1_imag_",
      "ports": [
        "in1_imag_TDATA",
        "in1_imag_TREADY",
        "in1_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in1_imag"
        }]
    },
    "in2_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in2_real_",
      "ports": [
        "in2_real_TDATA",
        "in2_real_TREADY",
        "in2_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in2_real"
        }]
    },
    "in2_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in2_imag_",
      "ports": [
        "in2_imag_TDATA",
        "in2_imag_TREADY",
        "in2_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in2_imag"
        }]
    },
    "in3_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in3_real_",
      "ports": [
        "in3_real_TDATA",
        "in3_real_TREADY",
        "in3_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in3_real"
        }]
    },
    "in3_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in3_imag_",
      "ports": [
        "in3_imag_TDATA",
        "in3_imag_TREADY",
        "in3_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in3_imag"
        }]
    },
    "in4_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in4_real_",
      "ports": [
        "in4_real_TDATA",
        "in4_real_TREADY",
        "in4_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in4_real"
        }]
    },
    "in4_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in4_imag_",
      "ports": [
        "in4_imag_TDATA",
        "in4_imag_TREADY",
        "in4_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in4_imag"
        }]
    },
    "out_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "out_real_",
      "ports": [
        "out_real_TDATA",
        "out_real_TLAST",
        "out_real_TREADY",
        "out_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_real"
        }]
    },
    "out_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "out_imag_",
      "ports": [
        "out_imag_TDATA",
        "out_imag_TLAST",
        "out_imag_TREADY",
        "out_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_imag"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in1_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in1_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in1_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in1_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in1_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in1_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in2_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in2_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in2_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in2_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in2_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in2_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in3_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in3_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in3_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in3_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in3_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in3_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in4_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in4_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in4_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in4_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in4_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in4_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_real_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_real_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_real_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_imag_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_imag_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_imag_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_real_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_imag_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DelayAndSum",
      "BindInstances": "sub_ln83_fu_724_p2 in1_real_buffer_1_fu_730_p3 in1_imag_buffer_1_fu_746_p2 in1_imag_buffer_2_fu_752_p3 sub_ln85_fu_768_p2 in2_real_buffer_1_fu_774_p3 in2_imag_buffer_1_fu_790_p2 in2_imag_buffer_2_fu_796_p3 sub_ln87_fu_812_p2 in3_real_buffer_1_fu_818_p3 in3_imag_buffer_1_fu_834_p2 in3_imag_buffer_2_fu_840_p3 sub_ln89_fu_856_p2 in4_real_buffer_1_fu_862_p3 in4_imag_buffer_1_fu_878_p2 in4_imag_buffer_2_fu_884_p3 sub_ln13_fu_2753_p2 sign0_fu_892_p2 sub_ln211_fu_898_p2 inabs_fu_904_p3 mul_20ns_25ns_44_1_1_U1 mac_muladd_20ns_3ns_22ns_22_4_1_U23 mac_muladd_20ns_3ns_22ns_22_4_1_U23 sub_ln228_fu_1046_p2 icmp_ln225_fu_1062_p2 icmp_ln225_1_fu_1067_p2 or_ln225_fu_1072_p2 z_2_fu_1078_p3 select_ln75_fu_1098_p3 tz_fu_1106_p2 select_ln76_fu_1120_p3 select_ln77_fu_1128_p3 select_ln81_fu_1136_p3 select_ln82_fu_1144_p3 tx_fu_1152_p3 ty_fu_1160_p3 tz_1_v_cast_fu_1194_p3 tz_1_fu_1201_p2 add_ln76_fu_1220_p2 sub_ln77_fu_1226_p2 sub_ln81_fu_1232_p2 add_ln82_fu_1238_p2 tx_1_fu_1244_p3 ty_1_fu_1256_p3 tz_2_v_cast_fu_1264_p3 tz_2_fu_1272_p2 add_ln76_1_fu_1314_p2 sub_ln77_1_fu_1320_p2 sub_ln81_1_fu_1326_p2 add_ln82_1_fu_1332_p2 tx_2_fu_1338_p3 ty_2_fu_1346_p3 tz_3_v_cast_fu_1354_p3 tz_3_fu_1362_p2 add_ln76_2_fu_1404_p2 sub_ln77_2_fu_1410_p2 sub_ln81_2_fu_1416_p2 add_ln82_2_fu_1422_p2 tx_3_fu_1428_p3 ty_3_fu_1433_p3 tz_4_v_cast_fu_1438_p3 tz_4_fu_1445_p2 add_ln76_3_fu_1490_p2 sub_ln77_3_fu_1496_p2 sub_ln81_3_fu_1502_p2 add_ln82_3_fu_1508_p2 tx_4_fu_1514_p3 ty_4_fu_1522_p3 tz_5_v_cast_fu_1530_p3 tz_5_fu_1538_p2 add_ln76_4_fu_1580_p2 sub_ln77_4_fu_1586_p2 sub_ln81_4_fu_1592_p2 add_ln82_4_fu_1598_p2 tx_5_fu_1604_p3 ty_5_fu_1612_p3 tz_6_v_cast_fu_1640_p3 tz_6_fu_1647_p2 add_ln76_5_fu_1666_p2 sub_ln77_5_fu_1671_p2 sub_ln81_5_fu_1676_p2 add_ln82_5_fu_1681_p2 tx_6_fu_1686_p3 ty_6_fu_1694_p3 tz_7_v_cast_fu_1702_p3 tz_7_fu_1710_p2 add_ln76_6_fu_1752_p2 sub_ln77_6_fu_1758_p2 sub_ln81_6_fu_1764_p2 add_ln82_6_fu_1770_p2 tx_7_fu_1776_p3 ty_7_fu_1784_p3 tz_8_v_cast_fu_1792_p3 tz_8_fu_1800_p2 add_ln76_7_fu_1842_p2 sub_ln77_7_fu_1848_p2 sub_ln81_7_fu_1854_p2 add_ln82_7_fu_1860_p2 tx_8_fu_1866_p3 ty_8_fu_1871_p3 tz_9_v_cast_fu_1876_p3 tz_9_fu_1883_p2 add_ln76_8_fu_1924_p2 sub_ln77_8_fu_1930_p2 sub_ln81_8_fu_1936_p2 add_ln82_8_fu_1942_p2 tx_9_fu_1948_p3 ty_9_fu_1956_p3 tz_10_v_cast_fu_1964_p3 tz_10_fu_1972_p2 add_ln76_9_fu_2014_p2 sub_ln77_9_fu_2020_p2 sub_ln81_9_fu_2026_p2 add_ln82_9_fu_2032_p2 tx_10_fu_2038_p3 ty_10_fu_2046_p3 tz_11_v_cast_fu_2074_p3 tz_11_fu_2081_p2 add_ln76_10_fu_2100_p2 sub_ln77_10_fu_2105_p2 sub_ln81_10_fu_2110_p2 add_ln82_10_fu_2115_p2 tx_11_fu_2120_p3 ty_11_fu_2128_p3 tz_12_v_cast_fu_2136_p3 tz_12_fu_2144_p2 add_ln76_11_fu_2186_p2 sub_ln77_11_fu_2192_p2 sub_ln81_11_fu_2198_p2 add_ln82_11_fu_2204_p2 tx_12_fu_2210_p3 ty_12_fu_2218_p3 tz_13_v_cast_fu_2226_p3 tz_13_fu_2234_p2 add_ln76_12_fu_2276_p2 sub_ln77_12_fu_2282_p2 sub_ln81_12_fu_2288_p2 add_ln82_12_fu_2294_p2 tx_13_fu_2300_p3 ty_13_fu_2305_p3 tz_14_v_cast_fu_2310_p3 tz_14_fu_2317_p2 add_ln76_13_fu_2358_p2 sub_ln77_13_fu_2364_p2 sub_ln81_13_fu_2370_p2 add_ln82_13_fu_2376_p2 tx_14_fu_2382_p3 ty_14_fu_2390_p3 tz_15_v_cast_fu_2398_p3 tz_15_fu_2406_p2 add_ln76_14_fu_2448_p2 sub_ln77_14_fu_2454_p2 sub_ln81_14_fu_2460_p2 add_ln82_14_fu_2466_p2 tx_15_fu_2472_p3 ty_15_fu_2480_p3 tz_16_v_cast_fu_2508_p3 tz_16_fu_2515_p2 add_ln76_15_fu_2534_p2 sub_ln77_15_fu_2539_p2 sub_ln81_15_fu_2544_p2 add_ln82_15_fu_2549_p2 tx_16_fu_2554_p3 ty_16_fu_2562_p3 tz_17_v_cast_fu_2570_p3 tz_17_fu_2578_p2 add_ln76_16_fu_2620_p2 sub_ln77_16_fu_2626_p2 add_ln78_fu_2816_p2 sub_ln81_16_fu_2632_p2 add_ln82_16_fu_2638_p2 add_ln83_fu_2821_p2 tx_17_fu_2644_p3 ty_17_fu_2652_p3 d_19_fu_2842_p3 add_ln77_fu_2688_p2 sub_ln77_17_fu_2694_p2 select_ln58_fu_2856_p3 sub_ln77_18_fu_2864_p2 select_ln76_5_fu_2881_p3 select_ln76_6_fu_2888_p3 select_ln76_7_fu_2895_p3 add_ln76_17_fu_2907_p2 sub_ln82_fu_2708_p2 add_ln82_17_fu_2714_p2 select_ln72_fu_2919_p3 select_ln58_1_fu_2927_p3 add_ln82_18_fu_2939_p2 select_ln58_2_fu_2956_p3 tx_87_fu_2970_p3 sub_ln254_fu_2988_p2 icmp_ln248_fu_3004_p2 icmp_ln248_1_fu_3009_p2 sparsemux_9_3_19_1_1_U7 mul_50s_19s_67_2_1_U2 mul_67s_32s_85_3_1_U3 sign0_1_fu_3118_p2 sub_ln211_1_fu_3123_p2 inabs_1_fu_3128_p3 mul_18ns_24ns_41_1_1_U8 mac_muladd_18ns_4ns_20ns_20_4_1_U24 mac_muladd_18ns_4ns_20ns_20_4_1_U24 sub_ln228_1_fu_3367_p2 icmp_ln225_2_fu_3383_p2 icmp_ln225_3_fu_3388_p2 or_ln225_1_fu_3393_p2 z_5_fu_3399_p3 select_ln75_1_fu_3419_p3 tz_18_fu_3427_p2 select_ln76_1_fu_3544_p3 select_ln77_1_fu_3551_p3 select_ln81_1_fu_3558_p3 select_ln82_1_fu_3565_p3 tx_19_fu_3572_p3 ty_18_fu_3583_p3 tz_20_v_cast_fu_3594_p3 tz_19_fu_3601_p2 add_ln76_18_fu_3642_p2 sub_ln77_19_fu_3648_p2 sub_ln81_19_fu_3654_p2 add_ln82_19_fu_3660_p2 tx_20_fu_3666_p3 ty_19_fu_3678_p3 tz_21_v_cast_fu_3686_p3 tz_20_fu_3694_p2 add_ln76_19_fu_3736_p2 sub_ln77_20_fu_3742_p2 sub_ln81_20_fu_3748_p2 add_ln82_20_fu_3754_p2 tx_21_fu_3760_p3 ty_20_fu_3768_p3 tz_22_v_cast_fu_4055_p3 tz_21_fu_4062_p2 add_ln76_20_fu_4081_p2 sub_ln77_21_fu_4086_p2 sub_ln81_21_fu_4091_p2 add_ln82_21_fu_4096_p2 tx_22_fu_4101_p3 ty_21_fu_4109_p3 tz_23_v_cast_fu_4117_p3 tz_22_fu_4125_p2 add_ln76_21_fu_4171_p2 sub_ln77_22_fu_4177_p2 sub_ln81_22_fu_4183_p2 add_ln82_22_fu_4189_p2 tx_23_fu_4195_p3 ty_22_fu_4203_p3 tz_24_v_cast_fu_4211_p3 tz_23_fu_4219_p2 add_ln76_22_fu_4261_p2 sub_ln77_23_fu_4267_p2 sub_ln81_23_fu_4273_p2 add_ln82_23_fu_4279_p2 tx_24_fu_4622_p3 ty_23_fu_4627_p3 tz_25_v_cast_fu_4632_p3 tz_24_fu_4639_p2 add_ln76_23_fu_4680_p2 sub_ln77_24_fu_4686_p2 sub_ln81_24_fu_4692_p2 add_ln82_24_fu_4698_p2 tx_25_fu_4704_p3 ty_24_fu_4712_p3 tz_26_v_cast_fu_4720_p3 tz_25_fu_4728_p2 add_ln76_24_fu_4770_p2 sub_ln77_25_fu_4776_p2 sub_ln81_25_fu_4782_p2 add_ln82_25_fu_4788_p2 tx_26_fu_4794_p3 ty_25_fu_4802_p3 tz_27_v_cast_fu_4810_p3 tz_26_fu_4818_p2 add_ln76_25_fu_5440_p2 sub_ln77_26_fu_5445_p2 sub_ln81_26_fu_5450_p2 add_ln82_26_fu_5455_p2 tx_27_fu_5460_p3 ty_26_fu_5467_p3 tz_28_v_cast_fu_5474_p3 tz_27_fu_5481_p2 add_ln76_26_fu_5522_p2 sub_ln77_27_fu_5528_p2 sub_ln81_27_fu_5534_p2 add_ln82_27_fu_5540_p2 tx_28_fu_5546_p3 ty_27_fu_5554_p3 tz_29_v_cast_fu_5562_p3 tz_28_fu_5570_p2 add_ln76_27_fu_5612_p2 sub_ln77_28_fu_5618_p2 sub_ln81_28_fu_5624_p2 add_ln82_28_fu_5630_p2 tx_29_fu_6398_p3 ty_28_fu_6403_p3 tz_30_v_cast_fu_5636_p3 tz_29_fu_5644_p2 add_ln76_28_fu_6436_p2 sub_ln77_29_fu_6442_p2 sub_ln81_29_fu_6448_p2 add_ln82_29_fu_6454_p2 tx_30_fu_6460_p3 ty_29_fu_6467_p3 tz_31_v_cast_fu_5658_p3 tz_30_fu_5666_p2 add_ln76_29_fu_6502_p2 sub_ln77_30_fu_6508_p2 sub_ln81_30_fu_6514_p2 add_ln82_30_fu_6520_p2 tx_31_fu_6526_p3 ty_30_fu_6533_p3 tz_32_v_cast_fu_6540_p3 tz_31_fu_6547_p2 add_ln76_30_fu_7312_p2 sub_ln77_31_fu_7317_p2 sub_ln81_31_fu_7322_p2 add_ln82_31_fu_7327_p2 tx_32_fu_7332_p3 ty_31_fu_7339_p3 tz_33_v_cast_fu_6580_p3 tz_32_fu_6588_p2 add_ln76_31_fu_7374_p2 sub_ln77_32_fu_7380_p2 sub_ln81_32_fu_7386_p2 add_ln82_32_fu_7392_p2 tx_33_fu_7398_p3 ty_32_fu_7405_p3 tz_34_v_cast_fu_6602_p3 tz_33_fu_6610_p2 add_ln76_32_fu_7440_p2 sub_ln77_33_fu_7446_p2 add_ln78_1_fu_6624_p2 sub_ln81_33_fu_7452_p2 add_ln82_33_fu_7458_p2 add_ln83_1_fu_6630_p2 tx_34_fu_8044_p3 ty_33_fu_8049_p3 d_37_fu_7464_p3 add_ln76_33_fu_8082_p2 sub_ln77_34_fu_8088_p2 select_ln58_3_fu_8102_p3 select_ln58_4_fu_8118_p3 add_ln76_34_fu_8126_p2 sub_ln77_35_fu_8140_p2 select_ln58_5_fu_8162_p3 add_ln76_35_fu_8170_p2 sub_ln81_34_fu_8176_p2 add_ln82_34_fu_8182_p2 select_ln72_1_fu_8196_p3 select_ln81_5_fu_8212_p3 sub_ln81_35_fu_8220_p2 add_ln82_35_fu_8234_p2 select_ln58_6_fu_8256_p3 sub_ln81_36_fu_8264_p2 tx_88_fu_8270_p3 sub_ln254_1_fu_8906_p2 icmp_ln248_2_fu_8921_p2 icmp_ln248_3_fu_8926_p2 sparsemux_9_3_15_1_1_U12 select_ln58_7_fu_8295_p3 sub_ln77_36_fu_8303_p2 select_ln58_8_fu_8317_p3 add_ln82_36_fu_8325_p2 ty_86_fu_8331_p3 sub_ln261_fu_8970_p2 sparsemux_9_3_15_1_1_U13 outsin_3_fu_9007_p2 select_ln265_fu_9013_p3 mul_67s_32s_85_3_1_U4 sign0_2_fu_3139_p2 sub_ln211_2_fu_3144_p2 inabs_2_fu_3149_p3 mul_18ns_24ns_41_1_1_U9 mac_muladd_18ns_4ns_20ns_20_4_1_U25 mac_muladd_18ns_4ns_20ns_20_4_1_U25 sub_ln228_2_fu_3467_p2 icmp_ln225_4_fu_3483_p2 icmp_ln225_5_fu_3488_p2 or_ln225_2_fu_3493_p2 z_8_fu_3499_p3 select_ln75_2_fu_3519_p3 tz_34_fu_3527_p2 select_ln76_2_fu_3796_p3 select_ln77_2_fu_3803_p3 select_ln81_2_fu_3810_p3 select_ln82_2_fu_3817_p3 tx_36_fu_3824_p3 ty_35_fu_3835_p3 tz_92_v_cast_fu_3846_p3 tz_35_fu_3853_p2 add_ln76_36_fu_3894_p2 sub_ln77_37_fu_3900_p2 sub_ln81_37_fu_3906_p2 add_ln82_37_fu_3912_p2 tx_37_fu_3918_p3 ty_36_fu_3930_p3 tz_93_v_cast_fu_3938_p3 tz_36_fu_3946_p2 add_ln76_37_fu_3988_p2 sub_ln77_38_fu_3994_p2 sub_ln81_38_fu_4000_p2 add_ln82_38_fu_4006_p2 tx_38_fu_4012_p3 ty_37_fu_4020_p3 tz_94_v_cast_fu_4285_p3 tz_37_fu_4292_p2 add_ln76_38_fu_4311_p2 sub_ln77_39_fu_4316_p2 sub_ln81_39_fu_4321_p2 add_ln82_39_fu_4326_p2 tx_39_fu_4331_p3 ty_38_fu_4339_p3 tz_95_v_cast_fu_4347_p3 tz_38_fu_4355_p2 add_ln76_39_fu_4401_p2 sub_ln77_40_fu_4407_p2 sub_ln81_40_fu_4413_p2 add_ln82_40_fu_4419_p2 tx_40_fu_4425_p3 ty_39_fu_4433_p3 tz_96_v_cast_fu_4441_p3 tz_39_fu_4449_p2 add_ln76_40_fu_4491_p2 sub_ln77_41_fu_4497_p2 sub_ln81_41_fu_4503_p2 add_ln82_41_fu_4509_p2 tx_41_fu_4852_p3 ty_40_fu_4857_p3 tz_97_v_cast_fu_4862_p3 tz_40_fu_4869_p2 add_ln76_41_fu_4910_p2 sub_ln77_42_fu_4916_p2 sub_ln81_42_fu_4922_p2 add_ln82_42_fu_4928_p2 tx_42_fu_4934_p3 ty_41_fu_4942_p3 tz_98_v_cast_fu_4950_p3 tz_41_fu_4958_p2 add_ln76_42_fu_5000_p2 sub_ln77_43_fu_5006_p2 sub_ln81_43_fu_5012_p2 add_ln82_43_fu_5018_p2 tx_43_fu_5024_p3 ty_42_fu_5032_p3 tz_99_v_cast_fu_5040_p3 tz_42_fu_5048_p2 add_ln76_43_fu_5686_p2 sub_ln77_44_fu_5691_p2 sub_ln81_44_fu_5696_p2 add_ln82_44_fu_5701_p2 tx_44_fu_5706_p3 ty_43_fu_5713_p3 tz_100_v_cast_fu_5720_p3 tz_43_fu_5727_p2 add_ln76_44_fu_5768_p2 sub_ln77_45_fu_5774_p2 sub_ln81_45_fu_5780_p2 add_ln82_45_fu_5786_p2 tx_45_fu_5792_p3 ty_44_fu_5800_p3 tz_101_v_cast_fu_5808_p3 tz_44_fu_5816_p2 add_ln76_45_fu_6658_p2 sub_ln77_46_fu_6663_p2 sub_ln81_46_fu_6668_p2 add_ln82_46_fu_6673_p2 tx_46_fu_6678_p3 ty_45_fu_6685_p3 tz_102_v_cast_fu_5850_p3 tz_45_fu_5858_p2 add_ln76_46_fu_6720_p2 sub_ln77_47_fu_6726_p2 sub_ln81_47_fu_6732_p2 add_ln82_47_fu_6738_p2 tx_47_fu_6744_p3 ty_46_fu_6751_p3 tz_103_v_cast_fu_5872_p3 tz_46_fu_5880_p2 add_ln76_47_fu_7475_p2 sub_ln77_48_fu_7480_p2 sub_ln81_48_fu_7485_p2 add_ln82_48_fu_7490_p2 tx_48_fu_7495_p3 ty_47_fu_7502_p3 tz_104_v_cast_fu_6778_p3 tz_47_fu_6785_p2 add_ln76_48_fu_7537_p2 sub_ln77_49_fu_7543_p2 sub_ln81_49_fu_7549_p2 add_ln82_49_fu_7555_p2 tx_49_fu_7561_p3 ty_48_fu_7568_p3 tz_105_v_cast_fu_6798_p3 tz_48_fu_6806_p2 add_ln76_49_fu_8354_p2 sub_ln77_50_fu_8359_p2 sub_ln81_50_fu_8364_p2 add_ln82_50_fu_8369_p2 tx_50_fu_8374_p3 ty_49_fu_8381_p3 tz_106_v_cast_fu_6820_p3 tz_49_fu_6828_p2 add_ln76_50_fu_8416_p2 sub_ln77_51_fu_8422_p2 add_ln78_2_fu_6842_p2 sub_ln81_51_fu_8428_p2 add_ln82_51_fu_8434_p2 add_ln83_2_fu_6848_p2 tx_51_fu_8440_p3 ty_50_fu_8447_p3 d_55_fu_7595_p3 add_ln76_51_fu_9034_p2 sub_ln77_52_fu_9039_p2 select_ln58_9_fu_9052_p3 select_ln58_10_fu_9068_p3 add_ln76_52_fu_9076_p2 sub_ln77_53_fu_9090_p2 select_ln58_11_fu_9112_p3 add_ln76_53_fu_9120_p2 sub_ln81_52_fu_9126_p2 add_ln82_52_fu_9131_p2 select_ln72_2_fu_9144_p3 select_ln81_6_fu_9160_p3 sub_ln81_53_fu_9168_p2 add_ln82_53_fu_9182_p2 select_ln58_12_fu_9204_p3 sub_ln81_54_fu_9212_p2 tx_89_fu_9218_p3 sub_ln254_2_fu_9656_p2 icmp_ln248_4_fu_9671_p2 icmp_ln248_5_fu_9676_p2 sparsemux_9_3_15_1_1_U14 select_ln58_13_fu_9243_p3 sub_ln77_54_fu_9251_p2 select_ln58_14_fu_9265_p3 add_ln82_54_fu_9273_p2 ty_87_fu_9279_p3 sub_ln261_1_fu_9720_p2 sparsemux_9_3_15_1_1_U15 outsin_7_fu_9757_p2 select_ln265_1_fu_9763_p3 mul_67s_32s_85_3_1_U5 sign0_3_fu_3224_p2 sub_ln211_3_fu_3229_p2 inabs_3_fu_3234_p3 mul_18ns_24ns_41_1_1_U10 mac_muladd_18ns_4ns_20ns_20_4_1_U26 mac_muladd_18ns_4ns_20ns_20_4_1_U26 sub_ln228_3_fu_4541_p2 icmp_ln225_6_fu_4557_p2 icmp_ln225_7_fu_4562_p2 or_ln225_3_fu_4567_p2 z_11_fu_4573_p3 select_ln75_3_fu_4593_p3 tz_50_fu_4601_p2 select_ln76_3_fu_5082_p3 select_ln77_3_fu_5089_p3 select_ln81_3_fu_5096_p3 select_ln82_3_fu_5103_p3 tx_53_fu_5110_p3 ty_52_fu_5121_p3 tz_164_v_cast_fu_5132_p3 tz_51_fu_5139_p2 add_ln76_54_fu_5180_p2 sub_ln77_55_fu_5186_p2 sub_ln81_55_fu_5192_p2 add_ln82_55_fu_5198_p2 tx_54_fu_5204_p3 ty_53_fu_5216_p3 tz_165_v_cast_fu_5224_p3 tz_52_fu_5232_p2 add_ln76_55_fu_5274_p2 sub_ln77_56_fu_5280_p2 sub_ln81_56_fu_5286_p2 add_ln82_56_fu_5292_p2 tx_55_fu_5298_p3 ty_54_fu_5306_p3 tz_166_v_cast_fu_5894_p3 tz_53_fu_5901_p2 add_ln76_56_fu_5920_p2 sub_ln77_57_fu_5925_p2 sub_ln81_57_fu_5930_p2 add_ln82_57_fu_5935_p2 tx_56_fu_5940_p3 ty_55_fu_5948_p3 tz_167_v_cast_fu_5956_p3 tz_54_fu_5964_p2 add_ln76_57_fu_6010_p2 sub_ln77_58_fu_6016_p2 sub_ln81_58_fu_6022_p2 add_ln82_58_fu_6028_p2 tx_57_fu_6034_p3 ty_56_fu_6042_p3 tz_168_v_cast_fu_6050_p3 tz_55_fu_6058_p2 add_ln76_58_fu_6100_p2 sub_ln77_59_fu_6106_p2 sub_ln81_59_fu_6112_p2 add_ln82_59_fu_6118_p2 tx_58_fu_6870_p3 ty_57_fu_6875_p3 tz_169_v_cast_fu_6880_p3 tz_56_fu_6887_p2 add_ln76_59_fu_6928_p2 sub_ln77_60_fu_6934_p2 sub_ln81_60_fu_6940_p2 add_ln82_60_fu_6946_p2 tx_59_fu_6952_p3 ty_58_fu_6960_p3 tz_170_v_cast_fu_6968_p3 tz_57_fu_6976_p2 add_ln76_60_fu_7018_p2 sub_ln77_61_fu_7024_p2 sub_ln81_61_fu_7030_p2 add_ln82_61_fu_7036_p2 tx_60_fu_7042_p3 ty_59_fu_7050_p3 tz_171_v_cast_fu_7058_p3 tz_58_fu_7066_p2 add_ln76_61_fu_7606_p2 sub_ln77_62_fu_7611_p2 sub_ln81_62_fu_7616_p2 add_ln82_62_fu_7621_p2 tx_61_fu_7626_p3 ty_60_fu_7633_p3 tz_172_v_cast_fu_7640_p3 tz_59_fu_7647_p2 add_ln76_62_fu_7688_p2 sub_ln77_63_fu_7694_p2 sub_ln81_63_fu_7700_p2 add_ln82_63_fu_7706_p2 tx_62_fu_7712_p3 ty_61_fu_7720_p3 tz_173_v_cast_fu_7728_p3 tz_60_fu_7736_p2 add_ln76_63_fu_8480_p2 sub_ln77_64_fu_8485_p2 sub_ln81_64_fu_8490_p2 add_ln82_64_fu_8495_p2 tx_63_fu_8500_p3 ty_62_fu_8507_p3 tz_174_v_cast_fu_7770_p3 tz_61_fu_7778_p2 add_ln76_64_fu_8542_p2 sub_ln77_65_fu_8548_p2 sub_ln81_65_fu_8554_p2 add_ln82_65_fu_8560_p2 tx_64_fu_8566_p3 ty_63_fu_8573_p3 tz_175_v_cast_fu_7792_p3 tz_62_fu_7800_p2 add_ln76_65_fu_9302_p2 sub_ln77_66_fu_9307_p2 sub_ln81_66_fu_9312_p2 add_ln82_66_fu_9317_p2 tx_65_fu_9322_p3 ty_64_fu_9329_p3 tz_176_v_cast_fu_8600_p3 tz_63_fu_8607_p2 add_ln76_66_fu_9364_p2 sub_ln77_67_fu_9370_p2 sub_ln81_67_fu_9376_p2 add_ln82_67_fu_9382_p2 tx_66_fu_9388_p3 ty_65_fu_9395_p3 tz_177_v_cast_fu_8620_p3 tz_64_fu_8628_p2 add_ln76_67_fu_9776_p2 sub_ln77_68_fu_9781_p2 sub_ln81_68_fu_9786_p2 add_ln82_68_fu_9791_p2 tx_67_fu_9796_p3 ty_66_fu_9803_p3 tz_178_v_cast_fu_8642_p3 tz_65_fu_8650_p2 add_ln76_68_fu_9838_p2 sub_ln77_69_fu_9844_p2 add_ln78_3_fu_8664_p2 sub_ln81_69_fu_9850_p2 add_ln82_69_fu_9856_p2 add_ln83_3_fu_8670_p2 tx_68_fu_9862_p3 ty_67_fu_9869_p3 d_73_fu_9422_p3 add_ln76_69_fu_10063_p2 sub_ln77_70_fu_10068_p2 select_ln58_15_fu_10081_p3 select_ln58_16_fu_10097_p3 add_ln76_70_fu_10105_p2 sub_ln77_71_fu_10119_p2 select_ln58_17_fu_10141_p3 add_ln76_71_fu_10149_p2 sub_ln81_70_fu_10155_p2 add_ln82_70_fu_10160_p2 select_ln72_3_fu_10173_p3 select_ln81_7_fu_10189_p3 sub_ln81_71_fu_10197_p2 add_ln82_71_fu_10211_p2 select_ln58_18_fu_10233_p3 sub_ln81_72_fu_10241_p2 tx_90_fu_10247_p3 sub_ln254_3_fu_10458_p2 icmp_ln248_6_fu_10473_p2 icmp_ln248_7_fu_10478_p2 sparsemux_9_3_15_1_1_U18 select_ln58_19_fu_10272_p3 sub_ln77_72_fu_10280_p2 select_ln58_20_fu_10294_p3 add_ln82_72_fu_10302_p2 ty_88_fu_10308_p3 sub_ln261_2_fu_10522_p2 sparsemux_9_3_15_1_1_U19 outsin_11_fu_10559_p2 select_ln265_2_fu_10565_p3 mul_67s_32s_85_3_1_U6 sign0_4_fu_3274_p2 sub_ln211_4_fu_3279_p2 inabs_4_fu_3284_p3 mul_18ns_24ns_41_1_1_U11 mac_muladd_18ns_4ns_20ns_20_4_1_U27 mac_muladd_18ns_4ns_20ns_20_4_1_U27 sub_ln228_4_fu_5360_p2 icmp_ln225_8_fu_5376_p2 icmp_ln225_9_fu_5381_p2 or_ln225_4_fu_5386_p2 z_14_fu_5392_p3 select_ln75_4_fu_5412_p3 tz_66_fu_5420_p2 select_ln76_4_fu_6124_p3 select_ln77_4_fu_6131_p3 select_ln81_4_fu_6138_p3 select_ln82_4_fu_6145_p3 tx_70_fu_6152_p3 ty_69_fu_6163_p3 tz_236_v_cast_fu_6174_p3 tz_67_fu_6181_p2 add_ln76_72_fu_6222_p2 sub_ln77_73_fu_6228_p2 sub_ln81_73_fu_6234_p2 add_ln82_73_fu_6240_p2 tx_71_fu_6246_p3 ty_70_fu_6258_p3 tz_237_v_cast_fu_6266_p3 tz_68_fu_6274_p2 add_ln76_73_fu_6316_p2 sub_ln77_74_fu_6322_p2 sub_ln81_74_fu_6328_p2 add_ln82_74_fu_6334_p2 tx_72_fu_6340_p3 ty_71_fu_6348_p3 tz_238_v_cast_fu_6356_p3 tz_69_fu_6364_p2 add_ln76_74_fu_7106_p2 sub_ln77_75_fu_7111_p2 sub_ln81_75_fu_7116_p2 add_ln82_75_fu_7121_p2 tx_73_fu_7126_p3 ty_72_fu_7133_p3 tz_239_v_cast_fu_7140_p3 tz_70_fu_7147_p2 add_ln76_75_fu_7192_p2 sub_ln77_76_fu_7198_p2 sub_ln81_76_fu_7204_p2 add_ln82_76_fu_7210_p2 tx_74_fu_7216_p3 ty_73_fu_7224_p3 tz_240_v_cast_fu_7232_p3 tz_71_fu_7240_p2 add_ln76_76_fu_7282_p2 sub_ln77_77_fu_7288_p2 sub_ln81_77_fu_7294_p2 add_ln82_77_fu_7300_p2 tx_75_fu_7814_p3 ty_74_fu_7819_p3 tz_241_v_cast_fu_7824_p3 tz_72_fu_7831_p2 add_ln76_77_fu_7872_p2 sub_ln77_78_fu_7878_p2 sub_ln81_78_fu_7884_p2 add_ln82_78_fu_7890_p2 tx_76_fu_7896_p3 ty_75_fu_7904_p3 tz_242_v_cast_fu_7912_p3 tz_73_fu_7920_p2 add_ln76_78_fu_7962_p2 sub_ln77_79_fu_7968_p2 sub_ln81_79_fu_7974_p2 add_ln82_79_fu_7980_p2 tx_77_fu_7986_p3 ty_76_fu_7994_p3 tz_243_v_cast_fu_8002_p3 tz_74_fu_8010_p2 add_ln76_79_fu_8698_p2 sub_ln77_80_fu_8703_p2 sub_ln81_80_fu_8708_p2 add_ln82_80_fu_8713_p2 tx_78_fu_8718_p3 ty_77_fu_8725_p3 tz_244_v_cast_fu_8732_p3 tz_75_fu_8739_p2 add_ln76_80_fu_8780_p2 sub_ln77_81_fu_8786_p2 sub_ln81_81_fu_8792_p2 add_ln82_81_fu_8798_p2 tx_79_fu_8804_p3 ty_78_fu_8812_p3 tz_245_v_cast_fu_8820_p3 tz_76_fu_8828_p2 add_ln76_81_fu_9433_p2 sub_ln77_82_fu_9438_p2 sub_ln81_82_fu_9443_p2 add_ln82_82_fu_9448_p2 tx_80_fu_9453_p3 ty_79_fu_9460_p3 tz_246_v_cast_fu_8862_p3 tz_77_fu_8870_p2 add_ln76_82_fu_9495_p2 sub_ln77_83_fu_9501_p2 sub_ln81_83_fu_9507_p2 add_ln82_83_fu_9513_p2 tx_81_fu_9519_p3 ty_80_fu_9526_p3 tz_247_v_cast_fu_8884_p3 tz_78_fu_8892_p2 add_ln76_83_fu_9902_p2 sub_ln77_84_fu_9907_p2 sub_ln81_84_fu_9912_p2 add_ln82_84_fu_9917_p2 tx_82_fu_9922_p3 ty_81_fu_9929_p3 tz_248_v_cast_fu_9553_p3 tz_79_fu_9560_p2 add_ln76_84_fu_9964_p2 sub_ln77_85_fu_9970_p2 sub_ln81_85_fu_9976_p2 add_ln82_85_fu_9982_p2 tx_83_fu_9988_p3 ty_82_fu_9995_p3 tz_249_v_cast_fu_9573_p3 tz_80_fu_9581_p2 add_ln76_85_fu_10331_p2 sub_ln77_86_fu_10336_p2 sub_ln81_86_fu_10341_p2 add_ln82_86_fu_10346_p2 tx_84_fu_10351_p3 ty_83_fu_10358_p3 tz_250_v_cast_fu_9595_p3 tz_81_fu_9603_p2 add_ln76_86_fu_10393_p2 sub_ln77_87_fu_10399_p2 add_ln78_4_fu_9617_p2 sub_ln81_87_fu_10405_p2 add_ln82_87_fu_10411_p2 add_ln83_4_fu_9623_p2 tx_85_fu_10417_p3 ty_84_fu_10424_p3 d_91_fu_10022_p3 add_ln76_87_fu_10586_p2 sub_ln77_88_fu_10591_p2 select_ln58_21_fu_10604_p3 select_ln58_22_fu_10620_p3 add_ln76_88_fu_10628_p2 sub_ln77_89_fu_10642_p2 select_ln58_23_fu_10664_p3 add_ln76_89_fu_10672_p2 sub_ln81_88_fu_10678_p2 add_ln82_88_fu_10683_p2 select_ln72_4_fu_10696_p3 select_ln81_8_fu_10712_p3 sub_ln81_89_fu_10720_p2 add_ln82_89_fu_10734_p2 select_ln58_24_fu_10756_p3 sub_ln81_90_fu_10764_p2 tx_91_fu_10770_p3 sub_ln254_4_fu_10862_p2 icmp_ln248_8_fu_10877_p2 icmp_ln248_9_fu_10882_p2 sparsemux_9_3_15_1_1_U20 select_ln58_25_fu_10795_p3 sub_ln77_90_fu_10803_p2 select_ln58_26_fu_10817_p3 add_ln82_90_fu_10825_p2 ty_89_fu_10831_p3 sub_ln261_3_fu_10918_p2 sparsemux_9_3_15_1_1_U21 outsin_15_fu_10955_p2 select_ln265_3_fu_10961_p3 icmp_ln116_fu_916_p2 add_ln123_fu_926_p2 icmp_ln123_fu_940_p2 add_ln124_fu_952_p2 mac_muladd_16s_16s_32s_33_4_1_U28 mul_16s_16s_32_1_1_U16 mac_muladd_16s_16s_32s_33_4_1_U28 mac_muladd_16s_16s_32s_33_4_1_U28 mac_muladd_16s_16s_33s_33_4_1_U30 mac_muladd_16s_16s_33s_33_4_1_U30 mac_muladd_16s_16s_33s_33_4_1_U30 mac_muladd_16s_16s_33s_34_4_1_U32 mac_muladd_16s_16s_33s_34_4_1_U32 mac_muladd_16s_16s_33s_34_4_1_U32 mul_16s_16s_32_1_1_U22 mac_muladd_16s_16s_34s_34_4_1_U34 mac_muladd_16s_16s_34s_34_4_1_U34 mac_muladd_16s_16s_33s_33_4_1_U38 mac_muladd_16s_16s_33s_33_4_1_U38 mac_muladd_16s_16s_32s_33_4_1_U36 mac_muladd_16s_16s_32s_33_4_1_U36 mac_muladd_16s_16s_34s_34_4_1_U34 mac_muladd_16s_16s_32s_33_4_1_U36 mac_muladd_16s_16s_33s_33_4_1_U38 add_ln143_2_fu_11020_p2 sub_ln143_fu_11038_p2 sub_ln143_1_fu_11064_p2 out_real_pkt_data_fu_11079_p3 mul_16s_16s_32_1_1_U17 mac_mulsub_16s_16s_32s_32_4_1_U29 mac_mulsub_16s_16s_32s_32_4_1_U29 mac_muladd_16s_16s_32s_33_4_1_U31 mac_muladd_16s_16s_32s_33_4_1_U31 mac_muladd_16s_16s_32s_33_4_1_U31 mac_mulsub_16s_16s_33s_33_4_1_U33 mac_mulsub_16s_16s_33s_33_4_1_U33 mac_mulsub_16s_16s_33s_33_4_1_U33 mac_muladd_16s_16s_33s_34_4_1_U35 mac_muladd_16s_16s_33s_34_4_1_U35 mac_muladd_16s_16s_33s_34_4_1_U35 mac_mulsub_16s_16s_34s_34_4_1_U37 mac_mulsub_16s_16s_34s_34_4_1_U37 mac_mulsub_16s_16s_34s_34_4_1_U37 mac_muladd_16s_16s_34s_34_4_1_U39 mac_muladd_16s_16s_34s_34_4_1_U39 mac_muladd_16s_16s_34s_34_4_1_U39 mac_mulsub_16s_16s_34s_34_4_1_U40 mac_mulsub_16s_16s_34s_34_4_1_U40 mac_mulsub_16s_16s_34s_34_4_1_U40 sub_ln147_2_fu_11095_p2 sub_ln147_3_fu_11111_p2 out_imag_pkt_data_fu_11136_p3 sub_ln150_fu_11144_p2 out_real_pkt_data_1_fu_11150_p3 out_imag_pkt_data_1_fu_11157_p2 out_imag_pkt_data_2_fu_11162_p3 control_s_axi_U"
    },
    "Info": {"DelayAndSum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"DelayAndSum": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "1",
          "PipelineDepth": "44",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.540"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "62",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "1",
          "FF": "8741",
          "AVAIL_FF": "850560",
          "UTIL_FF": "1",
          "LUT": "21477",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-16 19:53:06 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
