# yaml-language-server: $schema=../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: addw
long_name: Add word
description: |
  Add the 32-bit values in rs1 to rs2, and store the sign-extended result in rd.
  Any overflow is thrown away.
definedBy: I
base: 64
assembly: xd, xs1, xs2
encoding:
  match: 0000000----------000-----0111011
  variables:
    - name: rs2
      location: 24-20
    - name: rs1
      location: 19-15
    - name: rd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: true
operation(): |
  XReg operand1 = sext(X[rs1], 31);
  XReg operand2 = sext(X[rs2], 31);
  X[rd] = sext(operand1 + operand2, 31);

sail(): |
  {
    let rs1_val = (X(rs1))[31..0];
    let rs2_val = (X(rs2))[31..0];
    let result : bits(32) = match op {
      RISCV_ADDW => rs1_val + rs2_val,
      RISCV_SUBW => rs1_val - rs2_val,
      RISCV_SLLW => rs1_val << (rs2_val[4..0]),
      RISCV_SRLW => rs1_val >> (rs2_val[4..0]),
      RISCV_SRAW => shift_right_arith32(rs1_val, rs2_val[4..0])
    };
    X(rd) = sign_extend(result);
    RETIRE_SUCCESS
  }
