0.6
2018.3
Dec  7 2018
00:33:28
C:/verilog_simulation/my_cpu/my_cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALU.v,1755568558,verilog,,,,tb_ALU,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALUOut.v,1755500702,verilog,,,,tb_ALUOut,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALUSrcB_mux.v,1755415744,verilog,,,,tb_ALUSrcB_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_PCSrc_mux.v,1755412814,verilog,,,,tb_PCSrc_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_PC_accumulator.v,1756008434,verilog,,,,tb_PC_accumulator,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_clk_gen.v,1755589251,verilog,,,,tb_clk_gen,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_data_mem.v,1755326046,verilog,,,,tb_data_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ext_unit.v,1755400352,verilog,,,,tb_ext_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_instruct_mem.v,1755919284,verilog,,,,tb_instruct_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_instruct_reg.v,1755928619,verilog,,,,tb_instruct_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_pc.v,1755259207,verilog,,,,tb_pc,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_reg_file.v,1755308545,verilog,,,,tb_register_file,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_shift_unit.v,1756004248,verilog,,,,tb_shift_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_simple_cpu.v,1753154997,verilog,,,,tb_simple_cpu,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_tmp_reg.v,1755394696,verilog,,,,tb_tmp_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALU.v,1755567465,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALU.v,,ALU,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUOut.v,1755500368,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALUOut.v,,ALUOut,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUSrcB_mux.v,1755415323,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ALUSrcB_mux.v,,ALUSrcB_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC.v,1755564918,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_pc.v,,PC,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PCSrc_mux.v,1755412433,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_PCSrc_mux.v,,PCSrc_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC_accumulator.v,1755914219,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_PC_accumulator.v,,PC_accumulator,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/SimpleCpu.v,1753153617,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_simple_cpu.v,,SimpleCPU,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/clk_gen.v,1755673523,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_clk_gen.v,,clk_gen,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_mem.v,1755325165,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_data_mem.v,,data_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ext_unit.v,1755391851,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_ext_unit.v,,ext_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_mem.v,1755917921,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_instruct_mem.v,,instruct_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_reg.v,1755927480,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_instruct_reg.v,,instruct_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/register_file.v,1755307938,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_reg_file.v,,register_file,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/shift_unit.v,1755915572,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_shift_unit.v,,shift_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/tmp_reg.v,1755394086,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_tmp_reg.v,,tmp_reg,,,,,,,,
